/* Generated by Yosys 0.25 (git sha1 e02b7f64b, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "../hw/gen/HWITLTopLevel.v:7.1-291.10" *)
module HWITLTopLevel(io_uartCMD_txd, io_uartCMD_rxd, clk, resetn);
  (* src = "../hw/gen/HWITLTopLevel.v:77.23-77.52" *)
  wire [14:0] _zz_timeout_counter_valueNext;
  (* src = "../hw/gen/HWITLTopLevel.v:78.23-78.54" *)
  wire _zz_timeout_counter_valueNext_1;
  (* hdlname = "builder _zz_payloadByte" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1427.23-1427.38" *)
  (* unused_bits = "0 1" *)
  wire [7:0] \builder._zz_payloadByte ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1425.23-1425.54" *)
  wire [2:0] \builder._zz_rbFSM_byteCounter_valueNext ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1426.23-1426.56" *)
  wire \builder._zz_rbFSM_byteCounter_valueNext_1 ;
  (* hdlname = "builder clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1414.23-1414.26" *)
  wire \builder.clk ;
  (* hdlname = "builder io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1409.23-1409.35" *)
  wire \builder.io_ctrl_busy ;
  (* hdlname = "builder io_ctrl_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1407.23-1407.39" *)
  wire \builder.io_ctrl_respType ;
  wire \builder.io_ctrl_respType_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.io_ctrl_respType_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.io_ctrl_respType_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.io_ctrl_respType_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.io_ctrl_respType_SB_LUT4_I3_O ;
  (* hdlname = "builder io_data_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1411.23-1411.34" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \builder.io_data_ack ;
  (* hdlname = "builder io_data_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1412.23-1412.34" *)
  wire \builder.io_data_irq ;
  (* hdlname = "builder io_data_readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1413.23-1413.39" *)
  wire [31:0] \builder.io_data_readData ;
  (* hdlname = "builder rbFSM_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1437.23-1437.37" *)
  wire \builder.rbFSM_busyFlag ;
  wire \builder.rbFSM_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O ;
  (* hdlname = "builder rbFSM_byteCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1434.23-1434.46" *)
  wire [2:0] \builder.rbFSM_byteCounter_value ;
  (* hdlname = "builder rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1433.23-1433.50" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1431.23-1431.54" *)
  wire \builder.rbFSM_byteCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO ;
  (* hdlname = "builder rbFSM_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1440.23-1440.38" *)
  wire [2:0] \builder.rbFSM_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_stateNext_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1439.23-1439.37" *)
  wire [2:0] \builder.rbFSM_stateReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateReg_SB_LUT4_I2_O ;
  (* hdlname = "builder rbFSM_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1428.23-1428.37" *)
  wire \builder.rbFSM_wantExit ;
  (* hdlname = "builder rbFSM_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1430.23-1430.37" *)
  wire \builder.rbFSM_wantKill ;
  (* hdlname = "builder resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1415.23-1415.29" *)
  wire \builder.resetn ;
  (* hdlname = "builder when_ResponseBuilder_l68" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1444.23-1444.47" *)
  wire \builder.when_ResponseBuilder_l68 ;
  (* hdlname = "builder when_StateMachine_l237" *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1446.23-1446.45" *)
  wire \builder.when_StateMachine_l237 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.when_StateMachine_l237_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.when_StateMachine_l237_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:42.23-42.43" *)
  wire builder_io_ctrl_busy;
  (* hdlname = "busMaster _zz_ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:523.23-523.34" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster._zz_ackCode ;
  (* hdlname = "busMaster _zz_io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:516.23-516.42" *)
  wire [6:0] \busMaster._zz_io_response_ack ;
  (* hdlname = "busMaster _zz_io_response_ack_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:517.23-517.44" *)
  wire [6:0] \busMaster._zz_io_response_ack_1 ;
  (* hdlname = "busMaster _zz_io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:515.23-515.42" *)
  wire [31:0] \busMaster._zz_io_sb_SBaddress ;
  (* hdlname = "busMaster ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:522.23-522.30" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster.ackCode ;
  (* hdlname = "busMaster address" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:519.23-519.30" *)
  wire [31:0] \busMaster.address ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.address_SB_DFFER_Q_D ;
  (* hdlname = "busMaster busCtrl busStateMachine_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2197.23-2197.47|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D ;
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2199.23-2199.48|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2198.23-2198.47|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateReg ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2194.23-2194.47|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2196.23-2196.47|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "busMaster busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2186.23-2186.26|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.clk ;
  (* hdlname = "busMaster busCtrl io_bus_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2183.23-2183.35|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.io_bus_ready ;
  (* hdlname = "busMaster busCtrl io_bus_unmapped" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2185.23-2185.38|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.io_bus_unmapped ;
  (* hdlname = "busMaster busCtrl io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2182.23-2182.35|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.io_bus_valid ;
  (* hdlname = "busMaster busCtrl io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2181.23-2181.35|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.io_ctrl_busy ;
  (* hdlname = "busMaster busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2187.23-2187.29|../hw/gen/HWITLTopLevel.v:528.29-538.4" *)
  wire \busMaster.busCtrl.resetn ;
  (* hdlname = "busMaster busCtrl_io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:513.23-513.43" *)
  wire \busMaster.busCtrl_io_bus_valid ;
  (* hdlname = "busMaster busCtrl_io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:512.23-512.43" *)
  wire \busMaster.busCtrl_io_ctrl_busy ;
  (* hdlname = "busMaster clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:507.23-507.26" *)
  wire \busMaster.clk ;
  (* hdlname = "busMaster command" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:518.23-518.30" *)
  wire [7:0] \busMaster.command ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.command_SB_DFFER_Q_D ;
  (* hdlname = "busMaster io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:495.23-495.35" *)
  wire \busMaster.io_ctrl_busy ;
  (* hdlname = "busMaster io_ctrl_unmappedAccess" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:496.23-496.45" *)
  wire \busMaster.io_ctrl_unmappedAccess ;
  (* hdlname = "busMaster io_ctrl_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:494.23-494.36" *)
  wire \busMaster.io_ctrl_write ;
  wire \busMaster.io_ctrl_write_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.io_ctrl_write_SB_LUT4_I1_O ;
  (* hdlname = "busMaster io_reg_data" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:502.23-502.34" *)
  wire [31:0] \busMaster.io_reg_data ;
  (* hdlname = "busMaster io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:505.23-505.38" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \busMaster.io_response_ack ;
  (* hdlname = "busMaster io_response_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:504.23-504.38" *)
  wire \busMaster.io_response_irq ;
  (* hdlname = "busMaster io_response_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:506.23-506.42" *)
  wire [31:0] \busMaster.io_response_payload ;
  (* hdlname = "busMaster io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:486.23-486.38" *)
  wire [31:0] \busMaster.io_sb_SBaddress ;
  (* hdlname = "busMaster io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:492.23-492.36" *)
  wire [31:0] \busMaster.io_sb_SBrdata ;
  (* hdlname = "busMaster io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:491.23-491.36" *)
  wire \busMaster.io_sb_SBready ;
  (* hdlname = "busMaster io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:490.23-490.35" *)
  wire [3:0] \busMaster.io_sb_SBsize ;
  (* hdlname = "busMaster io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:487.23-487.36" *)
  wire \busMaster.io_sb_SBvalid ;
  (* hdlname = "busMaster io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:488.23-488.36" *)
  wire [31:0] \busMaster.io_sb_SBwdata ;
  (* hdlname = "busMaster io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:489.23-489.36" *)
  wire \busMaster.io_sb_SBwrite ;
  (* hdlname = "busMaster readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:521.23-521.31" *)
  wire [31:0] \busMaster.readData ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.readData_SB_DFFER_Q_D ;
  (* hdlname = "busMaster resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:508.23-508.29" *)
  wire \busMaster.resetn ;
  (* hdlname = "busMaster writeData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:520.23-520.32" *)
  wire [31:0] \busMaster.writeData ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:62.23-62.45" *)
  wire busMaster_io_ctrl_busy;
  (* unused_bits = "0 1" *)
  wire [1:0] busMaster_io_response_ack;
  (* src = "../hw/gen/HWITLTopLevel.v:63.23-63.48" *)
  wire busMaster_io_response_irq;
  (* src = "../hw/gen/HWITLTopLevel.v:65.23-65.52" *)
  wire [31:0] busMaster_io_response_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:58.23-58.48" *)
  wire [31:0] busMaster_io_sb_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:61.23-61.45" *)
  wire [3:0] busMaster_io_sb_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:57.23-57.46" *)
  wire busMaster_io_sb_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:59.23-59.46" *)
  wire [31:0] busMaster_io_sb_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:60.23-60.46" *)
  wire busMaster_io_sb_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:10.23-10.26" *)
  input clk;
  wire clk;
  (* hdlname = "gcd_periph _zz_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:363.23-363.42" *)
  wire \gcd_periph._zz_sbDataOutputReg ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_readyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2029.23-2029.48|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ;
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2031.23-2031.48|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire [1:0] \gcd_periph.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2030.23-2030.47|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire [1:0] \gcd_periph.busCtrl.busStateMachine_stateReg ;
  wire \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2026.23-2026.47|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2028.23-2028.47|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "gcd_periph busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2019.23-2019.26|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.clk ;
  (* hdlname = "gcd_periph busCtrl io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2017.23-2017.31|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.io_ready ;
  (* hdlname = "gcd_periph busCtrl io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2016.23-2016.31|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.io_valid ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O ;
  (* hdlname = "gcd_periph busCtrl io_valid_regNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2032.23-2032.39|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.io_valid_regNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_O ;
  (* hdlname = "gcd_periph busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2020.23-2020.29|../hw/gen/HWITLTopLevel.v:393.28-399.4" *)
  wire \gcd_periph.busCtrl.resetn ;
  (* hdlname = "gcd_periph busCtrl_io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:362.23-362.39" *)
  wire \gcd_periph.busCtrl_io_ready ;
  (* hdlname = "gcd_periph clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:356.23-356.26" *)
  wire \gcd_periph.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2132.23-2132.26|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2923.23-2923.26|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2937.23-2937.36|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2936.23-2936.35|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg ;
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2933.23-2933.35|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantExit ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2935.23-2935.35|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantKill ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2914.23-2914.31|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.io_valid ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:2924.23-2924.29|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat chX" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2880.23-2880.26|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.chX ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2872.23-2872.26|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_a" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2862.23-2862.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_a ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_b" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2863.23-2863.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_b ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2864.23-2864.29|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat regA" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2876.23-2876.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat regB" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2877.23-2877.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.regB ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2873.23-2873.29|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat subXY" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2882.23-2882.28|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat_io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2142.23-2142.36|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat_io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_a" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2129.23-2129.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_a ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_b" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2130.23-2130.27|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_b ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2131.23-2131.29|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2127.23-2127.31|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.io_valid ;
  (* hdlname = "gcd_periph gcdCtrl_1 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2133.23-2133.29|../hw/gen/HWITLTopLevel.v:384.10-392.4" *)
  wire \gcd_periph.gcdCtrl_1.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1_io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:361.23-361.39" *)
  wire [31:0] \gcd_periph.gcdCtrl_1_io_res ;
  (* hdlname = "gcd_periph io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:348.23-348.38" *)
  wire [31:0] \gcd_periph.io_sb_SBaddress ;
  (* hdlname = "gcd_periph io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:354.23-354.36" *)
  wire [31:0] \gcd_periph.io_sb_SBrdata ;
  (* hdlname = "gcd_periph io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:353.23-353.36" *)
  wire \gcd_periph.io_sb_SBready ;
  (* hdlname = "gcd_periph io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:352.23-352.35" *)
  wire [3:0] \gcd_periph.io_sb_SBsize ;
  (* hdlname = "gcd_periph io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:349.23-349.36" *)
  wire \gcd_periph.io_sb_SBvalid ;
  (* hdlname = "gcd_periph io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:350.23-350.36" *)
  wire [31:0] \gcd_periph.io_sb_SBwdata ;
  (* hdlname = "gcd_periph io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:351.23-351.36" *)
  wire \gcd_periph.io_sb_SBwrite ;
  (* hdlname = "gcd_periph mmioRegLogic_addr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:372.23-372.40" *)
  wire [7:0] \gcd_periph.mmioRegLogic_addr ;
  (* hdlname = "gcd_periph regA" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:364.23-364.27" *)
  wire [31:0] \gcd_periph.regA ;
  wire \gcd_periph.regA_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph regB" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:365.23-365.27" *)
  wire [31:0] \gcd_periph.regB ;
  wire \gcd_periph.regB_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph regReadyBuf" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:368.23-368.34" *)
  wire \gcd_periph.regReadyBuf ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regReadyBuf_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.regReadyBuf_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regReadyBuf_SB_LUT4_I3_O ;
  (* hdlname = "gcd_periph regResBuf" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:366.23-366.32" *)
  wire [31:0] \gcd_periph.regResBuf ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_D ;
  (* hdlname = "gcd_periph regValid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:367.23-367.31" *)
  wire \gcd_periph.regValid ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.regValid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  wire \gcd_periph.regValid_SB_LUT4_I0_1_O ;
  wire \gcd_periph.regValid_SB_LUT4_I0_O ;
  (* hdlname = "gcd_periph resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:357.23-357.29" *)
  wire \gcd_periph.resetn ;
  (* hdlname = "gcd_periph sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:369.23-369.38" *)
  wire [31:0] \gcd_periph.sbDataOutputReg ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:67.23-67.47" *)
  wire [31:0] gcd_periph_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:66.23-66.47" *)
  wire gcd_periph_io_sb_SBready;
  (* hdlname = "io_sb_decoder clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:311.23-311.26" *)
  wire \io_sb_decoder.clk ;
  (* hdlname = "io_sb_decoder decodeLogic_noHitReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:316.23-316.43" *)
  wire \io_sb_decoder.decodeLogic_noHitReg ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1589.5-1608.12|../hw/gen/HWITLTopLevel.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O ;
  (* hdlname = "io_sb_decoder io_input_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:294.23-294.41" *)
  wire [31:0] \io_sb_decoder.io_input_SBaddress ;
  (* hdlname = "io_sb_decoder io_input_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:300.23-300.39" *)
  wire [31:0] \io_sb_decoder.io_input_SBrdata ;
  (* hdlname = "io_sb_decoder io_input_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:299.23-299.39" *)
  wire \io_sb_decoder.io_input_SBready ;
  (* hdlname = "io_sb_decoder io_input_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:298.23-298.38" *)
  wire [3:0] \io_sb_decoder.io_input_SBsize ;
  (* hdlname = "io_sb_decoder io_input_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:295.23-295.39" *)
  wire \io_sb_decoder.io_input_SBvalid ;
  (* hdlname = "io_sb_decoder io_input_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:296.23-296.39" *)
  wire [31:0] \io_sb_decoder.io_input_SBwdata ;
  (* hdlname = "io_sb_decoder io_input_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:297.23-297.39" *)
  wire \io_sb_decoder.io_input_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:301.23-301.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:307.23-307.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBrdata ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:306.23-306.43" *)
  wire \io_sb_decoder.io_outputs_0_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:305.23-305.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_0_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:302.23-302.43" *)
  wire \io_sb_decoder.io_outputs_0_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:303.23-303.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:304.23-304.43" *)
  wire \io_sb_decoder.io_outputs_0_SBwrite ;
  (* hdlname = "io_sb_decoder io_unmapped_fired" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:309.23-309.40" *)
  wire \io_sb_decoder.io_unmapped_fired ;
  (* hdlname = "io_sb_decoder resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:312.23-312.29" *)
  wire \io_sb_decoder.resetn ;
  (* hdlname = "io_sb_decoder when_SimpleBusDecoder_l53" *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:317.23-317.48" *)
  wire \io_sb_decoder.when_SimpleBusDecoder_l53 ;
  (* src = "../hw/gen/HWITLTopLevel.v:69.23-69.53" *)
  wire [31:0] io_sb_decoder_io_input_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:68.23-68.53" *)
  wire io_sb_decoder_io_input_SBready;
  (* src = "../hw/gen/HWITLTopLevel.v:71.23-71.59" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:74.23-74.56" *)
  wire [3:0] io_sb_decoder_io_outputs_0_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:70.23-70.57" *)
  wire io_sb_decoder_io_outputs_0_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:72.23-72.57" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:73.23-73.57" *)
  wire io_sb_decoder_io_outputs_0_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:76.23-76.54" *)
  wire io_sb_decoder_io_unmapped_fired;
  (* src = "../hw/gen/HWITLTopLevel.v:9.23-9.37" *)
  input io_uartCMD_rxd;
  wire io_uartCMD_rxd;
  (* src = "../hw/gen/HWITLTopLevel.v:8.23-8.37" *)
  output io_uartCMD_txd;
  wire io_uartCMD_txd;
  (* src = "../hw/gen/HWITLTopLevel.v:11.23-11.29" *)
  input resetn;
  wire resetn;
  wire resetn_SB_LUT4_I3_O;
  (* hdlname = "rxFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1757.23-1757.28" *)
  wire \rxFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_DFF_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* hdlname = "rxFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1755.23-1755.41" *)
  wire \rxFifo._zz_io_pop_payload ;
  (* hdlname = "rxFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1776.23-1776.39" *)
  wire \rxFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6" *)
  wire \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1752.23-1752.49" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1753.23-1753.51" *)
  wire \rxFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1750.23-1750.50" *)
  wire [3:0] \rxFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1751.23-1751.52" *)
  wire \rxFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "rxFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1745.23-1745.26" *)
  wire \rxFifo.clk ;
  (* hdlname = "rxFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1742.23-1742.31" *)
  wire \rxFifo.io_flush ;
  (* hdlname = "rxFifo io_push_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1738.23-1738.38" *)
  wire [7:0] \rxFifo.io_push_payload ;
  (* hdlname = "rxFifo io_push_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1736.23-1736.36" *)
  wire \rxFifo.io_push_valid ;
  (* hdlname = "rxFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1767.23-1767.41" *)
  wire [3:0] \rxFifo.logic_popPtr_value ;
  (* hdlname = "rxFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1766.23-1766.45" *)
  wire [3:0] \rxFifo.logic_popPtr_valueNext ;
  (* hdlname = "rxFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1765.23-1765.45" *)
  wire \rxFifo.logic_popPtr_willClear ;
  (* hdlname = "rxFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1764.23-1764.49" *)
  wire \rxFifo.logic_popPtr_willIncrement ;
  (* hdlname = "rxFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1773.23-1773.36" *)
  wire \rxFifo.logic_popping ;
  (* hdlname = "rxFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1761.23-1761.42" *)
  wire [3:0] \rxFifo.logic_pushPtr_value ;
  (* hdlname = "rxFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1760.23-1760.46" *)
  wire [3:0] \rxFifo.logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1759.23-1759.46" *)
  wire \rxFifo.logic_pushPtr_willClear ;
  (* hdlname = "rxFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1758.23-1758.50" *)
  wire \rxFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "rxFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1772.23-1772.36" *)
  wire \rxFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_5 ;
  wire \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_6 ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \rxFifo.logic_ram.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR_1 ;
  wire [7:0] \rxFifo.logic_ram.0.0_WDATA ;
  (* hdlname = "rxFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1771.23-1771.44" *)
  wire \rxFifo.logic_risingOccupancy ;
  (* hdlname = "rxFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1746.23-1746.29" *)
  wire \rxFifo.resetn ;
  (* hdlname = "rxFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1777.23-1777.40" *)
  wire \rxFifo.when_Stream_l1101 ;
  (* hdlname = "serParConv clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1698.23-1698.26" *)
  wire \serParConv.clk ;
  (* hdlname = "serParConv io_outData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1697.23-1697.33" *)
  wire [31:0] \serParConv.io_outData ;
  (* hdlname = "serParConv io_outputEnable" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1695.23-1695.38" *)
  wire \serParConv.io_outputEnable ;
  (* hdlname = "serParConv resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1699.23-1699.29" *)
  wire \serParConv.resetn ;
  (* hdlname = "serParConv shiftReg_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1702.23-1702.33" *)
  wire [7:0] \serParConv.shiftReg_0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1703.23-1703.33" *)
  wire [7:0] \serParConv.shiftReg_1 ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1704.23-1704.33" *)
  wire [7:0] \serParConv.shiftReg_2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1705.23-1705.33" *)
  wire [7:0] \serParConv.shiftReg_3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:39.23-39.44" *)
  wire [31:0] serParConv_io_outData;
  (* hdlname = "tic _zz_io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:660.23-660.43" *)
  wire \tic._zz_io_resp_respType ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:648.23-648.52" *)
  wire [2:0] \tic._zz_tic_wordCounter_valueNext ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:649.23-649.54" *)
  wire \tic._zz_tic_wordCounter_valueNext_1 ;
  (* hdlname = "tic clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:625.23-625.26" *)
  wire \tic.clk ;
  (* hdlname = "tic io_bus_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:616.23-616.34" *)
  wire \tic.io_bus_busy ;
  (* hdlname = "tic io_bus_unmapped" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:617.23-617.38" *)
  wire \tic.io_bus_unmapped ;
  (* hdlname = "tic io_bus_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:614.23-614.35" *)
  wire \tic.io_bus_write ;
  (* hdlname = "tic io_resp_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:610.23-610.35" *)
  wire \tic.io_resp_busy ;
  (* hdlname = "tic io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:608.23-608.39" *)
  wire \tic.io_resp_respType ;
  (* hdlname = "tic io_timeout_pending" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:612.23-612.41" *)
  wire \tic.io_timeout_pending ;
  (* hdlname = "tic resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:626.23-626.29" *)
  wire \tic.resetn ;
  (* onehot = 32'd1 *)
  wire [4:0] \tic.tic_commandFlag ;
  (* hdlname = "tic tic_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:662.23-662.36" *)
  wire [3:0] \tic.tic_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_I2 ;
  (* hdlname = "tic tic_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:661.23-661.35" *)
  wire [3:0] \tic.tic_stateReg ;
  (* hdlname = "tic tic_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:650.23-650.35" *)
  wire \tic.tic_wantExit ;
  (* hdlname = "tic tic_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:652.23-652.35" *)
  wire \tic.tic_wantKill ;
  (* hdlname = "tic tic_wordCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:656.23-656.44" *)
  wire [2:0] \tic.tic_wordCounter_value ;
  (* hdlname = "tic tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:655.23-655.48" *)
  wire [2:0] \tic.tic_wordCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 ;
  (* hdlname = "tic tic_wordCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:653.23-653.52" *)
  wire \tic.tic_wordCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 ;
  wire \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 ;
  wire \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:48.23-48.39" *)
  wire tic_io_bus_write;
  (* src = "../hw/gen/HWITLTopLevel.v:44.23-44.43" *)
  wire tic_io_resp_respType;
  (* src = "../hw/gen/HWITLTopLevel.v:84.23-84.44" *)
  wire [14:0] timeout_counter_value;
  (* src = "../hw/gen/HWITLTopLevel.v:83.23-83.48" *)
  wire [14:0] timeout_counter_valueNext;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [14:0] timeout_counter_valueNext_SB_LUT4_O_I3;
  (* src = "../hw/gen/HWITLTopLevel.v:81.23-81.52" *)
  wire timeout_counter_willIncrement;
  (* src = "../hw/gen/HWITLTopLevel.v:79.23-79.36" *)
  wire timeout_state;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] timeout_state_SB_LUT4_I2_O;
  (* hdlname = "txFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1757.23-1757.28" *)
  wire \txFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_1_SB_DFF_D_Q ;
  (* hdlname = "txFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1755.23-1755.41" *)
  wire \txFifo._zz_io_pop_payload ;
  (* hdlname = "txFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1776.23-1776.39" *)
  wire \txFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6" *)
  wire \txFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1752.23-1752.49" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1753.23-1753.51" *)
  wire \txFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1750.23-1750.50" *)
  wire [3:0] \txFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1751.23-1751.52" *)
  wire \txFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "txFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1745.23-1745.26" *)
  wire \txFifo.clk ;
  (* hdlname = "txFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1742.23-1742.31" *)
  wire \txFifo.io_flush ;
  (* hdlname = "txFifo io_occupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1743.23-1743.35" *)
  (* unused_bits = "4" *)
  wire [4:0] \txFifo.io_occupancy ;
  (* hdlname = "txFifo logic_full" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1775.23-1775.33" *)
  (* unused_bits = "0" *)
  wire \txFifo.logic_full ;
  (* hdlname = "txFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1767.23-1767.41" *)
  wire [3:0] \txFifo.logic_popPtr_value ;
  (* hdlname = "txFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1766.23-1766.45" *)
  wire [3:0] \txFifo.logic_popPtr_valueNext ;
  (* hdlname = "txFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1765.23-1765.45" *)
  wire \txFifo.logic_popPtr_willClear ;
  (* hdlname = "txFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1764.23-1764.49" *)
  wire \txFifo.logic_popPtr_willIncrement ;
  (* hdlname = "txFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1773.23-1773.36" *)
  wire \txFifo.logic_popping ;
  (* hdlname = "txFifo logic_ptrDif" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1778.23-1778.35" *)
  wire [3:0] \txFifo.logic_ptrDif ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "3" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_I3 ;
  (* hdlname = "txFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1761.23-1761.42" *)
  wire [3:0] \txFifo.logic_pushPtr_value ;
  (* hdlname = "txFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1760.23-1760.46" *)
  wire [3:0] \txFifo.logic_pushPtr_valueNext ;
  (* hdlname = "txFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1759.23-1759.46" *)
  wire \txFifo.logic_pushPtr_willClear ;
  (* hdlname = "txFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1758.23-1758.50" *)
  wire \txFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "txFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1772.23-1772.36" *)
  wire \txFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4 ;
  wire \txFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \txFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR_1 ;
  (* hdlname = "txFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1771.23-1771.44" *)
  wire \txFifo.logic_risingOccupancy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_risingOccupancy_SB_LUT4_I3_O ;
  (* hdlname = "txFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1746.23-1746.29" *)
  wire \txFifo.resetn ;
  (* hdlname = "txFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1777.23-1777.40" *)
  wire \txFifo.when_Stream_l1101 ;
  (* src = "../hw/gen/HWITLTopLevel.v:37.23-37.42" *)
  (* unused_bits = "4" *)
  wire [4:0] txFifo_io_occupancy;
  (* hdlname = "uartCtrl_1 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1902.23-1902.26" *)
  wire \uartCtrl_1.clk ;
  (* hdlname = "uartCtrl_1 clockDivider_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1918.23-1918.43" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 clockDivider_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1919.23-1919.40" *)
  wire \uartCtrl_1.clockDivider_tick ;
  (* hdlname = "uartCtrl_1 clockDivider_tickReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1920.23-1920.43" *)
  wire \uartCtrl_1.clockDivider_tickReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_1 io_config_clockDivider" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1890.23-1890.45" *)
  wire [19:0] \uartCtrl_1.io_config_clockDivider ;
  (* hdlname = "uartCtrl_1 io_config_frame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1887.23-1887.49" *)
  wire [2:0] \uartCtrl_1.io_config_frame_dataLength ;
  (* hdlname = "uartCtrl_1 io_config_frame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1889.23-1889.45" *)
  wire [1:0] \uartCtrl_1.io_config_frame_parity ;
  (* hdlname = "uartCtrl_1 io_config_frame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1888.23-1888.43" *)
  wire \uartCtrl_1.io_config_frame_stop ;
  (* hdlname = "uartCtrl_1 io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1896.23-1896.38" *)
  wire [7:0] \uartCtrl_1.io_read_payload ;
  (* hdlname = "uartCtrl_1 io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1894.23-1894.36" *)
  wire \uartCtrl_1.io_read_valid ;
  (* hdlname = "uartCtrl_1 io_uart_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1898.23-1898.34" *)
  wire \uartCtrl_1.io_uart_rxd ;
  (* hdlname = "uartCtrl_1 io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1897.23-1897.34" *)
  wire \uartCtrl_1.io_uart_txd ;
  (* hdlname = "uartCtrl_1 io_writeBreak" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1900.23-1900.36" *)
  wire \uartCtrl_1.io_writeBreak ;
  (* hdlname = "uartCtrl_1 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1903.23-1903.29" *)
  wire \uartCtrl_1.resetn ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2355.23-2355.42|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_1 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2356.23-2356.42|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_2 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_5" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2359.23-2359.42|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_5 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_6" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2360.23-2360.42|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_6 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2361.23-2361.47|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [2:0] \uartCtrl_1.rx._zz_when_UartCtrlRx_l139 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2362.23-2362.49|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1 ;
  (* hdlname = "uartCtrl_1 rx bitCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2375.23-2375.39|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2588.5-2615.12|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 rx bitTimer_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2372.23-2372.39|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 rx break_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2376.23-2376.36|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [6:0] \uartCtrl_1.rx.break_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ;
  (* hdlname = "uartCtrl_1 rx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2339.23-2339.26|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.clk ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2328.23-2328.48|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [2:0] \uartCtrl_1.rx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2330.23-2330.44|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [1:0] \uartCtrl_1.rx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2329.23-2329.42|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 rx io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2334.23-2334.38|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [7:0] \uartCtrl_1.rx.io_read_payload ;
  (* hdlname = "uartCtrl_1 rx io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2332.23-2332.36|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_read_valid ;
  (* hdlname = "uartCtrl_1 rx io_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2335.23-2335.29|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3167.48-3167.57|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3168.48-3168.57|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3163.23-3163.26|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.clk ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataIn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3161.23-3161.32|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3162.23-3162.33|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3164.23-3164.29|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.resetn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc_io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2353.23-2353.49|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2331.23-2331.38|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 rx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2340.23-2340.29|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.resetn ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2365.23-2365.40|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_samples_0 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2366.23-2366.40|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_samples_1 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2367.23-2367.40|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_samples_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2368.23-2368.40|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_samples_3 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_4" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2369.23-2369.40|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_samples_4 ;
  (* hdlname = "uartCtrl_1 rx sampler_synchroniser" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2364.23-2364.43|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_synchroniser ;
  (* hdlname = "uartCtrl_1 rx sampler_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2371.23-2371.35|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_tick ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O ;
  (* hdlname = "uartCtrl_1 rx sampler_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2370.23-2370.36|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_value ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_1 rx stateMachine_shifter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2381.23-2381.43|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire [7:0] \uartCtrl_1.rx.stateMachine_shifter ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "uartCtrl_1 rx stateMachine_validReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2382.23-2382.44|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.stateMachine_validReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l103" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2384.23-2384.43|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l103 ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l113" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2386.23-2386.43|../hw/gen/HWITLTopLevel.v:1944.14-1958.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l113 ;
  (* hdlname = "uartCtrl_1 rx_io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1914.23-1914.41" *)
  wire [7:0] \uartCtrl_1.rx_io_read_payload ;
  (* hdlname = "uartCtrl_1 rx_io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1913.23-1913.39" *)
  wire \uartCtrl_1.rx_io_read_valid ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2646.23-2646.57|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_clockDivider_counter_valueNext ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2647.23-2647.59|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1 ;
  (* hdlname = "uartCtrl_1 tx _zz_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2665.23-2665.33|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx._zz_io_txd ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2648.23-2648.46|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_when_UartCtrlTx_l93 ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2649.23-2649.48|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1 ;
  (* hdlname = "uartCtrl_1 tx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2632.23-2632.26|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.clk ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2653.23-2653.49|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_value ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2652.23-2652.53|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2651.23-2651.53|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willClear ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2650.23-2650.57|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willIncrement ;
  (* hdlname = "uartCtrl_1 tx io_break" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2631.23-2631.31|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.io_break ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2622.23-2622.48|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2624.23-2624.44|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [1:0] \uartCtrl_1.tx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2623.23-2623.42|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 tx io_cts" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2629.23-2629.29|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.io_cts ;
  (* hdlname = "uartCtrl_1 tx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2625.23-2625.38|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 tx io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2630.23-2630.29|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.io_txd ;
  (* hdlname = "uartCtrl_1 tx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2633.23-2633.29|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.resetn ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1 ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "uartCtrl_1 tx stateMachine_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2659.23-2659.39|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.stateMachine_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_1 tx tickCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2656.23-2656.40|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2832.5-2855.12|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2827.29-2827.55|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2827.29-2827.55|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx when_UartCtrlTx_l76" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2662.23-2662.42|../hw/gen/HWITLTopLevel.v:1930.14-1943.4" *)
  wire \uartCtrl_1.tx.when_UartCtrlTx_l76 ;
  (* hdlname = "uartCtrl_1 tx_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1912.23-1912.32" *)
  wire \uartCtrl_1.tx_io_txd ;
  (* src = "../hw/gen/HWITLTopLevel.v:25.23-25.49" *)
  wire [7:0] uartCtrl_1_io_read_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:24.23-24.47" *)
  wire uartCtrl_1_io_read_valid;
  (* src = "../hw/gen/HWITLTopLevel.v:26.23-26.45" *)
  wire uartCtrl_1_io_uart_txd;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.io_ctrl_respType_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.io_ctrl_respType_SB_DFFR_Q_D ),
    .Q(\builder.io_ctrl_respType ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) \builder.io_ctrl_respType_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\builder.io_ctrl_respType_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \builder.io_ctrl_respType_SB_LUT4_I1  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \builder.io_ctrl_respType_SB_LUT4_I1_I0_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \builder.io_ctrl_respType_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd4c3)
  ) \builder.io_ctrl_respType_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf001)
  ) \builder.io_ctrl_respType_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \builder.io_ctrl_respType_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I3(\builder.io_ctrl_respType ),
    .O(\builder.io_ctrl_respType_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \builder.rbFSM_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\builder.when_StateMachine_l237 ),
    .E(\builder.rbFSM_busyFlag_SB_DFFER_Q_E ),
    .Q(\builder.rbFSM_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \builder.rbFSM_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I3(\builder.when_StateMachine_l237 ),
    .O(\builder.rbFSM_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I1(\tic.tic_stateNext_SB_LUT4_O_I2 [2]),
    .I2(\builder.rbFSM_busyFlag ),
    .I3(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(timeout_state_SB_DFFER_Q_D[0]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag ),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f1)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2]),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [2]),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff07)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I3_O [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_byteCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_1  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I3_O [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\builder.rbFSM_byteCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_2  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I3_O [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0]),
    .O(\builder.rbFSM_byteCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [2]),
    .Q(\builder.rbFSM_byteCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [1]),
    .Q(\builder.rbFSM_byteCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [0]),
    .Q(\builder.rbFSM_byteCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\builder.rbFSM_byteCounter_willIncrement ),
    .I1(\builder.rbFSM_byteCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1554.38-1554.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(1'h0),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\builder.rbFSM_byteCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I3 [3]),
    .O(\builder.rbFSM_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.when_StateMachine_l237 ),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .O(\builder.rbFSM_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .O(\builder.rbFSM_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.when_StateMachine_l237 ),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [1]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateReg [0]),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I3_O [0]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateReg [0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [2]),
    .Q(\builder.rbFSM_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [1]),
    .Q(\builder.rbFSM_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:144.19-158.4|../hw/gen/HWITLTopLevel.v:1660.3-1687.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [0]),
    .Q(\builder.rbFSM_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_stateReg_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateReg_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.when_StateMachine_l237_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [3]),
    .I3(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .O(\builder.when_StateMachine_l237 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.when_StateMachine_l237_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2]),
    .O(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.when_StateMachine_l237_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.address_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.address_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.address_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.address_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.address_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.address_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.address_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.address_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.address_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.address_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.address_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.address_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.address_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.address_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.address_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.address_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.address_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.address_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.address_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.address_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.address_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.address_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.address_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.address_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.address_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.address_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.address_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.address_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.address_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.address_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.address [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.address_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.address_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2309.3-2322.6|../hw/gen/HWITLTopLevel.v:528.29-538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D [1]),
    .E(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ),
    .Q(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D [1]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.busCtrl.io_valid ),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I2 [2]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_I2 [2]),
    .I1(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I2(\gcd_periph.busCtrl.io_valid ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D [1]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2309.3-2322.6|../hw/gen/HWITLTopLevel.v:528.29-538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.busCtrl.busStateMachine_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .Q(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_1_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_2_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_3_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_4_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_5_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \busMaster.command_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_6_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_7_D ),
    .E(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .Q(\busMaster.command [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.command_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.io_ctrl_write_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.io_ctrl_write_SB_DFFR_Q_D ),
    .Q(\busMaster.io_ctrl_write ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \busMaster.io_ctrl_write_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(timeout_state_SB_DFFER_Q_D[0]),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\busMaster.io_ctrl_write_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [21]),
    .O(\busMaster.readData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [20]),
    .O(\busMaster.readData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [19]),
    .O(\busMaster.readData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [18]),
    .O(\busMaster.readData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [17]),
    .O(\busMaster.readData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [16]),
    .O(\busMaster.readData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [15]),
    .O(\busMaster.readData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [14]),
    .O(\busMaster.readData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [13]),
    .O(\busMaster.readData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [12]),
    .O(\busMaster.readData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [30]),
    .O(\busMaster.readData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [11]),
    .O(\busMaster.readData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [10]),
    .O(\busMaster.readData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [9]),
    .O(\busMaster.readData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [8]),
    .O(\busMaster.readData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [29]),
    .O(\busMaster.readData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [28]),
    .O(\busMaster.readData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [27]),
    .O(\busMaster.readData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [26]),
    .O(\busMaster.readData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [25]),
    .O(\busMaster.readData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [24]),
    .O(\busMaster.readData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [23]),
    .O(\busMaster.readData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O),
    .Q(\busMaster.readData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [22]),
    .O(\busMaster.readData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(\gcd_periph.sbDataOutputReg [31]),
    .O(\busMaster.readData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:572.3-598.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.writeData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2098.3-2117.6|../hw/gen/HWITLTopLevel.v:393.28-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ),
    .E(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_readyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cf0)
  ) \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_O [0]),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .O(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1fff)
  ) \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_LUT4_I0  (
    .I0(\gcd_periph.busCtrl.busStateMachine_readyFlag ),
    .I1(\io_sb_decoder.decodeLogic_noHitReg ),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gcd_periph.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2098.3-2117.6|../hw/gen/HWITLTopLevel.v:393.28-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .E(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2098.3-2117.6|../hw/gen/HWITLTopLevel.v:393.28-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_stateNext [0]),
    .E(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_O [0]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:184.18-208.4|../hw/gen/HWITLTopLevel.v:2309.3-2322.6|../hw/gen/HWITLTopLevel.v:528.29-538.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.busCtrl.io_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [1]),
    .Q(\gcd_periph.busCtrl.io_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid ),
    .I3(\busMaster.address [14]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\busMaster.address [10]),
    .I1(\busMaster.address [11]),
    .I2(\busMaster.address [12]),
    .I3(\busMaster.address [13]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\busMaster.address [15]),
    .I1(\busMaster.address [16]),
    .I2(\busMaster.address [17]),
    .I3(\busMaster.address [18]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\busMaster.address [8]),
    .I1(\busMaster.address [9]),
    .I2(\busMaster.address [30]),
    .I3(\busMaster.address [28]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2119.3-2121.6|../hw/gen/HWITLTopLevel.v:393.28-399.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.busCtrl.io_valid_regNext_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.io_valid ),
    .Q(\gcd_periph.busCtrl.io_valid_regNext )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext ),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .O(\gcd_periph.regB_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .O(\gcd_periph.regA_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [0]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [1]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\busMaster.address [19]),
    .I1(\busMaster.address [20]),
    .I2(\busMaster.address [21]),
    .I3(\busMaster.address [22]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.address [23]),
    .I1(\busMaster.address [24]),
    .I2(\busMaster.address [25]),
    .I3(\busMaster.address [26]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\busMaster.address [27]),
    .I2(\busMaster.address [29]),
    .I3(\busMaster.address [31]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1]),
    .I2(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [3]),
    .O(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc13)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [31]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [31])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [9]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [10]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [8]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [9]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [28]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [29]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [28])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [27]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [28]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [26]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [27]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [25]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [26]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [25])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [24]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [25]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [23]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [24]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [22]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [23]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [21]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [22]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [20]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [21]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [1]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [2]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [7]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [8]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [19]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [20]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [18]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [19]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [17]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [18]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [16]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [17]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [15]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [16]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [14]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [15]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [13]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [14]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [12]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [13]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [11]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [12]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [10]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [11]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [6]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [7]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [1]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [5]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [6]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [4]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [5]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [3]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [4]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [30]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [30])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [2]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [3]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2884.18-2884.29|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [29]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [30]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03dc)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:3149.3-3155.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [2]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:3149.3-3155.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [1]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2146.11-2158.4|../hw/gen/HWITLTopLevel.v:3149.3-3155.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [0]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O_SB_LUT4_I3_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_1  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_10  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_11  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_12  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_13  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_14  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_15  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_16  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_17  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_18  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_19  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_2  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_20  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_21  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_22  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_23  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_24  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_25  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_26  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_27  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_28  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_29  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_3  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_30  (
    .CI(1'h1),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_4  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_5  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_6  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_7  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_8  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_9  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2892.3-2908.6|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0]),
    .I3(1'h1),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:2159.11-2172.4|../hw/gen/HWITLTopLevel.v:2888.19-2888.28|../hw/gen/HWITLTopLevel.v:384.10-392.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regReadyBuf_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.regReadyBuf_SB_DFF_Q_D ),
    .Q(\gcd_periph.regReadyBuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \gcd_periph.regReadyBuf_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regReadyBuf ),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .O(\gcd_periph.regReadyBuf_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [2]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [1]),
    .I2(\busMaster.address [2]),
    .I3(\gcd_periph.regReadyBuf ),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2  (
    .I0(\busMaster.address [2]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [1]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [2]),
    .I3(\busMaster.address [3]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3  (
    .I0(\busMaster.address [3]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [1]),
    .I2(\busMaster.address [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [2]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\busMaster.address [2]),
    .I2(\busMaster.address [3]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [2]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [28]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [28]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address [0]),
    .I3(\busMaster.address [1]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(\busMaster.address [4]),
    .I1(\busMaster.address [5]),
    .I2(\busMaster.address [6]),
    .I3(\busMaster.address [7]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\busMaster.address [3]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I3_O [1]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [0]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_D ),
    .Q(\gcd_periph.regResBuf [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_1  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_1_D ),
    .Q(\gcd_periph.regResBuf [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_10  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_10_D ),
    .Q(\gcd_periph.regResBuf [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_10_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_11  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_11_D ),
    .Q(\gcd_periph.regResBuf [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_11_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_12  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_12_D ),
    .Q(\gcd_periph.regResBuf [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_12_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_13  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_13_D ),
    .Q(\gcd_periph.regResBuf [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_13_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_14  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_14_D ),
    .Q(\gcd_periph.regResBuf [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_14_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_15  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_15_D ),
    .Q(\gcd_periph.regResBuf [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_15_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_16  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_16_D ),
    .Q(\gcd_periph.regResBuf [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_16_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_17  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_17_D ),
    .Q(\gcd_periph.regResBuf [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_17_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_18  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_18_D ),
    .Q(\gcd_periph.regResBuf [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_18_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_19  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_19_D ),
    .Q(\gcd_periph.regResBuf [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_19_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_2  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_2_D ),
    .Q(\gcd_periph.regResBuf [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_20  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_20_D ),
    .Q(\gcd_periph.regResBuf [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_20_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_21  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_21_D ),
    .Q(\gcd_periph.regResBuf [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_21_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_22  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_22_D ),
    .Q(\gcd_periph.regResBuf [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_22_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_23  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_23_D ),
    .Q(\gcd_periph.regResBuf [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_23_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_24  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_24_D ),
    .Q(\gcd_periph.regResBuf [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_24_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_25  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_25_D ),
    .Q(\gcd_periph.regResBuf [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_25_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_26  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_26_D ),
    .Q(\gcd_periph.regResBuf [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_26_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_27  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_27_D ),
    .Q(\gcd_periph.regResBuf [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_27_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_28  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_28_D ),
    .Q(\gcd_periph.regResBuf [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_28_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_29  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_29_D ),
    .Q(\gcd_periph.regResBuf [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_29_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_3  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_3_D ),
    .Q(\gcd_periph.regResBuf [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_30  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_30_D ),
    .Q(\gcd_periph.regResBuf [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_30_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_31  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_31_D ),
    .Q(\gcd_periph.regResBuf [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_31_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_3_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_4  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_4_D ),
    .Q(\gcd_periph.regResBuf [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_4_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_5  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_5_D ),
    .Q(\gcd_periph.regResBuf [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_5_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_6  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_6_D ),
    .Q(\gcd_periph.regResBuf [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_6_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_7  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_7_D ),
    .Q(\gcd_periph.regResBuf [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_7_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_8  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_8_D ),
    .Q(\gcd_periph.regResBuf [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_8_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:461.3-480.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_9  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_9_D ),
    .Q(\gcd_periph.regResBuf [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_9_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.regValid_SB_DFFR_Q  (
    .C(clk),
    .D(\gcd_periph.regValid_SB_DFFR_Q_D ),
    .Q(\gcd_periph.regValid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [3]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\busMaster.writeData [21]),
    .I1(\busMaster.writeData [22]),
    .I2(\busMaster.writeData [23]),
    .I3(\busMaster.writeData [24]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\busMaster.writeData [25]),
    .I1(\busMaster.writeData [26]),
    .I2(\busMaster.writeData [27]),
    .I3(\busMaster.writeData [28]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(\busMaster.writeData [29]),
    .I1(\busMaster.writeData [30]),
    .I2(\busMaster.writeData [31]),
    .I3(\busMaster.address [5]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [0]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [1]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [2]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\busMaster.address [6]),
    .I1(\busMaster.address [7]),
    .I2(\busMaster.writeData [0]),
    .I3(\busMaster.address [4]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\busMaster.writeData [1]),
    .I1(\busMaster.writeData [2]),
    .I2(\busMaster.writeData [3]),
    .I3(\busMaster.writeData [4]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\busMaster.writeData [13]),
    .I1(\busMaster.writeData [14]),
    .I2(\busMaster.writeData [15]),
    .I3(\busMaster.writeData [16]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.writeData [17]),
    .I1(\busMaster.writeData [18]),
    .I2(\busMaster.writeData [19]),
    .I3(\busMaster.writeData [20]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\busMaster.writeData [5]),
    .I1(\busMaster.writeData [6]),
    .I2(\busMaster.writeData [7]),
    .I3(\busMaster.writeData [8]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\busMaster.writeData [9]),
    .I1(\busMaster.writeData [10]),
    .I2(\busMaster.writeData [11]),
    .I3(\busMaster.writeData [12]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0230)
  ) \gcd_periph.regValid_SB_LUT4_I0  (
    .I0(\gcd_periph.regValid ),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.regValid_SB_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) \gcd_periph.regValid_SB_LUT4_I0_1  (
    .I0(\gcd_periph.regValid ),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.regValid_SB_LUT4_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) \gcd_periph.regValid_SB_LUT4_I2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.regValid ),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D ),
    .Q(\gcd_periph.sbDataOutputReg [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D ),
    .Q(\gcd_periph.sbDataOutputReg [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D ),
    .Q(\gcd_periph.sbDataOutputReg [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [21]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [21]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [21]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D ),
    .Q(\gcd_periph.sbDataOutputReg [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [20]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [20]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [20]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D ),
    .Q(\gcd_periph.sbDataOutputReg [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [19]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [19]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [19]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D ),
    .Q(\gcd_periph.sbDataOutputReg [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [18]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [18]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [18]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D ),
    .Q(\gcd_periph.sbDataOutputReg [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [17]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [17]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [17]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D ),
    .Q(\gcd_periph.sbDataOutputReg [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [16]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [16]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [16]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D ),
    .Q(\gcd_periph.sbDataOutputReg [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [15]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [15]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [15]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D ),
    .Q(\gcd_periph.sbDataOutputReg [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [14]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [14]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [14]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D ),
    .Q(\gcd_periph.sbDataOutputReg [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [13]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [13]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [13]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D ),
    .Q(\gcd_periph.sbDataOutputReg [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [12]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [12]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [12]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [30]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [30]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [30]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D ),
    .Q(\gcd_periph.sbDataOutputReg [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D ),
    .Q(\gcd_periph.sbDataOutputReg [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [11]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [11]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [11]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D ),
    .Q(\gcd_periph.sbDataOutputReg [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [10]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [10]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [10]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D ),
    .Q(\gcd_periph.sbDataOutputReg [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [9]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [9]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [9]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D ),
    .Q(\gcd_periph.sbDataOutputReg [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [8]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [8]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [8]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D ),
    .Q(\gcd_periph.sbDataOutputReg [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [7]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [7]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [7]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D ),
    .Q(\gcd_periph.sbDataOutputReg [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [6]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [6]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [6]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D ),
    .Q(\gcd_periph.sbDataOutputReg [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [5]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [5]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [5]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D ),
    .Q(\gcd_periph.sbDataOutputReg [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [4]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [4]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [4]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D ),
    .Q(\gcd_periph.sbDataOutputReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [3]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [3]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D ),
    .Q(\gcd_periph.sbDataOutputReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [2]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [2]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [2]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [29]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [29]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [29]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D ),
    .Q(\gcd_periph.sbDataOutputReg [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D ),
    .Q(\gcd_periph.sbDataOutputReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [1]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [1]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [1]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D ),
    .Q(\gcd_periph.sbDataOutputReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 [0]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 [1]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I3(\gcd_periph.regB [0]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [28]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D ),
    .Q(\gcd_periph.sbDataOutputReg [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [27]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [27]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [27]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D ),
    .Q(\gcd_periph.sbDataOutputReg [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [26]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [26]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [26]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D ),
    .Q(\gcd_periph.sbDataOutputReg [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [25]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [25]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [25]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D ),
    .Q(\gcd_periph.sbDataOutputReg [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [24]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [24]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [24]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D ),
    .Q(\gcd_periph.sbDataOutputReg [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [23]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [23]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [23]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:209.13-220.4|../hw/gen/HWITLTopLevel.v:414.3-459.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D ),
    .Q(\gcd_periph.sbDataOutputReg [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [22]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [22]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [22]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regB [31]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.regResBuf [31]),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [31]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:221.20-241.4|../hw/gen/HWITLTopLevel.v:330.3-342.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q  (
    .C(clk),
    .D(\io_sb_decoder.when_SimpleBusDecoder_l53 ),
    .E(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ),
    .Q(\io_sb_decoder.decodeLogic_noHitReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg ),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\busMaster.readData [0]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_2  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_3  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_4  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [4]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_5  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [5]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_6  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [6]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_7  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [7]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I1(\busMaster.readData [22]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I3(\busMaster.readData [6]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [14]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I3(\busMaster.readData [30]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [5]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I3(\busMaster.readData [29]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I1(\busMaster.readData [21]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .I3(\busMaster.readData [13]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I2(\busMaster.readData [20]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3 [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd3ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [4]),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0afc)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [12]),
    .I1(\busMaster.readData [28]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(\busMaster.readData [3]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [11]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I3(\busMaster.readData [27]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I3(\busMaster.readData [19]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I2(\busMaster.readData [26]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3 [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd3ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [2]),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0afc)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [10]),
    .I1(\busMaster.readData [18]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [0]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [1]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O  (
    .I0(\busMaster.readData [1]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I3(\busMaster.readData [25]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I1(\busMaster.readData [17]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .I3(\busMaster.readData [9]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [7]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I3(\busMaster.readData [31]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I1(\busMaster.readData [23]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .I3(\busMaster.readData [15]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf1ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\busMaster.readData [16]),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [24]),
    .I1(\busMaster.readData [8]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3  (
    .I0(\busMaster.command [5]),
    .I1(\busMaster.command [6]),
    .I2(\busMaster.command [7]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg ),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\busMaster.command [3]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0017)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\busMaster.command [0]),
    .I1(\busMaster.command [2]),
    .I2(\busMaster.command [1]),
    .I3(\busMaster.command [4]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.when_SimpleBusDecoder_l53 ),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [0]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\io_sb_decoder.when_SimpleBusDecoder_l53 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) resetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_1 ),
    .I1(\rxFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .Q(\rxFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_ram.0.0_WADDR [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_ram.0.0_WADDR [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \rxFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_risingOccupancy ),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg ),
    .O(\rxFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_pushPtr_value [2]),
    .I1(\rxFifo.logic_popPtr_value [2]),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo.logic_popPtr_value [3]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_pushPtr_value [0]),
    .I1(\rxFifo.logic_popPtr_value [0]),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo.logic_popPtr_value [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\rxFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_pushPtr_value [2]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_pushPtr_value [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_pushPtr_value [0]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_pushPtr_value [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid ),
    .I2(\rxFifo.logic_risingOccupancy ),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\rxFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\rxFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [3]),
    .Q(\rxFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [2]),
    .Q(\rxFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [1]),
    .Q(\rxFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [0]),
    .Q(\rxFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [2]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1 ),
    .I2(\rxFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [3]),
    .Q(\rxFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [2]),
    .Q(\rxFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [1]),
    .Q(\rxFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [0]),
    .Q(\rxFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \rxFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \rxFifo.logic_popPtr_valueNext [0], 5'h00, \rxFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \rxFifo.logic_ram.0.0_RDATA_7 [15], \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_7 [13], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_7 [11], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_7 [9], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_7 [7], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_7 [5], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_7 [3], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_7 [1], \rxFifo.logic_ram.0.0_RDATA_8 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \rxFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \rxFifo.logic_ram.0.0_WADDR [3], \rxFifo.logic_ram.0.0_WADDR [1], \rxFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \rxFifo.logic_ram.0.0_WDATA [7], 1'hx, \rxFifo.logic_ram.0.0_WDATA [3], 1'hx, \rxFifo.logic_ram.0.0_WDATA [5], 1'hx, \rxFifo.logic_ram.0.0_WDATA [1], 1'hx, \rxFifo.logic_ram.0.0_WDATA [6], 1'hx, \rxFifo.logic_ram.0.0_WDATA [2], 1'hx, \rxFifo.logic_ram.0.0_WDATA [4], 1'hx, \rxFifo.logic_ram.0.0_WDATA [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [3]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_1 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_1 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [5]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [1]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [6]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_4 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_4 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q_D ),
    .Q(\rxFifo.logic_ram.0.0_RDATA_5 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [2]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\rxFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [4]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_6 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [0]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_8 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .I3(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [7]),
    .Q(\rxFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [1]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [0]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [3]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [2]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:109.16-121.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \rxFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .E(\rxFifo.when_Stream_l1101 ),
    .Q(\rxFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \rxFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\rxFifo._zz_1 ),
    .O(\rxFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_1_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_2_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_3_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_4_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_5_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_6_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_7_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_0 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_1_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_2_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_3_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_4_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_5_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_6_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_7_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_1 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_1_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_2_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_3_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_4_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_5_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_6_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_7_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_2 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_1_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_2_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_3_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_4_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_5_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_6_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:135.27-143.4|../hw/gen/HWITLTopLevel.v:1708.3-1728.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_7_D ),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O ),
    .Q(\serParConv.shiftReg_3 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \tic.tic_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateNext_SB_LUT4_O_I1 [0]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_I2 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I1 [2]),
    .O(\tic.tic_stateNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \tic.tic_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I2 [1]),
    .O(\tic.tic_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(timeout_state),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [3]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \tic.tic_stateNext_SB_LUT4_O_2  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_O [0]),
    .I1(\builder.io_ctrl_respType_SB_LUT4_I1_O [1]),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I1_O [3]),
    .O(\tic.tic_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \tic.tic_stateNext_SB_LUT4_O_3  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I1 [2]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3 [3]),
    .O(\tic.tic_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fae)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(timeout_state),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0]),
    .I2(timeout_state),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \tic.tic_stateNext_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\tic.tic_stateNext [3]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\tic.tic_stateNext [2]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\tic.tic_stateNext [1]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_3  (
    .C(clk),
    .D(\tic.tic_stateNext [0]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\tic.tic_wordCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_1  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\tic.tic_wordCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1414)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_2  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\tic.tic_wordCounter_willIncrement ),
    .I2(\tic.tic_wordCounter_value [0]),
    .I3(1'h0),
    .O(\tic.tic_wordCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0530)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [2]),
    .Q(\tic.tic_wordCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [1]),
    .Q(\tic.tic_wordCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:1346.3-1397.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [0]),
    .Q(\tic.tic_wordCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\tic.tic_wordCounter_willIncrement ),
    .I1(\tic.tic_wordCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:159.33-183.4|../hw/gen/HWITLTopLevel.v:848.36-848.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_willIncrement ),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [1]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [3]),
    .O(\tic.tic_wordCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [1]),
    .I3(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcec0)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [3]),
    .I3(timeout_state_SB_LUT4_I2_O[2]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2]),
    .I3(timeout_state_SB_LUT4_I2_O[2]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1]),
    .I3(\tic.tic_stateReg [0]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [0]),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_value [2]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[9]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .O(timeout_counter_valueNext[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_1 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .O(timeout_counter_valueNext[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_10 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .O(timeout_counter_valueNext[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_11 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .O(timeout_counter_valueNext[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_12 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[11]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .O(timeout_counter_valueNext[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_13 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[10]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .O(timeout_counter_valueNext[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_counter_valueNext_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_counter_value[0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_counter_valueNext[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[7]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .O(timeout_counter_valueNext[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_3 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[6]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .O(timeout_counter_valueNext[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_4 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[5]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .O(timeout_counter_valueNext[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_5 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[4]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .O(timeout_counter_valueNext[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_6 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .O(timeout_counter_valueNext[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_7 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[2]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .O(timeout_counter_valueNext[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_8 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[1]),
    .I3(timeout_counter_value[0]),
    .O(timeout_counter_valueNext[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_9 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[14]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .O(timeout_counter_valueNext[14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .I0(1'h0),
    .I1(timeout_counter_value[9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .I0(1'h0),
    .I1(timeout_counter_value[8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .I0(1'h0),
    .I1(timeout_counter_value[12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .I0(1'h0),
    .I1(timeout_counter_value[11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .I0(1'h0),
    .I1(timeout_counter_value[10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .I0(1'h0),
    .I1(timeout_counter_value[7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .I0(1'h0),
    .I1(timeout_counter_value[6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .I0(1'h0),
    .I1(timeout_counter_value[5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(timeout_counter_value[4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(timeout_counter_value[3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(timeout_counter_value[2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(timeout_counter_value[0]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(timeout_counter_value[1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:265.36-265.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .I0(1'h0),
    .I1(timeout_counter_value[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q (
    .C(clk),
    .D(timeout_counter_valueNext[14]),
    .Q(timeout_counter_value[14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_1 (
    .C(clk),
    .D(timeout_counter_valueNext[13]),
    .Q(timeout_counter_value[13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_10 (
    .C(clk),
    .D(timeout_counter_valueNext[4]),
    .Q(timeout_counter_value[4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_11 (
    .C(clk),
    .D(timeout_counter_valueNext[3]),
    .Q(timeout_counter_value[3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_12 (
    .C(clk),
    .D(timeout_counter_valueNext[2]),
    .Q(timeout_counter_value[2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_13 (
    .C(clk),
    .D(timeout_counter_valueNext[1]),
    .Q(timeout_counter_value[1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_14 (
    .C(clk),
    .D(timeout_counter_valueNext[0]),
    .Q(timeout_counter_value[0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_2 (
    .C(clk),
    .D(timeout_counter_valueNext[12]),
    .Q(timeout_counter_value[12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_3 (
    .C(clk),
    .D(timeout_counter_valueNext[11]),
    .Q(timeout_counter_value[11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_4 (
    .C(clk),
    .D(timeout_counter_valueNext[10]),
    .Q(timeout_counter_value[10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_5 (
    .C(clk),
    .D(timeout_counter_valueNext[9]),
    .Q(timeout_counter_value[9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_6 (
    .C(clk),
    .D(timeout_counter_valueNext[8]),
    .Q(timeout_counter_value[8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_7 (
    .C(clk),
    .D(timeout_counter_valueNext[7]),
    .Q(timeout_counter_value[7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_8 (
    .C(clk),
    .D(timeout_counter_valueNext[6]),
    .Q(timeout_counter_value[6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_9 (
    .C(clk),
    .D(timeout_counter_valueNext[5]),
    .Q(timeout_counter_value[5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:275.3-288.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER timeout_state_SB_DFFER_Q (
    .C(clk),
    .D(timeout_state_SB_DFFER_Q_D[0]),
    .E(timeout_state_SB_DFFER_Q_E[0]),
    .Q(timeout_state),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D[0]),
    .I3(\tic.tic_stateReg [3]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [2]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_I0 [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [0]),
    .O(timeout_state_SB_DFFER_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[0]),
    .I1(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[1]),
    .I2(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[2]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_E[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(timeout_counter_value[6]),
    .I1(timeout_counter_value[9]),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_value[0]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(timeout_counter_value[1]),
    .I1(timeout_counter_value[2]),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_value[4]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(timeout_counter_value[11]),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_value[14]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(timeout_counter_value[5]),
    .I1(timeout_counter_value[7]),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_value[10]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_state_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state),
    .I3(\tic.tic_stateReg [1]),
    .O(timeout_state_SB_LUT4_I2_O[2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_1 ),
    .I1(\txFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .Q(\txFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_ram.0.0_WADDR [1]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_ram.0.0_WADDR [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \txFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .O(\txFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\txFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid ),
    .I2(\txFifo.logic_risingOccupancy ),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_value [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I2(\uartCtrl_1.clockDivider_tickReg ),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.break_counter [3]),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter [6]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.break_counter [0]),
    .I1(\uartCtrl_1.rx.break_counter [1]),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter [4]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\txFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0]),
    .I2(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [2]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1846.31-1846.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\txFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [3]),
    .Q(\txFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [2]),
    .Q(\txFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [1]),
    .Q(\txFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [0]),
    .Q(\txFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo.logic_ptrDif_SB_LUT4_I0  (
    .I0(\txFifo.logic_ptrDif [0]),
    .I1(\txFifo.logic_ptrDif [1]),
    .I2(\txFifo.logic_ptrDif [2]),
    .I3(\txFifo.logic_ptrDif [3]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \txFifo.logic_ptrDif_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(1'h0),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .O(\txFifo.logic_ptrDif [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .O(\txFifo.logic_ptrDif [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .O(\txFifo.logic_ptrDif [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\txFifo.logic_ptrDif [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [1]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [0]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .I0(\txFifo.logic_pushPtr_value [2]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .I0(\txFifo.logic_pushPtr_value [1]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1861.26-1861.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(1'h1),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .I0(\txFifo.logic_pushPtr_value [0]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [3]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [1]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1823.32-1823.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_1 ),
    .I2(\txFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [3]),
    .Q(\txFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [2]),
    .Q(\txFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [1]),
    .Q(\txFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [0]),
    .Q(\txFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \txFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \txFifo.logic_popPtr_valueNext [0], 5'h00, \txFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \txFifo.logic_ram.0.0_RDATA_5 [15], \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_5 [13], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_5 [11], \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA_5 [9], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_5 [7], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_5 [5], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_5 [3], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_5 [1], \txFifo.logic_ram.0.0_RDATA_6 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \txFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \txFifo.logic_ram.0.0_WADDR [3], \txFifo.logic_ram.0.0_WADDR [1], \txFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .WDATA({ 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .Q(\txFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .Q(\txFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a30)
  ) \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D ),
    .Q(\txFifo.logic_ram.0.0_RDATA_4 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .Q(\txFifo.logic_ram.0.0_RDATA_6 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .I3(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .Q(\txFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4 [2]),
    .I3(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [1]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [0]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [3]),
    .Q(\txFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [2]),
    .Q(\txFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:122.16-134.4|../hw/gen/HWITLTopLevel.v:1864.3-1881.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \txFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .E(\txFifo.when_Stream_l1101 ),
    .Q(\txFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .I3(\txFifo.logic_risingOccupancy ),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [0]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I3_O [0]),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I3_O [3]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \txFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\txFifo._zz_1 ),
    .O(\txFifo.when_Stream_l1101 )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_CI  (
    .CI(\uartCtrl_1.clockDivider_counter [0]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.clockDivider_counter [1]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_1  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_10  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_11  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(\uartCtrl_1.clockDivider_counter [15]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_12  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(\uartCtrl_1.clockDivider_counter [14]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_13  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(\uartCtrl_1.clockDivider_counter [13]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_14  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(\uartCtrl_1.clockDivider_counter [12]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_15  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(\uartCtrl_1.clockDivider_counter [11]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_16  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(\uartCtrl_1.clockDivider_counter [10]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_2  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(\uartCtrl_1.clockDivider_counter [7]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_3  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\uartCtrl_1.clockDivider_counter [6]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_4  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(\uartCtrl_1.clockDivider_counter [5]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_5  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_6  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\uartCtrl_1.clockDivider_counter [3]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_7  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\uartCtrl_1.clockDivider_counter [2]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_8  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(\uartCtrl_1.clockDivider_counter [18]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_CARRY_I0_9  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(\uartCtrl_1.clockDivider_counter [17]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.clockDivider_counter [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.clockDivider_counter [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ),
    .Q(\uartCtrl_1.clockDivider_counter [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [9]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ),
    .Q(\uartCtrl_1.clockDivider_counter [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [8]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ),
    .Q(\uartCtrl_1.clockDivider_counter [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [7]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ),
    .Q(\uartCtrl_1.clockDivider_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [6]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ),
    .Q(\uartCtrl_1.clockDivider_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ),
    .Q(\uartCtrl_1.clockDivider_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [4]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ),
    .Q(\uartCtrl_1.clockDivider_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [3]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ),
    .Q(\uartCtrl_1.clockDivider_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [2]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ),
    .Q(\uartCtrl_1.clockDivider_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ),
    .Q(\uartCtrl_1.clockDivider_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick ),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [18]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.clockDivider_counter [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ),
    .Q(\uartCtrl_1.clockDivider_counter [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [16]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ),
    .Q(\uartCtrl_1.clockDivider_counter [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [15]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ),
    .Q(\uartCtrl_1.clockDivider_counter [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [14]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ),
    .Q(\uartCtrl_1.clockDivider_counter [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [13]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ),
    .Q(\uartCtrl_1.clockDivider_counter [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [12]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ),
    .Q(\uartCtrl_1.clockDivider_counter [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ),
    .Q(\uartCtrl_1.clockDivider_counter [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2005.32-2005.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [19]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:1999.3-2010.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_tickReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tick ),
    .Q(\uartCtrl_1.clockDivider_tickReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1  (
    .I0(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I1(\uartCtrl_1.clockDivider_tickReg ),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .O(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.clockDivider_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(\uartCtrl_1.clockDivider_counter [12]),
    .I3(\uartCtrl_1.clockDivider_counter [15]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(\uartCtrl_1.clockDivider_counter [13]),
    .I3(\uartCtrl_1.clockDivider_counter [14]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(\uartCtrl_1.clockDivider_counter [18]),
    .I3(\uartCtrl_1.clockDivider_counter [19]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.clockDivider_counter [0]),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(\uartCtrl_1.clockDivider_counter [2]),
    .I3(\uartCtrl_1.clockDivider_counter [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(\uartCtrl_1.clockDivider_counter [6]),
    .I3(\uartCtrl_1.clockDivider_counter [7]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.rx.bitCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.rx.bitCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.bitCounter_value [2]),
    .I3(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0df0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.rx.stateMachine_state [3]),
    .I1(\uartCtrl_1.rx.stateMachine_state [2]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_state [3]),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2583.28-2583.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitCounter_value [0]),
    .CO(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfafc)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.rx.bitTimer_counter [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4414)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I2(\uartCtrl_1.rx.sampler_tick ),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2580.28-2580.53|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitTimer_counter [0]),
    .CO(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [4]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [3]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [1]),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [6]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2523.29-2523.50|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_1.rx.break_counter [0]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3171.3-3179.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_0_SB_DFFR_Q  (
    .C(clk),
    .D(io_uartCMD_rxd),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2406.12-2411.4|../hw/gen/HWITLTopLevel.v:3171.3-3179.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_1_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_1_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_1 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_2_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_2 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_1  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_3_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_2 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_3 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_4_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_3 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_4 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf0c)
  ) \uartCtrl_1.rx.sampler_samples_4_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0]),
    .I2(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1]),
    .I3(\uartCtrl_1.rx.sampler_samples_4 ),
    .O(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.sampler_tick_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_tick ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3  (
    .I0(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.sampler_value_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.sampler_value ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2578.3-2616.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [1]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.stateMachine_state [0]),
    .I2(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.rx.stateMachine_state [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0]),
    .I1(\uartCtrl_1.rx.stateMachine_state [1]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_state [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2491.3-2576.6|../hw/gen/HWITLTopLevel.v:1944.14-1958.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .Q(\uartCtrl_1.rx.stateMachine_validReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.rx.bitCounter_value [2]),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2779.3-2823.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx._zz_io_txd_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_txd ),
    .Q(\uartCtrl_1.tx._zz_io_txd ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uartCtrl_1.clockDivider_tickReg ),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I3(1'h0),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2727.39-2727.102|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h0),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .I0(\uartCtrl_1.clockDivider_tickReg ),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2779.3-2823.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [2]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2779.3-2823.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [1]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2779.3-2823.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [0]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfa0)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state [3]),
    .I1(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0]),
    .I2(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1 [0]),
    .I2(\uartCtrl_1.tx.stateMachine_state [1]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [1]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .I3(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [1]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [1]),
    .I2(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state [0]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [0]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ff0)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 [0]),
    .I2(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [1]),
    .I2(\uartCtrl_1.tx.stateMachine_state [3]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5cc5)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [3]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2825.3-2856.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.tx.tickCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2825.3-2856.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2825.3-2856.6|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.tx.tickCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2827.29-2827.55|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2827.29-2827.55|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.tx.stateMachine_state [2]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:90.12-108.4|../hw/gen/HWITLTopLevel.v:2827.29-2827.55|../hw/gen/HWITLTopLevel.v:1930.14-1943.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.tickCounter_value [0]),
    .CO(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1])
  );
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [5], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [1:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2], \tic.tic_stateReg [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [21], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O [1] = timeout_state;
  assign \txFifo.logic_ram.0.0_RDATA_1 [3:2] = { \uartCtrl_1.tx.tickCounter_value [2], \txFifo.logic_ram.0.0_RDATA_4 [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [24], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign { \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2], \uartCtrl_1.tx.stateMachine_state [3], \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0] };
  assign timeout_state_SB_DFFER_Q_E[3:1] = { timeout_counter_valueNext_SB_LUT4_O_I3[9], timeout_counter_value[9], 1'h0 };
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [2:0] = { \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0], \tic.tic_stateReg [0], \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1] };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D [0] = \busMaster.busCtrl.busStateMachine_stateNext [0];
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [2] = \uartCtrl_1.tx.tickCounter_value [0];
  assign \tic.tic_stateNext_SB_LUT4_O_I2 [1:0] = { \busMaster.busCtrl.busStateMachine_stateReg [0], \gcd_periph.busCtrl.io_valid  };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [20], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_4 [2], \uartCtrl_1.tx.tickCounter_value [2] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3 [3:1] = { \rxFifo.logic_ram.0.0_RDATA_5 [3], \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3:2] };
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0];
  assign \builder.io_ctrl_respType_SB_LUT4_I1_I0 [1] = \serParConv.shiftReg_2 [2];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1], \busMaster.readData [3] };
  assign \txFifo.logic_ram.0.0_RDATA_4 [3] = \uartCtrl_1.tx.tickCounter_value [2];
  assign { \txFifo.logic_ram.0.0_WADDR_1 [2], \txFifo.logic_ram.0.0_WADDR_1 [0] } = \txFifo.logic_popPtr_valueNext [1:0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [26], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \gcd_periph.regReadyBuf_SB_LUT4_I3_I0 [1:0] = \busMaster.address [3:2];
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [3:2], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0] } = { \busMaster.readData [29], \builder.rbFSM_stateReg_SB_LUT4_I2_O [0], \busMaster.readData [5] };
  assign \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_O [1] = \gcd_periph.busCtrl.busStateMachine_stateNext [1];
  assign { \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [2], \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0] } = { \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0], \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [18], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3 [1] = \busMaster.io_ctrl_write ;
  assign \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [2:1] = { \uartCtrl_1.tx.stateMachine_state [2], \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0] };
  assign { \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [3], \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_1.rx.stateMachine_state [0], \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0] };
  assign \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O_I2 [1] = \uartCtrl_1.tx.tickCounter_value [0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [31], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O [1:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I3_O [2], \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I3 [2:0] = { \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [3], \tic.tic_stateNext_SB_LUT4_O_3_I1 [2], \rxFifo.logic_ram.0.0_RDATA_5 [3] };
  assign \busMaster.io_ctrl_write_SB_LUT4_I1_O [1] = timeout_state_SB_DFFER_Q_D[0];
  assign { \txFifo.logic_ram.0.0_WADDR [2], \txFifo.logic_ram.0.0_WADDR [0] } = \txFifo.logic_popPtr_valueNext [3:2];
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [0] = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3 [1:0] = { \busMaster.readData [20], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [1] = \builder.when_StateMachine_l237 ;
  assign { \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [2], \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [0] } = { \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1], \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0] };
  assign \builder.when_StateMachine_l237_SB_LUT4_O_I3 [0] = \builder.when_StateMachine_l237_SB_LUT4_O_I2 [3];
  assign \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [1] = \gcd_periph.regB [28];
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [0] = \tic.tic_wordCounter_willIncrement ;
  assign timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1] = \serParConv.shiftReg_2 [4];
  assign timeout_state_SB_LUT4_I2_O[1:0] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2:1];
  assign timeout_state_SB_DFFER_Q_D[1] = \tic.tic_stateReg [3];
  assign \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [2:0] = \rxFifo.logic_ram.0.0_RDATA_5 [2:0];
  assign \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2 [0] = \gcd_periph.regReadyBuf_SB_LUT4_I3_I1 [0];
  assign \rxFifo.logic_ram.0.0_RDATA_1 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [1], \gcd_periph.gcdCtrl_1.gcdDat.regA [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [3], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \rxFifo.logic_ram.0.0_RDATA [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [1], \gcd_periph.gcdCtrl_1.gcdDat.regA [1] };
  assign { \rxFifo.logic_ram.0.0_WADDR_1 [2], \rxFifo.logic_ram.0.0_WADDR_1 [0] } = \rxFifo.logic_popPtr_valueNext [1:0];
  assign \rxFifo.logic_ram.0.0_RDATA_4 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [15], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [22], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [0] = \tic.tic_stateReg [0];
  assign \rxFifo.logic_ram.0.0_RDATA_2 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.rx.bitCounter_value [2], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \rxFifo.logic_ram.0.0_RDATA_6 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3 [1:0] = { \busMaster.readData [26], \builder.rbFSM_stateReg_SB_LUT4_I2_O [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [19], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \rxFifo.logic_ram.0.0_RDATA_8 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign { \rxFifo.logic_ram.0.0_WADDR [2], \rxFifo.logic_ram.0.0_WADDR [0] } = \rxFifo.logic_popPtr_valueNext [3:2];
  assign \rxFifo.logic_ram.0.0_RDATA_3 [2] = \rxFifo.logic_ram.0.0_RDATA_5 [2];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [4] };
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [3:1] = { \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2], \tic.tic_wordCounter_value [2], 1'h0 };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [13], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [17], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I2_O [2:0] = { \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2], \tic.tic_stateReg [3], timeout_state_SB_DFFER_Q_D[0] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [3:1] = \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg ;
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [16], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.when_StateMachine_l237_SB_LUT4_O_I2 [2:0] = { \builder.rbFSM_busyFlag , \tic.tic_stateNext_SB_LUT4_O_I2 [2], \busMaster.busCtrl.busStateMachine_busyFlag  };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_stateNext_SB_LUT4_O_I1 [1], \builder.rbFSM_stateNext_SB_LUT4_O_I1 [2], \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [1:0] = \tic.tic_stateReg [1:0];
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [2], \uartCtrl_1.rx.sampler_value  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [11], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [2] = \uartCtrl_1.rx.stateMachine_state [2];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [30], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [4] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [9], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [1] = \txFifo.logic_risingOccupancy ;
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [29], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { \builder.io_ctrl_respType_SB_LUT4_I3_O [0], \builder.rbFSM_stateReg_SB_LUT4_I2_O [2], \builder.rbFSM_stateReg [0] };
  assign timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[3] = timeout_state_SB_DFFER_Q_D[0];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [7], \uartCtrl_1.rx.sampler_value  };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [5], \uartCtrl_1.rx.sampler_value  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [12], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.io_ctrl_respType_SB_LUT4_I3_O [2:1] = { \builder.rbFSM_stateReg [0], \builder.rbFSM_stateReg_SB_LUT4_I2_O [2] };
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [0] = \uartCtrl_1.tx.stateMachine_state [0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [8], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [7], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2 [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [1], \gcd_periph.gcdCtrl_1.gcdDat.regA [1] };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2] = \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0];
  assign timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:1] = { timeout_counter_value[14], timeout_counter_value[12:11] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [25], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \builder.rbFSM_stateReg_SB_LUT4_I2_O [1] = \builder.rbFSM_stateReg [0];
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.break_counter [6:5], \uartCtrl_1.rx.break_counter [3] };
  assign { \tic.tic_stateNext_SB_LUT4_O_3_I1 [3], \tic.tic_stateNext_SB_LUT4_O_3_I1 [1:0] } = { \rxFifo.logic_ram.0.0_RDATA_5 [3], \busMaster.io_ctrl_write , timeout_state_SB_DFFER_Q_D[0] };
  assign { \builder.io_ctrl_respType_SB_LUT4_I1_I2 [3], \builder.io_ctrl_respType_SB_LUT4_I1_I2 [1:0] } = { \rxFifo.logic_ram.0.0_RDATA_5 [3], \builder.io_ctrl_respType , \builder.io_ctrl_respType_SB_LUT4_I1_I0 [0] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regA [31], \gcd_periph.gcdCtrl_1.gcdDat.regB [31] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_byteCounter_value [2:1], \busMaster.readData [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [6], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I1 [1] = \uartCtrl_1.tx.stateMachine_state [1];
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [2:1] = { \uartCtrl_1.rx.stateMachine_state [1], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [10], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [3], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [1] } = { \busMaster.readData [13], \busMaster.readData [21] };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1 [2] = \uartCtrl_1.tx.stateMachine_state [2];
  assign \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [3:2] = { \uartCtrl_1.tx.stateMachine_state [2], \uartCtrl_1.tx.stateMachine_state [3] };
  assign \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [2] = \uartCtrl_1.rx.sampler_samples_4 ;
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I3_O [3:2], \gcd_periph.regReadyBuf_SB_LUT4_I3_O [0] } = { \gcd_periph.regA [0], \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1], \busMaster.address [3] };
  assign \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [3:1] = { \gcd_periph.regA [3], \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [1], \gcd_periph.regResBuf [3] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [31];
  assign \txFifo.logic_ram.0.0_RDATA_6 [3:2] = { \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [1], \txFifo.logic_ram.0.0_RDATA_4 [2] };
  assign \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1] = \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O_I3 [1];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [23], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1_O [0], \uartCtrl_1.tx.tickCounter_value [1], \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [0] = \busMaster.command [3];
  assign \rxFifo._zz_1_SB_LUT4_O_I2 [1:0] = { \rxFifo.logic_risingOccupancy , \rxFifo._zz_io_pop_valid  };
  assign \txFifo.logic_ram.0.0_RDATA [3:2] = { \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0], \txFifo.logic_ram.0.0_RDATA_4 [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [14], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_1.rx.stateMachine_state [3], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_1.rx.sampler_value  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [2], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [16] };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3:2] = { \uartCtrl_1.tx.tickCounter_value [1], \uartCtrl_1.tx.tickCounter_value [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regResBuf [4], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I2_O [0] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I1 [0] = \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [1] = \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0];
  assign { \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [2], \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I1 [0] } = { \builder.rbFSM_busyFlag_SB_LUT4_I3_O [0], \builder.rbFSM_busyFlag_SB_LUT4_I3_I0 [2] };
  assign \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [3:2] = { \uartCtrl_1.tx.tickCounter_value [0], \uartCtrl_1.tx.tickCounter_value [2] };
  assign \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [0] = \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_I1_O [2:1] = { \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2], \builder.io_ctrl_respType  };
  assign \txFifo.logic_ram.0.0_RDATA_3 [2] = \txFifo.logic_ram.0.0_RDATA_4 [2];
  assign \txFifo.logic_ram.0.0_RDATA_2 [2] = \txFifo.logic_ram.0.0_RDATA_4 [2];
  assign \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.rx.sampler_tick , \uartCtrl_1.rx.bitTimer_counter [2] };
  assign \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I2_I3_SB_LUT4_I3_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regA [25], \gcd_periph.regResBuf [25] };
  assign timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_I2[1] = \serParConv.shiftReg_0 [5];
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [1] = \uartCtrl_1.rx.stateMachine_state [0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [1], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1], \busMaster.readData [0] };
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [2] = \uartCtrl_1.tx.tickCounter_value [0];
  assign \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O_I1 [2] = \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3];
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3 [30:0] = \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1_I3_SB_CARRY_CO_CI [31:1];
  assign timeout_counter_valueNext_SB_LUT4_O_I3[1:0] = { timeout_counter_value[0], 1'h0 };
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_4 [2], \uartCtrl_1.tx.tickCounter_value [2] };
  assign \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [0] = 1'h1;
  assign \rxFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [3], \gcd_periph.regB [27], \gcd_periph.regReadyBuf_SB_LUT4_I3_I0_SB_LUT4_I3_O [0] };
  assign \txFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ptrDif_SB_LUT4_O_I3 [0] = 1'h1;
  assign \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.clockDivider_counter [0], 1'h1 };
  assign { \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [2], \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I1 [0] } = { timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0], \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2] };
  assign \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.break_counter [0], 1'h0 };
  assign \tic.tic_stateNext_SB_LUT4_O_I1 [1] = \tic.tic_stateNext_SB_LUT4_O_I2 [2];
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.bitCounter_value [0], 1'h0 };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [2:1] = \uartCtrl_1.rx.bitCounter_value [2:1];
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [0] = \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0];
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [31:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [0] } = { 29'h1fffffff, \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0] };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0], 1'h1 };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.bitCounter_value [0] };
  assign \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.bitTimer_counter [0], 1'h1 };
  assign \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [0] = 1'h0;
  assign \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.tx.tickCounter_value [0], 1'h0 };
  assign { \txFifo.logic_ram.0.0_RDATA_5 [14], \txFifo.logic_ram.0.0_RDATA_5 [12], \txFifo.logic_ram.0.0_RDATA_5 [10], \txFifo.logic_ram.0.0_RDATA_5 [8], \txFifo.logic_ram.0.0_RDATA_5 [6], \txFifo.logic_ram.0.0_RDATA_5 [4], \txFifo.logic_ram.0.0_RDATA_5 [2], \txFifo.logic_ram.0.0_RDATA_5 [0] } = { \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_6 [1] };
  assign { \rxFifo.logic_ram.0.0_RDATA_7 [14], \rxFifo.logic_ram.0.0_RDATA_7 [12], \rxFifo.logic_ram.0.0_RDATA_7 [10], \rxFifo.logic_ram.0.0_RDATA_7 [8], \rxFifo.logic_ram.0.0_RDATA_7 [6], \rxFifo.logic_ram.0.0_RDATA_7 [4], \rxFifo.logic_ram.0.0_RDATA_7 [2], \rxFifo.logic_ram.0.0_RDATA_7 [0] } = { \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_8 [1] };
  assign _zz_timeout_counter_valueNext = 15'h0001;
  assign _zz_timeout_counter_valueNext_1 = 1'h1;
  assign \builder._zz_payloadByte [7:2] = 6'h00;
  assign \builder._zz_rbFSM_byteCounter_valueNext  = { 2'h0, \builder.rbFSM_byteCounter_willIncrement  };
  assign \builder._zz_rbFSM_byteCounter_valueNext_1  = \builder.rbFSM_byteCounter_willIncrement ;
  assign \builder.clk  = clk;
  assign \builder.io_ctrl_busy  = \builder.rbFSM_busyFlag ;
  assign \builder.io_data_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \builder.io_data_irq  = 1'h0;
  assign \builder.io_data_readData  = \busMaster.readData ;
  assign \builder.rbFSM_wantExit  = 1'h0;
  assign \builder.rbFSM_wantKill  = 1'h0;
  assign \builder.resetn  = resetn;
  assign \builder.when_ResponseBuilder_l68  = \builder.io_ctrl_respType ;
  assign builder_io_ctrl_busy = \builder.rbFSM_busyFlag ;
  assign { \busMaster._zz_ackCode [6:2], \busMaster._zz_ackCode [0] } = 6'h01;
  assign \busMaster._zz_io_response_ack  = 7'h02;
  assign \busMaster._zz_io_response_ack_1  = 7'h02;
  assign \busMaster._zz_io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.ackCode  = { 5'h00, \busMaster._zz_ackCode [1], 1'h1 };
  assign \busMaster.busCtrl.busStateMachine_stateReg [1] = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \busMaster.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \busMaster.busCtrl.clk  = clk;
  assign \busMaster.busCtrl.io_bus_ready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \busMaster.busCtrl.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.busCtrl.io_bus_valid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.busCtrl.resetn  = resetn;
  assign \busMaster.busCtrl_io_bus_valid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl_io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.clk  = clk;
  assign \busMaster.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.io_ctrl_unmappedAccess  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.io_reg_data  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \busMaster.io_response_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \busMaster.io_response_irq  = 1'h0;
  assign \busMaster.io_response_payload  = \busMaster.readData ;
  assign \busMaster.io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.io_sb_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \busMaster.io_sb_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \busMaster.io_sb_SBsize  = 4'h4;
  assign \busMaster.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.io_sb_SBwdata  = \busMaster.writeData ;
  assign \busMaster.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \busMaster.resetn  = resetn;
  assign busMaster_io_ctrl_busy = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign busMaster_io_response_ack = \builder._zz_payloadByte [1:0];
  assign busMaster_io_response_irq = 1'h0;
  assign busMaster_io_response_payload = \busMaster.readData ;
  assign busMaster_io_sb_SBaddress = \busMaster.address ;
  assign busMaster_io_sb_SBsize = 4'h4;
  assign busMaster_io_sb_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign busMaster_io_sb_SBwdata = \busMaster.writeData ;
  assign busMaster_io_sb_SBwrite = \busMaster.io_ctrl_write ;
  assign \gcd_periph._zz_sbDataOutputReg  = \gcd_periph.regReadyBuf ;
  assign \gcd_periph.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \gcd_periph.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \gcd_periph.busCtrl.clk  = clk;
  assign \gcd_periph.busCtrl.io_ready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.busCtrl.resetn  = resetn;
  assign \gcd_periph.busCtrl_io_ready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantExit  = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantKill  = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.io_valid  = \gcd_periph.regValid ;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1.gcdDat.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_a  = \gcd_periph.regA ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_b  = \gcd_periph.regB ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1.gcdDat_io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.io_a  = \gcd_periph.regA ;
  assign \gcd_periph.gcdCtrl_1.io_b  = \gcd_periph.regB ;
  assign \gcd_periph.gcdCtrl_1.io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.io_valid  = \gcd_periph.regValid ;
  assign \gcd_periph.gcdCtrl_1.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1_io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.io_sb_SBaddress  = \busMaster.address ;
  assign \gcd_periph.io_sb_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \gcd_periph.io_sb_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.io_sb_SBsize  = 4'h4;
  assign \gcd_periph.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \gcd_periph.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gcd_periph.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gcd_periph.mmioRegLogic_addr  = \busMaster.address [7:0];
  assign \gcd_periph.resetn  = resetn;
  assign gcd_periph_io_sb_SBrdata = \gcd_periph.sbDataOutputReg ;
  assign gcd_periph_io_sb_SBready = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \io_sb_decoder.clk  = clk;
  assign \io_sb_decoder.io_input_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_input_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \io_sb_decoder.io_input_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \io_sb_decoder.io_input_SBsize  = 4'h4;
  assign \io_sb_decoder.io_input_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_input_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_input_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_0_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_0_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \io_sb_decoder.io_outputs_0_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \io_sb_decoder.io_outputs_0_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_0_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_0_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_0_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_unmapped_fired  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \io_sb_decoder.resetn  = resetn;
  assign io_sb_decoder_io_input_SBrdata = \gcd_periph.sbDataOutputReg ;
  assign io_sb_decoder_io_input_SBready = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign io_sb_decoder_io_outputs_0_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_0_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_0_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_0_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_0_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_unmapped_fired = \io_sb_decoder.decodeLogic_noHitReg ;
  assign io_uartCMD_txd = \uartCtrl_1.tx._zz_io_txd ;
  assign \rxFifo._zz_io_pop_payload  = 1'h1;
  assign \rxFifo._zz_logic_popPtr_valueNext  = { 3'h0, \rxFifo._zz_logic_popPtr_valueNext_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \rxFifo._zz_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext_1  = \rxFifo._zz_1 ;
  assign \rxFifo.clk  = clk;
  assign \rxFifo.io_flush  = 1'h0;
  assign \rxFifo.io_push_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \rxFifo.io_push_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \rxFifo.logic_popPtr_willClear  = 1'h0;
  assign \rxFifo.logic_popPtr_willIncrement  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_popping  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_pushPtr_willClear  = 1'h0;
  assign \rxFifo.logic_pushPtr_willIncrement  = \rxFifo._zz_1 ;
  assign \rxFifo.logic_pushing  = \rxFifo._zz_1 ;
  assign \rxFifo.resetn  = resetn;
  assign \serParConv.clk  = clk;
  assign \serParConv.io_outData  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \serParConv.io_outputEnable  = 1'h1;
  assign \serParConv.resetn  = resetn;
  assign serParConv_io_outData = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \tic._zz_io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic._zz_tic_wordCounter_valueNext  = { 2'h0, \tic.tic_wordCounter_willIncrement  };
  assign \tic._zz_tic_wordCounter_valueNext_1  = \tic.tic_wordCounter_willIncrement ;
  assign \tic.clk  = clk;
  assign \tic.io_bus_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \tic.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \tic.io_bus_write  = \busMaster.io_ctrl_write ;
  assign \tic.io_resp_busy  = \builder.rbFSM_busyFlag ;
  assign \tic.io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic.io_timeout_pending  = timeout_state;
  assign \tic.resetn  = resetn;
  assign \tic.tic_commandFlag  = { 1'hx, \builder.io_ctrl_respType , \busMaster.io_ctrl_write , 2'hx };
  assign \tic.tic_wantExit  = 1'h0;
  assign \tic.tic_wantKill  = 1'h0;
  assign tic_io_bus_write = \busMaster.io_ctrl_write ;
  assign tic_io_resp_respType = \builder.io_ctrl_respType ;
  assign timeout_counter_willIncrement = 1'h1;
  assign \txFifo._zz_io_pop_payload  = 1'h1;
  assign \txFifo._zz_logic_popPtr_valueNext  = { 3'h0, \txFifo._zz_logic_popPtr_valueNext_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \txFifo._zz_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext_1  = \txFifo._zz_1 ;
  assign \txFifo.clk  = clk;
  assign \txFifo.io_flush  = 1'h0;
  assign \txFifo.io_occupancy [3:0] = \txFifo.logic_ptrDif ;
  assign \txFifo.logic_full  = \txFifo.io_occupancy [4];
  assign \txFifo.logic_popPtr_willClear  = 1'h0;
  assign \txFifo.logic_popPtr_willIncrement  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_popping  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_pushPtr_willClear  = 1'h0;
  assign \txFifo.logic_pushPtr_willIncrement  = \txFifo._zz_1 ;
  assign \txFifo.logic_pushing  = \txFifo._zz_1 ;
  assign \txFifo.resetn  = resetn;
  assign txFifo_io_occupancy = { \txFifo.io_occupancy [4], \txFifo.logic_ptrDif  };
  assign \uartCtrl_1.clk  = clk;
  assign \uartCtrl_1.io_config_clockDivider  = 20'h0000c;
  assign \uartCtrl_1.io_config_frame_dataLength  = 3'h7;
  assign \uartCtrl_1.io_config_frame_parity  = 2'h0;
  assign \uartCtrl_1.io_config_frame_stop  = 1'h0;
  assign \uartCtrl_1.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.io_uart_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_1.io_uart_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.io_writeBreak  = 1'h0;
  assign \uartCtrl_1.resetn  = resetn;
  assign \uartCtrl_1.rx._zz_sampler_value_1  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_2  = 1'h1;
  assign \uartCtrl_1.rx._zz_sampler_value_5  = \uartCtrl_1.rx.sampler_samples_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_6  = 1'h1;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139  = 3'h0;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1  = 1'h0;
  assign \uartCtrl_1.rx.clk  = clk;
  assign \uartCtrl_1.rx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.rx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.rx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.rx.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.rx.io_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.clk  = clk;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn  = io_uartCMD_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_rxd_buffercc.resetn  = resetn;
  assign \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.rx.resetn  = resetn;
  assign \uartCtrl_1.rx.sampler_samples_0  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.sampler_synchroniser  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l103  = \uartCtrl_1.rx.sampler_value ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l113  = 1'h1;
  assign \uartCtrl_1.rx_io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx_io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext  = { 2'h0, \uartCtrl_1.clockDivider_tickReg  };
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93  = 3'h0;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1  = 1'h0;
  assign \uartCtrl_1.tx.clk  = clk;
  assign \uartCtrl_1.tx.clockDivider_counter_willClear  = 1'h0;
  assign \uartCtrl_1.tx.clockDivider_counter_willIncrement  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_break  = 1'h0;
  assign \uartCtrl_1.tx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.tx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.tx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.tx.io_cts  = 1'h0;
  assign \uartCtrl_1.tx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.tx.resetn  = resetn;
  assign \uartCtrl_1.tx.when_UartCtrlTx_l76  = 1'h1;
  assign \uartCtrl_1.tx_io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign uartCtrl_1_io_read_payload = \uartCtrl_1.rx.stateMachine_shifter ;
  assign uartCtrl_1_io_read_valid = \uartCtrl_1.rx.stateMachine_validReg ;
  assign uartCtrl_1_io_uart_txd = \uartCtrl_1.tx._zz_io_txd ;
endmodule
