begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*	$NetBSD: ehcireg.h,v 1.13 2001/11/23 01:16:27 augustss Exp $	*/
end_comment

begin_comment
comment|/*	$FreeBSD$	*/
end_comment

begin_comment
comment|/*  * Copyright (c) 2001 The NetBSD Foundation, Inc.  * All rights reserved.  *  * This code is derived from software contributed to The NetBSD Foundation  * by Lennart Augustsson (lennart@augustsson.net).  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *        This product includes software developed by the NetBSD  *        Foundation, Inc. and its contributors.  * 4. Neither the name of The NetBSD Foundation nor the names of its  *    contributors may be used to endorse or promote products derived  *    from this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * The EHCI 0.96 spec can be found at  * http://developer.intel.com/technology/usb/download/ehci-r096.pdf  * and the USB 2.0 spec at  * http://www.usb.org/developers/data/usb_20.zip  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_DEV_PCI_EHCIREG_H_
end_ifndef

begin_define
define|#
directive|define
name|_DEV_PCI_EHCIREG_H_
end_define

begin_comment
comment|/*** PCI config registers ***/
end_comment

begin_define
define|#
directive|define
name|PCI_CBMEM
value|0x10
end_define

begin_comment
comment|/* configuration base MEM */
end_comment

begin_define
define|#
directive|define
name|PCI_INTERFACE_EHCI
value|0x20
end_define

begin_define
define|#
directive|define
name|PCI_USBREV
value|0x60
end_define

begin_comment
comment|/* RO USB protocol revision */
end_comment

begin_define
define|#
directive|define
name|PCI_USBREV_MASK
value|0xff
end_define

begin_define
define|#
directive|define
name|PCI_USBREV_PRE_1_0
value|0x00
end_define

begin_define
define|#
directive|define
name|PCI_USBREV_1_0
value|0x10
end_define

begin_define
define|#
directive|define
name|PCI_USBREV_1_1
value|0x11
end_define

begin_define
define|#
directive|define
name|PCI_USBREV_2_0
value|0x20
end_define

begin_define
define|#
directive|define
name|PCI_EHCI_FLADJ
value|0x61
end_define

begin_comment
comment|/*RW Frame len adj, SOF=59488+6*fladj */
end_comment

begin_define
define|#
directive|define
name|PCI_EHCI_PORTWAKECAP
value|0x62
end_define

begin_comment
comment|/* RW Port wake caps (opt)  */
end_comment

begin_comment
comment|/* Regs ar EECP + offset */
end_comment

begin_define
define|#
directive|define
name|PCI_EHCI_USBLEGSUP
value|0x00
end_define

begin_define
define|#
directive|define
name|PCI_EHCI_USBLEGCTLSTS
value|0x04
end_define

begin_comment
comment|/*** EHCI capability registers ***/
end_comment

begin_define
define|#
directive|define
name|EHCI_CAPLENGTH
value|0x00
end_define

begin_comment
comment|/*RO Capability register length field */
end_comment

begin_comment
comment|/* reserved			0x01 */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCIVERSION
value|0x02
end_define

begin_comment
comment|/* RO Interface version number */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCSPARAMS
value|0x04
end_define

begin_comment
comment|/* RO Structural parameters */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCS_DEBUGPORT
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 20)& 0xf)
end_define

begin_define
define|#
directive|define
name|EHCI_HCS_P_INCICATOR
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x10000)
end_define

begin_define
define|#
directive|define
name|EHCI_HCS_N_CC
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 12)& 0xf)
end_define

begin_comment
comment|/* # of companion ctlrs */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCS_N_PCC
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 8)& 0xf)
end_define

begin_comment
comment|/* # of ports per comp. */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCS_PPC
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x10)
end_define

begin_comment
comment|/* port power control */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCS_N_PORTS
parameter_list|(
name|x
parameter_list|)
value|((x)& 0xf)
end_define

begin_comment
comment|/* # of ports */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCCPARAMS
value|0x08
end_define

begin_comment
comment|/* RO Capability parameters */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCC_EECP
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 8)& 0xff)
end_define

begin_comment
comment|/* extended ports caps */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCC_IST
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 4)& 0xf)
end_define

begin_comment
comment|/* isoc sched threshold */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCC_ASPC
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x4)
end_define

begin_comment
comment|/* async sched park cap */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCC_PFLF
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x2)
end_define

begin_comment
comment|/* prog frame list flag */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCC_64BIT
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x1)
end_define

begin_comment
comment|/* 64 bit address cap */
end_comment

begin_define
define|#
directive|define
name|EHCI_HCSP_PORTROUTE
value|0x0c
end_define

begin_comment
comment|/*RO Companion port route description */
end_comment

begin_comment
comment|/* EHCI operational registers.  Offset given by EHCI_CAPLENGTH register */
end_comment

begin_define
define|#
directive|define
name|EHCI_USBCMD
value|0x00
end_define

begin_comment
comment|/* RO, RW, WO Command register */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_M
value|0x00ff0000
end_define

begin_comment
comment|/* RW interrupt threshold ctrl */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_1
value|0x00010000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_2
value|0x00020000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_4
value|0x00040000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_8
value|0x00080000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_16
value|0x00100000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_32
value|0x00200000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ITC_64
value|0x00400000
end_define

begin_define
define|#
directive|define
name|EHCI_CMD_ASPME
value|0x00000800
end_define

begin_comment
comment|/* RW/RO async park enable */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_ASPMC
value|0x00000300
end_define

begin_comment
comment|/* RW/RO async park count */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_LHCR
value|0x00000080
end_define

begin_comment
comment|/* RW light host ctrl reset */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_IAAD
value|0x00000040
end_define

begin_comment
comment|/* RW intr on async adv door bell */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_ASE
value|0x00000020
end_define

begin_comment
comment|/* RW async sched enable */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_PSE
value|0x00000010
end_define

begin_comment
comment|/* RW periodic sched enable */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_FLS_M
value|0x0000000c
end_define

begin_comment
comment|/* RW/RO frame list size */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_FLS
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 2)& 3)
end_define

begin_comment
comment|/* RW/RO frame list size */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_HCRESET
value|0x00000002
end_define

begin_comment
comment|/* RW reset */
end_comment

begin_define
define|#
directive|define
name|EHCI_CMD_RS
value|0x00000001
end_define

begin_comment
comment|/* RW run/stop */
end_comment

begin_define
define|#
directive|define
name|EHCI_USBSTS
value|0x04
end_define

begin_comment
comment|/* RO, RW, RWC Status register */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_ASS
value|0x00008000
end_define

begin_comment
comment|/* RO async sched status */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_PSS
value|0x00004000
end_define

begin_comment
comment|/* RO periodic sched status */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_REC
value|0x00002000
end_define

begin_comment
comment|/* RO reclamation */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_HCH
value|0x00001000
end_define

begin_comment
comment|/* RO host controller halted */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_IAA
value|0x00000020
end_define

begin_comment
comment|/* RWC interrupt on async adv */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_HSE
value|0x00000010
end_define

begin_comment
comment|/* RWC host system error */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_FLR
value|0x00000008
end_define

begin_comment
comment|/* RWC frame list rollover */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_PCD
value|0x00000004
end_define

begin_comment
comment|/* RWC port change detect */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_ERRINT
value|0x00000002
end_define

begin_comment
comment|/* RWC error interrupt */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_INT
value|0x00000001
end_define

begin_comment
comment|/* RWC interrupt */
end_comment

begin_define
define|#
directive|define
name|EHCI_STS_INTRS
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x3f)
end_define

begin_define
define|#
directive|define
name|EHCI_NORMAL_INTRS
value|(EHCI_STS_IAA | EHCI_STS_HSE | EHCI_STS_PCD | EHCI_STS_ERRINT | EHCI_STS_INT)
end_define

begin_define
define|#
directive|define
name|EHCI_USBINTR
value|0x08
end_define

begin_comment
comment|/* RW Interrupt register */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_IAAE
value|0x00000020
end_define

begin_comment
comment|/* interrupt on async advance ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_HSEE
value|0x00000010
end_define

begin_comment
comment|/* host system error ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_FLRE
value|0x00000008
end_define

begin_comment
comment|/* frame list rollover ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_PCIE
value|0x00000004
end_define

begin_comment
comment|/* port change ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_UEIE
value|0x00000002
end_define

begin_comment
comment|/* USB error intr ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_INTR_UIE
value|0x00000001
end_define

begin_comment
comment|/* USB intr ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_FRINDEX
value|0x0c
end_define

begin_comment
comment|/* RW Frame Index register */
end_comment

begin_define
define|#
directive|define
name|EHCI_CTRLDSSEGMENT
value|0x10
end_define

begin_comment
comment|/* RW Control Data Structure Segment */
end_comment

begin_define
define|#
directive|define
name|EHCI_PERIODICLISTBASE
value|0x14
end_define

begin_comment
comment|/* RW Periodic List Base */
end_comment

begin_define
define|#
directive|define
name|EHCI_ASYNCLISTADDR
value|0x18
end_define

begin_comment
comment|/* RW Async List Base */
end_comment

begin_define
define|#
directive|define
name|EHCI_CONFIGFLAG
value|0x40
end_define

begin_comment
comment|/* RW Configure Flag register */
end_comment

begin_define
define|#
directive|define
name|EHCI_CONF_CF
value|0x00000001
end_define

begin_comment
comment|/* RW configure flag */
end_comment

begin_define
define|#
directive|define
name|EHCI_PORTSC
parameter_list|(
name|n
parameter_list|)
value|(0x40+4*(n))
end_define

begin_comment
comment|/* RO, RW, RWC Port Status reg */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_WKOC_E
value|0x00400000
end_define

begin_comment
comment|/* RW wake on over current ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_WKDSCNNT_E
value|0x00200000
end_define

begin_comment
comment|/* RW wake on disconnect ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_WKCNNT_E
value|0x00100000
end_define

begin_comment
comment|/* RW wake on connect ena */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PTC
value|0x000f0000
end_define

begin_comment
comment|/* RW port test control */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PIC
value|0x0000c000
end_define

begin_comment
comment|/* RW port indicator control */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PO
value|0x00002000
end_define

begin_comment
comment|/* RW port owner */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PP
value|0x00001000
end_define

begin_comment
comment|/* RW,RO port power */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_LS
value|0x00000c00
end_define

begin_comment
comment|/* RO line status */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_IS_LOWSPEED
parameter_list|(
name|x
parameter_list|)
value|(((x)& EHCI_PS_LS) == 0x00000400)
end_define

begin_define
define|#
directive|define
name|EHCI_PS_PR
value|0x00000100
end_define

begin_comment
comment|/* RW port reset */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_SUSP
value|0x00000080
end_define

begin_comment
comment|/* RW suspend */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_FPR
value|0x00000040
end_define

begin_comment
comment|/* RW force port resume */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_OCC
value|0x00000020
end_define

begin_comment
comment|/* RWC over current change */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_OCA
value|0x00000010
end_define

begin_comment
comment|/* RO over current active */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PEC
value|0x00000008
end_define

begin_comment
comment|/* RWC port enable change */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_PE
value|0x00000004
end_define

begin_comment
comment|/* RW port enable */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_CSC
value|0x00000002
end_define

begin_comment
comment|/* RWC connect status change */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_CS
value|0x00000001
end_define

begin_comment
comment|/* RO connect status */
end_comment

begin_define
define|#
directive|define
name|EHCI_PS_CLEAR
value|(EHCI_PS_OCC|EHCI_PS_PEC|EHCI_PS_CSC)
end_define

begin_define
define|#
directive|define
name|EHCI_PORT_RESET_COMPLETE
value|2
end_define

begin_comment
comment|/* ms */
end_comment

begin_define
define|#
directive|define
name|EHCI_FLALIGN_ALIGN
value|0x1000
end_define

begin_comment
comment|/* No data structure may cross a page boundary. */
end_comment

begin_define
define|#
directive|define
name|EHCI_PAGE_SIZE
value|0x1000
end_define

begin_define
define|#
directive|define
name|EHCI_PAGE
parameter_list|(
name|x
parameter_list|)
value|((x)&~ 0xfff)
end_define

begin_define
define|#
directive|define
name|EHCI_PAGE_OFFSET
parameter_list|(
name|x
parameter_list|)
value|((x)& 0xfff)
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__FreeBSD__
argument_list|)
end_if

begin_define
define|#
directive|define
name|EHCI_PAGE_MASK
parameter_list|(
name|x
parameter_list|)
value|((x)& 0xfff)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_typedef
typedef|typedef
name|u_int32_t
name|ehci_link_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_LINK_TERMINATE
value|0x00000001
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_TYPE
parameter_list|(
name|x
parameter_list|)
value|((x)& 0x00000006)
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_ITD
value|0x0
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_QH
value|0x2
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_SITD
value|0x4
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_FSTN
value|0x6
end_define

begin_define
define|#
directive|define
name|EHCI_LINK_ADDR
parameter_list|(
name|x
parameter_list|)
value|((x)&~ 0x1f)
end_define

begin_typedef
typedef|typedef
name|u_int32_t
name|ehci_physaddr_t
typedef|;
end_typedef

begin_comment
comment|/* Isochronous Transfer Descriptor */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|ehci_link_t
name|itd_next
decl_stmt|;
comment|/* XXX many more */
block|}
name|ehci_itd_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_ITD_ALIGN
value|32
end_define

begin_comment
comment|/* Split Transaction Isochronous Transfer Descriptor */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|ehci_link_t
name|sitd_next
decl_stmt|;
comment|/* XXX many more */
block|}
name|ehci_sitd_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_SITD_ALIGN
value|32
end_define

begin_comment
comment|/* Queue Element Transfer Descriptor */
end_comment

begin_define
define|#
directive|define
name|EHCI_QTD_NBUFFERS
value|5
end_define

begin_typedef
typedef|typedef
struct|struct
block|{
name|ehci_link_t
name|qtd_next
decl_stmt|;
name|ehci_link_t
name|qtd_altnext
decl_stmt|;
name|u_int32_t
name|qtd_status
decl_stmt|;
define|#
directive|define
name|EHCI_QTD_GET_STATUS
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  0)& 0xff)
define|#
directive|define
name|EHCI_QTD_ACTIVE
value|0x80
define|#
directive|define
name|EHCI_QTD_HALTED
value|0x40
define|#
directive|define
name|EHCI_QTD_BUFERR
value|0x20
define|#
directive|define
name|EHCI_QTD_BABBLE
value|0x10
define|#
directive|define
name|EHCI_QTD_XACTERR
value|0x08
define|#
directive|define
name|EHCI_QTD_MISSEDMICRO
value|0x04
define|#
directive|define
name|EHCI_QTD_SPLITXSTATE
value|0x02
define|#
directive|define
name|EHCI_QTD_PINGSTATE
value|0x01
define|#
directive|define
name|EHCI_QTD_STATERRS
value|0x7c
define|#
directive|define
name|EHCI_QTD_GET_PID
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  8)& 0x3)
define|#
directive|define
name|EHCI_QTD_SET_PID
parameter_list|(
name|x
parameter_list|)
value|((x)<<  8)
define|#
directive|define
name|EHCI_QTD_PID_OUT
value|0x0
define|#
directive|define
name|EHCI_QTD_PID_IN
value|0x1
define|#
directive|define
name|EHCI_QTD_PID_SETUP
value|0x2
define|#
directive|define
name|EHCI_QTD_GET_CERR
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 10)&  0x3)
define|#
directive|define
name|EHCI_QTD_SET_CERR
parameter_list|(
name|x
parameter_list|)
value|((x)<< 10)
define|#
directive|define
name|EHCI_QTD_GET_C_PAGE
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 12)&  0x7)
define|#
directive|define
name|EHCI_QTD_SET_C_PAGE
parameter_list|(
name|x
parameter_list|)
value|((x)<< 12)
define|#
directive|define
name|EHCI_QTD_GET_IOC
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 15)&  0x1)
define|#
directive|define
name|EHCI_QTD_IOC
value|0x00008000
define|#
directive|define
name|EHCI_QTD_GET_BYTES
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 16)&  0x7fff)
define|#
directive|define
name|EHCI_QTD_SET_BYTES
parameter_list|(
name|x
parameter_list|)
value|((x)<< 16)
define|#
directive|define
name|EHCI_QTD_GET_TOGGLE
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 31)&  0x1)
define|#
directive|define
name|EHCI_QTD_TOGGLE
value|0x80000000
name|ehci_physaddr_t
name|qtd_buffer
index|[
name|EHCI_QTD_NBUFFERS
index|]
decl_stmt|;
name|ehci_physaddr_t
name|qtd_buffer_hi
index|[
name|EHCI_QTD_NBUFFERS
index|]
decl_stmt|;
block|}
name|ehci_qtd_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_QTD_ALIGN
value|32
end_define

begin_comment
comment|/* Queue Head */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|ehci_link_t
name|qh_link
decl_stmt|;
name|u_int32_t
name|qh_endp
decl_stmt|;
define|#
directive|define
name|EHCI_QH_GET_ADDR
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  0)& 0x7f)
comment|/* endpoint addr */
define|#
directive|define
name|EHCI_QH_SET_ADDR
parameter_list|(
name|x
parameter_list|)
value|(x)
define|#
directive|define
name|EHCI_QH_ADDRMASK
value|0x0000007f
define|#
directive|define
name|EHCI_QH_GET_INACT
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  7)& 0x01)
comment|/* inactivate on next */
define|#
directive|define
name|EHCI_QH_INACT
value|0x00000080
define|#
directive|define
name|EHCI_QH_GET_ENDPT
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  8)& 0x0f)
comment|/* endpoint no */
define|#
directive|define
name|EHCI_QH_SET_ENDPT
parameter_list|(
name|x
parameter_list|)
value|((x)<<  8)
define|#
directive|define
name|EHCI_QH_GET_EPS
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 12)& 0x03)
comment|/* endpoint speed */
define|#
directive|define
name|EHCI_QH_SET_EPS
parameter_list|(
name|x
parameter_list|)
value|((x)<< 12)
define|#
directive|define
name|EHCI_QH_SPEED_FULL
value|0x0
define|#
directive|define
name|EHCI_QH_SPEED_LOW
value|0x1
define|#
directive|define
name|EHCI_QH_SPEED_HIGH
value|0x2
define|#
directive|define
name|EHCI_QH_GET_DTC
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 14)& 0x01)
comment|/* data toggle control */
define|#
directive|define
name|EHCI_QH_DTC
value|0x00004000
define|#
directive|define
name|EHCI_QH_GET_HRECL
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 15)& 0x01)
comment|/* head of reclamation */
define|#
directive|define
name|EHCI_QH_HRECL
value|0x00008000
define|#
directive|define
name|EHCI_QH_GET_MPL
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 16)& 0x7ff)
comment|/* max packet len */
define|#
directive|define
name|EHCI_QH_SET_MPL
parameter_list|(
name|x
parameter_list|)
value|((x)<< 16)
define|#
directive|define
name|EHCI_QG_MPLMASK
value|0x07ff0000
define|#
directive|define
name|EHCI_QH_GET_CTL
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 26)& 0x01)
comment|/* control endpoint */
define|#
directive|define
name|EHCI_QH_CTL
value|0x08000000
define|#
directive|define
name|EHCI_QH_GET_NRL
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 28)& 0x0f)
comment|/* NAK reload */
define|#
directive|define
name|EHCI_QH_SET_NRL
parameter_list|(
name|x
parameter_list|)
value|((x)<< 28)
name|u_int32_t
name|qh_endphub
decl_stmt|;
define|#
directive|define
name|EHCI_QH_GET_SMASK
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  0)& 0xff)
comment|/* intr sched mask */
define|#
directive|define
name|EHCI_QH_SET_SMASK
parameter_list|(
name|x
parameter_list|)
value|((x)<<  0)
define|#
directive|define
name|EHCI_QH_GET_CMASK
parameter_list|(
name|x
parameter_list|)
value|(((x)>>  8)& 0xff)
comment|/* split completion mask */
define|#
directive|define
name|EHCI_QH_SET_CMASK
parameter_list|(
name|x
parameter_list|)
value|((x)<<  8)
define|#
directive|define
name|EHCI_QH_GET_HUBA
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 16)& 0x7f)
comment|/* hub address */
define|#
directive|define
name|EHCI_QH_SET_HUBA
parameter_list|(
name|x
parameter_list|)
value|((x)<< 16)
define|#
directive|define
name|EHCI_QH_GET_PORT
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 23)& 0x7f)
comment|/* hub port */
define|#
directive|define
name|EHCI_QH_SET_PORT
parameter_list|(
name|x
parameter_list|)
value|((x)<< 23)
define|#
directive|define
name|EHCI_QH_GET_MULT
parameter_list|(
name|x
parameter_list|)
value|(((x)>> 30)& 0x03)
comment|/* pipe multiplier */
define|#
directive|define
name|EHCI_QH_SET_MULT
parameter_list|(
name|x
parameter_list|)
value|((x)<< 30)
name|ehci_link_t
name|qh_curqtd
decl_stmt|;
name|ehci_qtd_t
name|qh_qtd
decl_stmt|;
block|}
name|ehci_qh_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_QH_ALIGN
value|32
end_define

begin_comment
comment|/* Periodic Frame Span Traversal Node */
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|ehci_link_t
name|fstn_link
decl_stmt|;
name|ehci_link_t
name|fstn_back
decl_stmt|;
block|}
name|ehci_fstn_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|EHCI_FSTN_ALIGN
value|32
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _DEV_PCI_EHCIREG_H_ */
end_comment

end_unit

