// Seed: 1904377466
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  id_5(
      !id_0, id_1, 1
  );
  wire id_6;
endmodule
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    output wor id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    output tri id_13,
    input supply1 module_1,
    output wire id_15,
    input wire id_16,
    input supply0 id_17,
    output supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output tri id_23,
    input wor id_24,
    output tri1 id_25
    , id_28,
    output tri id_26
);
  assign id_12 = id_11;
  assign id_12 = ~1;
  module_0 modCall_1 (
      id_21,
      id_11
  );
  assign modCall_1.type_8 = 0;
  id_29 :
  assert property (@(posedge 1) id_24)
  else $display(1);
  wire id_30;
endmodule
