This is the FPGA repository of the Pars Board Project. The FPGA designs will be handled in this repository for version control

Here is the directory sctructure for this project

- hdl : will contain the rtl source codes 
- sim : will contain the rtl required for simulations
- doc : will contain the documentation and sketches of the design ideas
- c : will contain any developed c source code in stand alone mode and then later also any driver for the linux operating system
- vivado : will contain all of the vivado projects - the packed ip project will also be hosed inside this folder
- linux : will contain any file related to bring up of linux on parallela 
- tcl : main tcl files for creating vivado projects , setting constraints will be placed here
- output : this is the output files of the project. 

- last update : M.S.S..

