<html><body><samp><pre>
<!@TC:1543569134>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: DESKTOP-GLP2QA4

#Implementation: zadanie_statemachine

<a name=compilerReport1>$ Start of Compile</a>
#Fri Nov 30 10:12:14 2018

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1543569134> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1543569134> | Setting time resolution to ns
@N: : <a href="D:\isplever projects\zadanie_statemachine\machina.vhd:6:7:6:20:@N::@XP_MSG">machina.vhd(6)</a><!@TM:1543569134> | Top entity is set to stateMachine1.
File D:\isplever projects\zadanie_statemachine\machina.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="D:\isplever projects\zadanie_statemachine\clk_prescaler.vhd:27:18:27:26:@W:CD266:@XP_MSG">clk_prescaler.vhd(27)</a><!@TM:1543569134> | clk_slow is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File D:\isplever projects\zadanie_statemachine\machina.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\isplever projects\zadanie_statemachine\machina.vhd:6:7:6:20:@N:CD630:@XP_MSG">machina.vhd(6)</a><!@TM:1543569134> | Synthesizing work.statemachine1.sequential 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="D:\isplever projects\zadanie_statemachine\machina.vhd:19:11:19:13:@N:CD233:@XP_MSG">machina.vhd(19)</a><!@TM:1543569134> | Using sequential encoding for type state
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\isplever projects\zadanie_statemachine\clk_prescaler.vhd:6:7:6:20:@N:CD630:@XP_MSG">clk_prescaler.vhd(6)</a><!@TM:1543569134> | Synthesizing work.clk_prescaler.prescaler 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\isplever projects\zadanie_statemachine\clk_prescaler.vhd:16:7:16:24:@W:CD638:@XP_MSG">clk_prescaler.vhd(16)</a><!@TM:1543569134> | Signal s_activeprescaler is undriven </font>
Post processing for work.clk_prescaler.prescaler
Post processing for work.statemachine1.sequential
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\isplever projects\zadanie_statemachine\machina.vhd:38:1:38:3:@N:CL201:@XP_MSG">machina.vhd(38)</a><!@TM:1543569134> | Trying to extract state machine for register currState
Extracted state machine for register currState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\isplever projects\zadanie_statemachine\machina.vhd:10:1:10:6:@W:CL246:@XP_MSG">machina.vhd(10)</a><!@TM:1543569134> | Input port bits 7 to 3 of i_btn(7 downto 0) are unused </font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 30 10:12:14 2018

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1543569135> | Running in 64-bit mode 
File D:\isplever projects\zadanie_statemachine\synwork\stateMachine1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 30 10:12:15 2018

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1543569136> | Running in 64-bit mode. 
Encoding state machine currState[0:2] (view:work.stateMachine1(sequential))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="d:\isplever projects\zadanie_statemachine\clk_prescaler.vhd:24:0:24:2:@N::@XP_MSG">clk_prescaler.vhd(24)</a><!@TM:1543569136> | Found counter in view:work.clk_prescaler(prescaler) inst counter[6:0]
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFF             16 uses
IBUF            9 uses
OBUF            3 uses
BUFTH           8 uses
AND2            55 uses
INV             33 uses
XOR2            9 uses
OR2             2 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1543569136> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 30 10:12:16 2018

###########################################################]

</pre></samp></body></html>
