v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 1620 -1280 2420 -880 {flags=graph
y1=-1.5e-11
y2=1.1e-11
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=1.5
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
linewidth_mult=4
color=4
node=i(vout_hv_wo_dummy)}
B 2 1620 -1720 2420 -1320 {flags=graph
y1=-1.5e-11
y2=1.1e-11
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=1.5
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=i(vout_hv_w_dummy)
color=4
dataset=-1
unitx=1
logx=0
logy=0
linewidth_mult=4}
B 2 2460 -1720 3260 -1320 {flags=graph
y1=-1.3e-10
y2=2.2e-10
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=1.5
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=i(vout_lv_w_dummy)
color=7
dataset=-1
unitx=1
logx=0
logy=0
linewidth_mult=4}
B 2 2460 -1280 3260 -880 {flags=graph
y1=-9.3e-11
y2=8e-11
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=1.5
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0
linewidth_mult=4
color=7
node=i(vout_lv_wo_dummy)}
T {Testbench for Ileak analysis - Parameterizable Transmission Gate} 840 -2320 0 0 1 1 {}
T {TG is OFF!} 1130 -990 0 0 0.5 0.5 {}
T {TG is OFF!} 1130 -1710 0 0 0.5 0.5 {}
N 940 -700 940 -660 {
lab=GND}
N 940 -800 940 -760 {
lab=vin_tg}
N 1280 -800 1280 -760 {
lab=vout_tg_lv_wo_dummy_off}
N 1280 -700 1280 -660 {
lab=GND}
N 940 -800 1020 -800 {
lab=vin_tg}
N 1080 -920 1080 -840 {
lab=VDD}
N 1100 -900 1120 -900 {
lab=GND}
N 1100 -900 1100 -840 {
lab=GND}
N 1280 -800 1320 -800 {
lab=vout_tg_lv_wo_dummy_off}
N 1100 -680 1120 -680 {
lab=VDD}
N 1120 -900 1120 -890 {
lab=GND}
N 1120 -690 1120 -680 {
lab=VDD}
N 1100 -760 1100 -680 {
lab=VDD}
N 1080 -760 1080 -660 {
lab=GND}
N 760 -700 760 -660 {
lab=GND}
N 760 -800 760 -760 {
lab=VDD}
N 1180 -800 1280 -800 {
lab=vout_tg_lv_wo_dummy_off}
N 900 -800 940 -800 {
lab=vin_tg}
N 1080 -1280 1080 -1200 {
lab=VDD}
N 1100 -1260 1120 -1260 {
lab=GND}
N 1100 -1260 1100 -1200 {
lab=GND}
N 1100 -1040 1120 -1040 {
lab=VDD}
N 1120 -1260 1120 -1250 {
lab=GND}
N 1120 -1050 1120 -1040 {
lab=VDD}
N 1100 -1120 1100 -1040 {
lab=VDD}
N 1080 -1120 1080 -1020 {
lab=GND}
N 940 -1160 940 -800 {lab=vin_tg}
N 940 -1160 1020 -1160 {lab=vin_tg}
N 1280 -1160 1320 -1160 {lab=vout_tg_lv_w_dummy_off}
N 1280 -1160 1280 -1120 {
lab=vout_tg_lv_w_dummy_off}
N 1280 -1060 1280 -1020 {
lab=GND}
N 1180 -1160 1280 -1160 {lab=vout_tg_lv_w_dummy_off}
N 1280 -1520 1280 -1480 {
lab=vout_tg_hv_wo_dummy_off}
N 1280 -1420 1280 -1380 {
lab=GND}
N 1080 -1640 1080 -1560 {
lab=VDD}
N 1100 -1620 1120 -1620 {
lab=GND}
N 1100 -1620 1100 -1560 {
lab=GND}
N 1280 -1520 1320 -1520 {
lab=vout_tg_hv_wo_dummy_off}
N 1100 -1400 1120 -1400 {
lab=VDD}
N 1120 -1620 1120 -1610 {
lab=GND}
N 1120 -1410 1120 -1400 {
lab=VDD}
N 1100 -1480 1100 -1400 {
lab=VDD}
N 1080 -1480 1080 -1380 {
lab=GND}
N 1180 -1520 1280 -1520 {
lab=vout_tg_hv_wo_dummy_off}
N 1080 -2000 1080 -1920 {
lab=VDD}
N 1100 -1980 1120 -1980 {
lab=GND}
N 1100 -1980 1100 -1920 {
lab=GND}
N 1100 -1760 1120 -1760 {
lab=VDD}
N 1120 -1980 1120 -1970 {
lab=GND}
N 1120 -1770 1120 -1760 {
lab=VDD}
N 1100 -1840 1100 -1760 {
lab=VDD}
N 1080 -1840 1080 -1740 {
lab=GND}
N 1280 -1880 1320 -1880 {lab=vout_tg_hv_w_dummy_off}
N 1280 -1880 1280 -1840 {
lab=vout_tg_hv_w_dummy_off}
N 1280 -1780 1280 -1740 {
lab=GND}
N 1180 -1880 1280 -1880 {lab=vout_tg_hv_w_dummy_off}
N 940 -1520 940 -1160 {lab=vin_tg}
N 940 -1880 1020 -1880 {lab=vin_tg}
N 940 -1520 1020 -1520 {lab=vin_tg}
N 940 -1880 940 -1520 {lab=vin_tg}
C {devices/lab_wire.sym} 1320 -800 0 1 {name=p1 sig_type=std_logic lab=vout_tg_lv_wo_dummy_off}
C {devices/vsource.sym} 760 -730 0 0 {name=VDD value="1.5"}
C {devices/gnd.sym} 760 -660 0 0 {name=l6 lab=GND}
C {devices/vdd.sym} 760 -800 0 0 {name=l8 lab=VDD}
C {devices/vsource.sym} 940 -730 0 0 {name=vin value=0.75
}
C {devices/gnd.sym} 1080 -660 0 0 {name=l2 lab=GND}
C {devices/vdd.sym} 1080 -920 0 0 {name=l4 lab=VDD}
C {devices/lab_wire.sym} 900 -800 0 0 {name=p2 sig_type=std_logic lab=vin_tg}
C {devices/gnd.sym} 940 -660 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} 1280 -730 0 0 {name=vout_lv_wo_dummy value=0.75
}
C {devices/gnd.sym} 1120 -890 0 0 {name=l5 lab=GND}
C {devices/vdd.sym} 1120 -690 0 0 {name=l9 lab=VDD}
C {devices/gnd.sym} 1280 -660 0 0 {name=l3 lab=GND}
C {devices/code_shown.sym} 120 -1870 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value="
.lib cornerMOShv.lib mos_tt
.lib cornerMOSlv.lib mos_tt
.lib cornerRES.lib res_typ
"}
C {code_shown.sym} 120 -1610 0 0 {name=NGSPICE
only_toplevel=true
value="
.param temp=27
.param W_N=1u
.param L_N=0.5u
.param W_P=1u
.param L_P=0.5u
.options savecurrents
.control

save all

* Operating Point Analysis
op
remzerovec
write transmission_gate_tb_dc_Ileak.raw
set appendwrite
* =======================================

* DC Sweep Analysis LV with Dummy
dc vin 0 1.5 10m vout_lv_w_dummy 0 1.5 0.75
write transmission_gate_tb_dc_Ileak.raw
set appendwrite

* Off-Leakage Current
let Ileak_lv_w_dummy = i(vout_lv_w_dummy)
plot Ileak_lv_w_dummy
* =======================================

* DC Sweep Analysis HV with Dummy
dc vin 0 1.5 10m vout_hv_w_dummy 0 1.5 0.75
write transmission_gate_tb_dc_Ileak.raw
set appendwrite

* Off-Leakage Current
let Ileak_hv_w_dummy = i(vout_hv_w_dummy)
plot Ileak_hv_w_dummy
* =======================================

* DC Sweep Analysis LV without Dummy
dc vin 0 1.5 10m vout_lv_wo_dummy 0 1.5 0.75
write transmission_gate_tb_dc_Ileak.raw
set appendwrite

* Off-Leakage Current
let Ileak_lv_wo_dummy = i(vout_lv_wo_dummy)
plot Ileak_lv_wo_dummy
* =======================================

* DC Sweep Analysis HV without Dummy
dc vin 0 1.5 10m vout_hv_wo_dummy 0 1.5 0.75
write transmission_gate_tb_dc_Ileak.raw

* Off-Leakage Current
let Ileak_hv_wo_dummy = i(vout_hv_wo_dummy)
plot Ileak_hv_wo_dummy
* =======================================

* Writing Data
set wr_singlescale
set wr_vecnames
let Ileak_lv_w_dummy = dc1.Ileak_lv_w_dummy
let Ileak_hv_w_dummy = dc2.Ileak_hv_w_dummy
let Ileak_lv_wo_dummy = dc3.Ileak_lv_wo_dummy
let Ileak_hv_wo_dummy = dc4.Ileak_hv_wo_dummy
wrdata /foss/designs/SG13G2_ATBS-ADC-main/python/plot_simulations/data/transmission_gate_tb_dc_Ileak.txt v(Ileak_lv_w_dummy) v(Ileak_hv_w_dummy) v(Ileak_lv_wo_dummy) v(Ileak_hv_wo_dummy)
* =======================================

*quit
.endc"}
C {devices/launcher.sym} 1680 -1890 0 0 {name=h2
descr="Simulate" 
tclcommand="xschem save; xschem netlist; xschem simulate"
}
C {devices/launcher.sym} 1680 -1770 0 0 {name=h1
descr="Load waves" 
tclcommand="xschem raw_read $netlist_dir/transmission_gate_tb_dc_Ileak.raw dc"
}
C {devices/launcher.sym} 1680 -1830 0 0 {name=h3
descr="Annotate OP" 
tclcommand="set show_hidden_texts 1; xschem annotate_op"
}
C {devices/gnd.sym} 1080 -1020 0 0 {name=l10 lab=GND}
C {devices/vdd.sym} 1080 -1280 0 0 {name=l11 lab=VDD}
C {devices/gnd.sym} 1120 -1250 0 0 {name=l13 lab=GND}
C {devices/vdd.sym} 1120 -1050 0 0 {name=l14 lab=VDD}
C {devices/lab_wire.sym} 1320 -1160 0 1 {name=p3 sig_type=std_logic lab=vout_tg_lv_w_dummy_off}
C {devices/vsource.sym} 1280 -1090 0 0 {name=vout_lv_w_dummy value=0.75
}
C {devices/gnd.sym} 1280 -1020 0 0 {name=l12 lab=GND}
C {devices/lab_wire.sym} 1320 -1520 0 1 {name=p4 sig_type=std_logic lab=vout_tg_hv_wo_dummy_off}
C {devices/gnd.sym} 1080 -1380 0 0 {name=l15 lab=GND}
C {devices/vdd.sym} 1080 -1640 0 0 {name=l16 lab=VDD}
C {devices/vsource.sym} 1280 -1450 0 0 {name=vout_hv_wo_dummy value=0.75
}
C {devices/gnd.sym} 1120 -1610 0 0 {name=l17 lab=GND}
C {devices/vdd.sym} 1120 -1410 0 0 {name=l18 lab=VDD}
C {devices/gnd.sym} 1280 -1380 0 0 {name=l19 lab=GND}
C {devices/gnd.sym} 1080 -1740 0 0 {name=l20 lab=GND}
C {devices/vdd.sym} 1080 -2000 0 0 {name=l21 lab=VDD}
C {devices/gnd.sym} 1120 -1970 0 0 {name=l22 lab=GND}
C {devices/vdd.sym} 1120 -1770 0 0 {name=l23 lab=VDD}
C {devices/lab_wire.sym} 1320 -1880 0 1 {name=p5 sig_type=std_logic lab=vout_tg_hv_w_dummy_off}
C {devices/vsource.sym} 1280 -1810 0 0 {name=vout_hv_w_dummy value=0.75
}
C {devices/gnd.sym} 1280 -1740 0 0 {name=l24 lab=GND}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 1100 -800 0 0 {name=x1 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
C {transmission_gate/transmission_gate_lv_w_dummy.sym} 1100 -1160 0 0 {name=x2 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\} W_P_D=\{W_P\}/2 L_P_D=\{L_N\} W_N_D=\{W_N\}/2 L_N_D=\{L_N\}}
C {transmission_gate/transmission_gate_hv_wo_dummy.sym} 1100 -1520 0 0 {name=x3 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\}}
C {transmission_gate/transmission_gate_hv_w_dummy.sym} 1100 -1880 0 0 {name=x4 W_P=\{W_P\} L_P=\{L_P\} W_N=\{W_N\} L_N=\{L_N\} W_P_D=\{W_P\}/2 L_P_D=\{L_N\} W_N_D=\{W_N\}/2 L_N_D=\{L_N\}}
C {title-2.sym} 0 0 0 0 {name=l7 author="Simon Dorrer" rev=1.0 lock=true}
