Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TYPE_LEARNER_SCH.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TYPE_LEARNER_SCH.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TYPE_LEARNER_SCH"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TYPE_LEARNER_SCH
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/PS2_RX.vhd" in Library work.
Architecture behavioral of Entity ps2_rx is up to date.
Compiling vhdl file "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/VGA_Colour_Changer.vhd" in Library work.
Architecture behavioral of Entity vga_colour_changer is up to date.
Compiling vhdl file "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" in Library work.
Architecture rtl of Entity fsm_string is up to date.
Compiling vhdl file "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/TYPE_LEARNER_SCH.vhf" in Library work.
Entity <type_learner_sch> compiled.
Entity <type_learner_sch> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TYPE_LEARNER_SCH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PS2_RX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_Colour_Changer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_String> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TYPE_LEARNER_SCH> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/TYPE_LEARNER_SCH.vhf" line 141: Unconnected output port 'Busy' of component 'VGAtxt48x20'.
WARNING:Xst:2211 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/TYPE_LEARNER_SCH.vhf" line 141: Instantiating black box module <VGAtxt48x20>.
Entity <TYPE_LEARNER_SCH> analyzed. Unit <TYPE_LEARNER_SCH> generated.

Analyzing Entity <PS2_RX> in library <work> (Architecture <behavioral>).
Entity <PS2_RX> analyzed. Unit <PS2_RX> generated.

Analyzing Entity <VGA_Colour_Changer> in library <work> (Architecture <behavioral>).
Entity <VGA_Colour_Changer> analyzed. Unit <VGA_Colour_Changer> generated.

Analyzing Entity <FSM_String> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 80: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 80: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 80: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 90: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <which_str>, <sentence_str_1>, <sentence_str_2>, <sentence_str_3>
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 119: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 121: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 123: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sentence_str_3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd" line 129: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <FSM_String> analyzed. Unit <FSM_String> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PS2_RX>.
    Related source file is "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/PS2_RX.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <allow_new_data_bit>.
    Found 4-bit up counter for signal <mod11_counter>.
    Found 11-bit register for signal <shift_register_data>.
    Found 1-bit xor8 for signal <validate_parity$xor0000> created at line 53.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <PS2_RX> synthesized.


Synthesizing Unit <VGA_Colour_Changer>.
    Related source file is "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/VGA_Colour_Changer.vhd".
    Register <VGA_G> equivalent to <VGA_B> has been removed
    Found 1-bit register for signal <VGA_B>.
    Found 1-bit register for signal <VGA_R>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <VGA_Colour_Changer> synthesized.


Synthesizing Unit <FSM_String>.
    Related source file is "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/FSM_String.vhd".
WARNING:Xst:1781 - Signal <sentence_str_3> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sentence_str_2> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sentence_str_1> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 803                                            |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <VGA_DI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 29x8-bit ROM for signal <$varindex0002> created at line 90.
    Found 23x8-bit ROM for signal <$varindex0001> created at line 90.
    Found 30x8-bit ROM for signal <$varindex0000> created at line 90.
    Found 1-bit register for signal <VGA_COLOUR_MODE>.
    Found 6-bit up counter for signal <current_str_idx>.
    Found 8-bit register for signal <scn_code_to_ascii>.
    Found 8-bit comparator equal for signal <state$cmp_eq0003> created at line 90.
    Found 8-bit comparator equal for signal <state$cmp_eq0004> created at line 90.
    Found 8-bit comparator equal for signal <state$cmp_eq0005> created at line 90.
    Found 2-bit up counter for signal <which_str>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <FSM_String> synthesized.


Synthesizing Unit <TYPE_LEARNER_SCH>.
    Related source file is "D:/mrfarinq/Projects/Xilinx/projects/zaliczenie/uciswowe_gowno/TYPE_LEARNER_SCH.vhf".
WARNING:Xst:653 - Signal <XLXI_15_ScrollEn_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_ScrollClear_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_Goto00_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <TYPE_LEARNER_SCH> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 23x8-bit ROM                                          : 1
 29x8-bit ROM                                          : 1
 30x8-bit ROM                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 17
 1-bit register                                        : 16
 8-bit register                                        : 1
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 3
 8-bit comparator equal                                : 3
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_10/state/FSM> on signal <state[1:3]> with gray encoding.
------------------------------------------
 State                        | Encoding
------------------------------------------
 s_reset                      | 000
 s_loop_writing_pattern_chars | 011
 s_write_pattern_char         | 001
 s_new_line                   | 010
 s_end                        | 101
 s_before_write_typed_char    | 110
 s_write_typed_char           | 111
 s_error                      | 100
------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_8/state/FSM> on signal <state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 check_valid | 01
 ps2_word_ok | 10
-------------------------
Reading core <VGAtxt48x20.ngc>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_15>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <scn_code_to_ascii_7> has a constant value of 0 in block <XLXI_10>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 3
 23x8-bit ROM                                          : 1
 29x8-bit ROM                                          : 1
 30x8-bit ROM                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 3
 8-bit comparator equal                                : 3
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <scn_code_to_ascii_7> has a constant value of 0 in block <FSM_String>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TYPE_LEARNER_SCH> ...

Optimizing unit <PS2_RX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TYPE_LEARNER_SCH, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TYPE_LEARNER_SCH.ngr
Top Level Output File Name         : TYPE_LEARNER_SCH
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 561
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      GND                         : 2
#      INV                         : 12
#      LUT1                        : 43
#      LUT2                        : 41
#      LUT2_L                      : 5
#      LUT3                        : 61
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 192
#      LUT4_D                      : 14
#      LUT4_L                      : 14
#      MUXCY                       : 53
#      MUXF5                       : 42
#      MUXF5_L                     : 2
#      MUXF6                       : 6
#      OR2                         : 5
#      VCC                         : 2
#      XOR2                        : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 145
#      FD                          : 39
#      FDE                         : 33
#      FDR                         : 18
#      FDRE                        : 45
#      FDRS                        : 2
#      FDSE                        : 1
#      LDCPE                       : 7
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      216  out of   4656     4%  
 Number of Slice Flip Flops:            145  out of   9312     1%  
 Number of 4 input LUTs:                391  out of   9312     4%  
    Number used as logic:               388
    Number used as Shift registers:       3
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)    | Load  |
-----------------------------------------------------+--------------------------+-------+
Clk_50MHz                                            | BUFGP                    | 143   |
XLXI_10/state_cmp_eq0002(XLXI_10/state_cmp_eq00021:O)| NONE(*)(XLXI_10/VGA_DI_6)| 7     |
-----------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+------------------------+-------+
Control Signal                                          | Buffer(FF name)        | Load  |
--------------------------------------------------------+------------------------+-------+
XLXI_10/VGA_DI_0__and0000(XLXI_10/VGA_DI_0__and00001:O) | NONE(XLXI_10/VGA_DI_0) | 1     |
XLXI_10/VGA_DI_0__and0001(XLXI_10/VGA_DI_0__and00011:O) | NONE(XLXI_10/VGA_DI_0) | 1     |
XLXI_10/VGA_DI_1__and0000(XLXI_10/VGA_DI_1__and00001:O) | NONE(XLXI_10/VGA_DI_1) | 1     |
XLXI_10/VGA_DI_1__and0001(XLXI_10/VGA_DI_1__and00011:O) | NONE(XLXI_10/VGA_DI_1) | 1     |
XLXI_10/VGA_DI_2__and0000(XLXI_10/VGA_DI_2__and00001:O) | NONE(XLXI_10/VGA_DI_2) | 1     |
XLXI_10/VGA_DI_2__and0001(XLXI_10/VGA_DI_2__and00011:O) | NONE(XLXI_10/VGA_DI_2) | 1     |
XLXI_10/VGA_DI_3__and0000(XLXI_10/VGA_DI_3__and00001:O) | NONE(XLXI_10/VGA_DI_3) | 1     |
XLXI_10/VGA_DI_3__and0001(XLXI_10/VGA_DI_3__and00011:O) | NONE(XLXI_10/VGA_DI_3) | 1     |
XLXI_10/VGA_DI_4__and0000(XLXI_10/VGA_DI_4__and00001:O) | NONE(XLXI_10/VGA_DI_4) | 1     |
XLXI_10/VGA_DI_4__and0001(XLXI_10/VGA_DI_4__and00011:O) | NONE(XLXI_10/VGA_DI_4) | 1     |
XLXI_10/VGA_DI_5__and0000(XLXI_10/VGA_DI_5__and00001:O) | NONE(XLXI_10/VGA_DI_5) | 1     |
XLXI_10/VGA_DI_5__and0001(XLXI_10/VGA_DI_mux0002<5>18:O)| NONE(XLXI_10/VGA_DI_5) | 1     |
XLXI_10/VGA_DI_6__and0000(XLXI_10/VGA_DI_6__and00001:O) | NONE(XLXI_10/VGA_DI_6) | 1     |
XLXI_10/VGA_DI_6__and0001(XLXI_10/VGA_DI_6__and00011:O) | NONE(XLXI_10/VGA_DI_6) | 1     |
--------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.574ns (Maximum Frequency: 104.450MHz)
   Minimum input arrival time before clock: 2.660ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 3582 / 326
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 9)
  Source:            XLXI_15/XLXI_147/Mrom_DO_rom0000 (RAM)
  Destination:       XLXI_15/XLXI_115/XLXI_155/PixOut (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_15/XLXI_147/Mrom_DO_rom0000 to XLXI_15/XLXI_115/XLXI_155/PixOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO6    1   2.800   0.420  XLXI_147/Mrom_DO_rom0000 (XLXN_899<6>)
     begin scope: 'XLXI_115/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_115/XLXI_1'
     XOR2:I0->O            1   0.704   0.420  XLXI_115/XLXI_141 (XLXI_115/XLXN_727)
     AND2:I1->O            1   0.704   0.424  XLXI_115/XLXI_154 (XLXI_115/XLXN_762)
     LUT4:I3->O            1   0.704   0.000  XLXI_115/XLXI_155/iPixOut103 (XLXI_115/XLXI_155/iPixOut)
     FD:D                      0.308          XLXI_115/XLXI_155/PixOut
    ----------------------------------------
    Total                      9.574ns (7.470ns logic, 2.104ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.660ns (Levels of Logic = 1)
  Source:            BTN_SOUTH (PAD)
  Destination:       XLXI_10/state_FSM_FFd1 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: BTN_SOUTH to XLXI_10/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     FDR:R                     0.911          XLXI_10/state_FSM_FFd1
    ----------------------------------------
    Total                      2.660ns (2.129ns logic, 0.531ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 2)
  Source:            XLXI_15/I_ModeCtrl/HSync (FF)
  Destination:       VGA_HS (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_15/I_ModeCtrl/HSync to VGA_HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.587  I_ModeCtrl/HSync (VGA_HS)
     end scope: 'XLXI_15'
     OBUF:I->O                 3.272          VGA_HS_OBUF (VGA_HS)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.24 secs
 
--> 

Total memory usage is 357832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   13 (   0 filtered)

