Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 09:28:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_434_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.991ns (28.977%)  route 2.429ns (71.023%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 6.583 - 4.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 0.937ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.853ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=30511, routed)       2.157     3.108    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X169Y328       FDCE                                         r  Delay1No23_instance/Y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y328       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.187 r  Delay1No23_instance/Y_reg[14]/Q
                         net (fo=4, routed)           0.684     3.871    Delay1No22_instance/Delay1No23_out[14]
    SLICE_X159Y363       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.995 r  Delay1No22_instance/geqOp_carry_i_9__0/O
                         net (fo=1, routed)           0.010     4.005    Sum11_2_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X159Y363       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.120 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.146    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X159Y364       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.161 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.187    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X159Y365       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.239 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.291     4.530    Delay1No22_instance/CO[0]
    SLICE_X160Y363       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     4.565 r  Delay1No22_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.107     4.672    Delay1No22_instance/Sum11_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X160Y364       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.821 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.151     4.972    Delay1No22_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X161Y365       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.095 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.247     5.342    Delay1No23_instance/shiftVal__5[0]
    SLICE_X158Y367       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.490 r  Delay1No23_instance/shiftedFracY_d1[40]_i_2__0/O
                         net (fo=4, routed)           0.464     5.954    Delay1No22_instance/level2[9]
    SLICE_X154Y362       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.055 r  Delay1No22_instance/shiftedFracY_d1[40]_i_1__0/O
                         net (fo=2, routed)           0.374     6.429    Delay1No22_instance/level4__0[6]
    SLICE_X155Y359       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.479 r  Delay1No22_instance/shiftedFracY_d1[24]_i_1__0/O
                         net (fo=1, routed)           0.049     6.528    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X155Y359       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=30511, routed)       1.923     6.583    Sum11_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X155Y359       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.441     7.024    
                         clock uncertainty           -0.035     6.988    
    SLICE_X155Y359       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.013    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  0.486    




