/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*178 cases */, 76|128,24/*3148*/, TARGET_VAL(ISD::LOAD),// ->3153
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 53|128,12/*1589*/, /*->1599*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 34 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 27, /*->354*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*331*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*333*/           OPC_CheckType, MVT::i32,
/*335*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*337*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*340*/           OPC_EmitMergeInputChains1_0,
/*341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*354*/         /*Scope*/ 35, /*->390*/
/*355*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*357*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*359*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*361*/           OPC_CheckType, MVT::i32,
/*363*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*365*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*368*/           OPC_EmitMergeInputChains1_0,
/*369*/           OPC_EmitInteger, MVT::i1, 0, 
/*372*/           OPC_EmitInteger, MVT::i1, 0, 
/*375*/           OPC_EmitInteger, MVT::i1, 0, 
/*378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*390*/         /*Scope*/ 35, /*->426*/
/*391*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*393*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*395*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*397*/           OPC_CheckType, MVT::i32,
/*399*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*401*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*404*/           OPC_EmitMergeInputChains1_0,
/*405*/           OPC_EmitInteger, MVT::i1, 0, 
/*408*/           OPC_EmitInteger, MVT::i1, 0, 
/*411*/           OPC_EmitInteger, MVT::i1, 0, 
/*414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*426*/         /*Scope*/ 35, /*->462*/
/*427*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*429*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*431*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*433*/           OPC_CheckType, MVT::i16,
/*435*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*437*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*440*/           OPC_EmitMergeInputChains1_0,
/*441*/           OPC_EmitInteger, MVT::i1, 0, 
/*444*/           OPC_EmitInteger, MVT::i1, 0, 
/*447*/           OPC_EmitInteger, MVT::i1, 0, 
/*450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*462*/         /*Scope*/ 35, /*->498*/
/*463*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*465*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*467*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*469*/           OPC_CheckType, MVT::i16,
/*471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*473*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*476*/           OPC_EmitMergeInputChains1_0,
/*477*/           OPC_EmitInteger, MVT::i1, 0, 
/*480*/           OPC_EmitInteger, MVT::i1, 0, 
/*483*/           OPC_EmitInteger, MVT::i1, 0, 
/*486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*498*/         /*Scope*/ 35, /*->534*/
/*499*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*501*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*503*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*505*/           OPC_CheckType, MVT::i32,
/*507*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*509*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*512*/           OPC_EmitMergeInputChains1_0,
/*513*/           OPC_EmitInteger, MVT::i1, 0, 
/*516*/           OPC_EmitInteger, MVT::i1, 0, 
/*519*/           OPC_EmitInteger, MVT::i1, 0, 
/*522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*534*/         /*Scope*/ 35, /*->570*/
/*535*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*537*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*539*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*545*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*548*/           OPC_EmitMergeInputChains1_0,
/*549*/           OPC_EmitInteger, MVT::i1, 0, 
/*552*/           OPC_EmitInteger, MVT::i1, 0, 
/*555*/           OPC_EmitInteger, MVT::i1, 0, 
/*558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*570*/         /*Scope*/ 33, /*->604*/
/*571*/           OPC_CheckPredicate, 1, // Predicate_load
/*573*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*575*/           OPC_CheckType, MVT::i32,
/*577*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*579*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*582*/           OPC_EmitMergeInputChains1_0,
/*583*/           OPC_EmitInteger, MVT::i1, 0, 
/*586*/           OPC_EmitInteger, MVT::i1, 0, 
/*589*/           OPC_EmitInteger, MVT::i1, 0, 
/*592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*604*/         /*Scope*/ 26, /*->631*/
/*605*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*607*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*609*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*611*/           OPC_CheckType, MVT::i32,
/*613*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*615*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*618*/           OPC_EmitMergeInputChains1_0,
/*619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*631*/         /*Scope*/ 26, /*->658*/
/*632*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*634*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*636*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*642*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*645*/           OPC_EmitMergeInputChains1_0,
/*646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*658*/         /*Scope*/ 26, /*->685*/
/*659*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*661*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*663*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*665*/           OPC_CheckType, MVT::i32,
/*667*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*669*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*672*/           OPC_EmitMergeInputChains1_0,
/*673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*685*/         /*Scope*/ 26, /*->712*/
/*686*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*688*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*690*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*692*/           OPC_CheckType, MVT::i32,
/*694*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*696*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*699*/           OPC_EmitMergeInputChains1_0,
/*700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*712*/         /*Scope*/ 46, /*->759*/
/*713*/           OPC_CheckPredicate, 1, // Predicate_load
/*715*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*717*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->738
/*720*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*722*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*725*/             OPC_EmitMergeInputChains1_0,
/*726*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*738*/           /*SwitchType*/ 18, MVT::Untyped,// ->758
/*740*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*742*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*745*/             OPC_EmitMergeInputChains1_0,
/*746*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*758*/           0, // EndSwitchType
/*759*/         /*Scope*/ 26, /*->786*/
/*760*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*762*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*764*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*766*/           OPC_CheckType, MVT::i16,
/*768*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*770*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*773*/           OPC_EmitMergeInputChains1_0,
/*774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*786*/         /*Scope*/ 26, /*->813*/
/*787*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*789*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*791*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*793*/           OPC_CheckType, MVT::i16,
/*795*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*797*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*800*/           OPC_EmitMergeInputChains1_0,
/*801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*813*/         /*Scope*/ 26, /*->840*/
/*814*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*816*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*818*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*820*/           OPC_CheckType, MVT::i16,
/*822*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*824*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*827*/           OPC_EmitMergeInputChains1_0,
/*828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*840*/         /*Scope*/ 26, /*->867*/
/*841*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*843*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*845*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*847*/           OPC_CheckType, MVT::i16,
/*849*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*851*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*854*/           OPC_EmitMergeInputChains1_0,
/*855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*867*/         /*Scope*/ 36, /*->904*/
/*868*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*870*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*872*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*874*/           OPC_CheckType, MVT::i32,
/*876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*878*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*881*/           OPC_EmitMergeInputChains1_0,
/*882*/           OPC_EmitInteger, MVT::i1, 0, 
/*885*/           OPC_EmitInteger, MVT::i1, 0, 
/*888*/           OPC_EmitInteger, MVT::i1, 0, 
/*891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*904*/         /*Scope*/ 36, /*->941*/
/*905*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*907*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*911*/           OPC_CheckType, MVT::i32,
/*913*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*915*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*918*/           OPC_EmitMergeInputChains1_0,
/*919*/           OPC_EmitInteger, MVT::i1, 0, 
/*922*/           OPC_EmitInteger, MVT::i1, 0, 
/*925*/           OPC_EmitInteger, MVT::i1, 0, 
/*928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*941*/         /*Scope*/ 36, /*->978*/
/*942*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*944*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*946*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*948*/           OPC_CheckType, MVT::i16,
/*950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*952*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*955*/           OPC_EmitMergeInputChains1_0,
/*956*/           OPC_EmitInteger, MVT::i1, 0, 
/*959*/           OPC_EmitInteger, MVT::i1, 0, 
/*962*/           OPC_EmitInteger, MVT::i1, 0, 
/*965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*978*/         /*Scope*/ 36, /*->1015*/
/*979*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*981*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*985*/           OPC_CheckType, MVT::i16,
/*987*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*989*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*992*/           OPC_EmitMergeInputChains1_0,
/*993*/           OPC_EmitInteger, MVT::i1, 0, 
/*996*/           OPC_EmitInteger, MVT::i1, 0, 
/*999*/           OPC_EmitInteger, MVT::i1, 0, 
/*1002*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1015*/        /*Scope*/ 36, /*->1052*/
/*1016*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1018*/          OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1020*/          OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*1022*/          OPC_CheckType, MVT::i32,
/*1024*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1026*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1029*/          OPC_EmitMergeInputChains1_0,
/*1030*/          OPC_EmitInteger, MVT::i1, 0, 
/*1033*/          OPC_EmitInteger, MVT::i1, 0, 
/*1036*/          OPC_EmitInteger, MVT::i1, 0, 
/*1039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1052*/        /*Scope*/ 36, /*->1089*/
/*1053*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1055*/          OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1057*/          OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*1059*/          OPC_CheckType, MVT::i32,
/*1061*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1063*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1066*/          OPC_EmitMergeInputChains1_0,
/*1067*/          OPC_EmitInteger, MVT::i1, 0, 
/*1070*/          OPC_EmitInteger, MVT::i1, 0, 
/*1073*/          OPC_EmitInteger, MVT::i1, 0, 
/*1076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1089*/        /*Scope*/ 56, /*->1146*/
/*1090*/          OPC_CheckPredicate, 1, // Predicate_load
/*1092*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*1094*/          OPC_CheckType, MVT::i32,
/*1096*/          OPC_Scope, 28, /*->1126*/ // 2 children in Scope
/*1098*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1100*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1103*/            OPC_EmitMergeInputChains1_0,
/*1104*/            OPC_EmitInteger, MVT::i1, 0, 
/*1107*/            OPC_EmitInteger, MVT::i1, 0, 
/*1110*/            OPC_EmitInteger, MVT::i1, 0, 
/*1113*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1126*/          /*Scope*/ 18, /*->1145*/
/*1127*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*1129*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*1132*/            OPC_EmitMergeInputChains1_0,
/*1133*/            OPC_EmitInteger, MVT::i32, 0, 
/*1136*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*1145*/          0, /*End of Scope*/
/*1146*/        /*Scope*/ 66|128,3/*450*/, /*->1598*/
/*1148*/          OPC_CheckChild1Type, MVT::i32,
/*1150*/          OPC_CheckType, MVT::i32,
/*1152*/          OPC_Scope, 50, /*->1204*/ // 12 children in Scope
/*1154*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1156*/            OPC_Scope, 22, /*->1180*/ // 2 children in Scope
/*1158*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1160*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1162*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1164*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1167*/              OPC_EmitMergeInputChains1_0,
/*1168*/              OPC_EmitInteger, MVT::i8, 3, 
/*1171*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1180*/            /*Scope*/ 22, /*->1203*/
/*1181*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1183*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1185*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1187*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1190*/              OPC_EmitMergeInputChains1_0,
/*1191*/              OPC_EmitInteger, MVT::i8, 3, 
/*1194*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1203*/            0, /*End of Scope*/
/*1204*/          /*Scope*/ 22, /*->1227*/
/*1205*/            OPC_CheckPredicate, 1, // Predicate_load
/*1207*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1209*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1211*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1214*/            OPC_EmitMergeInputChains1_0,
/*1215*/            OPC_EmitInteger, MVT::i8, 3, 
/*1218*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1227*/          /*Scope*/ 50, /*->1278*/
/*1228*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1230*/            OPC_Scope, 22, /*->1254*/ // 2 children in Scope
/*1232*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1234*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1236*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1238*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1241*/              OPC_EmitMergeInputChains1_0,
/*1242*/              OPC_EmitInteger, MVT::i8, 2, 
/*1245*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1254*/            /*Scope*/ 22, /*->1277*/
/*1255*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1257*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1259*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1261*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1264*/              OPC_EmitMergeInputChains1_0,
/*1265*/              OPC_EmitInteger, MVT::i8, 2, 
/*1268*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1277*/            0, /*End of Scope*/
/*1278*/          /*Scope*/ 22, /*->1301*/
/*1279*/            OPC_CheckPredicate, 1, // Predicate_load
/*1281*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1283*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1285*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1288*/            OPC_EmitMergeInputChains1_0,
/*1289*/            OPC_EmitInteger, MVT::i8, 2, 
/*1292*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1301*/          /*Scope*/ 50, /*->1352*/
/*1302*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1304*/            OPC_Scope, 22, /*->1328*/ // 2 children in Scope
/*1306*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1308*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1310*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1312*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1315*/              OPC_EmitMergeInputChains1_0,
/*1316*/              OPC_EmitInteger, MVT::i8, 1, 
/*1319*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1328*/            /*Scope*/ 22, /*->1351*/
/*1329*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1331*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1333*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1335*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1338*/              OPC_EmitMergeInputChains1_0,
/*1339*/              OPC_EmitInteger, MVT::i8, 1, 
/*1342*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1351*/            0, /*End of Scope*/
/*1352*/          /*Scope*/ 22, /*->1375*/
/*1353*/            OPC_CheckPredicate, 1, // Predicate_load
/*1355*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1357*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1359*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1362*/            OPC_EmitMergeInputChains1_0,
/*1363*/            OPC_EmitInteger, MVT::i8, 1, 
/*1366*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1375*/          /*Scope*/ 50, /*->1426*/
/*1376*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1378*/            OPC_Scope, 22, /*->1402*/ // 2 children in Scope
/*1380*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1382*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1384*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1386*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1389*/              OPC_EmitMergeInputChains1_0,
/*1390*/              OPC_EmitInteger, MVT::i8, 3, 
/*1393*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1402*/            /*Scope*/ 22, /*->1425*/
/*1403*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1405*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1407*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1409*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1412*/              OPC_EmitMergeInputChains1_0,
/*1413*/              OPC_EmitInteger, MVT::i8, 3, 
/*1416*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1425*/            0, /*End of Scope*/
/*1426*/          /*Scope*/ 22, /*->1449*/
/*1427*/            OPC_CheckPredicate, 1, // Predicate_load
/*1429*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1431*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1433*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1436*/            OPC_EmitMergeInputChains1_0,
/*1437*/            OPC_EmitInteger, MVT::i8, 3, 
/*1440*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1449*/          /*Scope*/ 50, /*->1500*/
/*1450*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1452*/            OPC_Scope, 22, /*->1476*/ // 2 children in Scope
/*1454*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1456*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1458*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1460*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1463*/              OPC_EmitMergeInputChains1_0,
/*1464*/              OPC_EmitInteger, MVT::i8, 2, 
/*1467*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1476*/            /*Scope*/ 22, /*->1499*/
/*1477*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1479*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1483*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1486*/              OPC_EmitMergeInputChains1_0,
/*1487*/              OPC_EmitInteger, MVT::i8, 2, 
/*1490*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1499*/            0, /*End of Scope*/
/*1500*/          /*Scope*/ 22, /*->1523*/
/*1501*/            OPC_CheckPredicate, 1, // Predicate_load
/*1503*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1505*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1507*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1510*/            OPC_EmitMergeInputChains1_0,
/*1511*/            OPC_EmitInteger, MVT::i8, 2, 
/*1514*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1523*/          /*Scope*/ 50, /*->1574*/
/*1524*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1526*/            OPC_Scope, 22, /*->1550*/ // 2 children in Scope
/*1528*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1530*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1532*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1534*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1537*/              OPC_EmitMergeInputChains1_0,
/*1538*/              OPC_EmitInteger, MVT::i8, 1, 
/*1541*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1550*/            /*Scope*/ 22, /*->1573*/
/*1551*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1553*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1555*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1557*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1560*/              OPC_EmitMergeInputChains1_0,
/*1561*/              OPC_EmitInteger, MVT::i8, 1, 
/*1564*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1573*/            0, /*End of Scope*/
/*1574*/          /*Scope*/ 22, /*->1597*/
/*1575*/            OPC_CheckPredicate, 1, // Predicate_load
/*1577*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1579*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1581*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1584*/            OPC_EmitMergeInputChains1_0,
/*1585*/            OPC_EmitInteger, MVT::i8, 1, 
/*1588*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1597*/          0, /*End of Scope*/
/*1598*/        0, /*End of Scope*/
/*1599*/      /*Scope*/ 97|128,1/*225*/, /*->1826*/
/*1601*/        OPC_CaptureGlueInput,
/*1602*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1603*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1605*/        OPC_Scope, 27, /*->1634*/ // 7 children in Scope
/*1607*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1609*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1611*/          OPC_CheckType, MVT::i32,
/*1613*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1615*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1618*/          OPC_EmitMergeInputChains1_0,
/*1619*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1622*/          OPC_EmitInteger, MVT::i1, 0, 
/*1625*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1634*/        /*Scope*/ 27, /*->1662*/
/*1635*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1637*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1639*/          OPC_CheckType, MVT::i32,
/*1641*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1643*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1646*/          OPC_EmitMergeInputChains1_0,
/*1647*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1650*/          OPC_EmitInteger, MVT::i1, 0, 
/*1653*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1662*/        /*Scope*/ 27, /*->1690*/
/*1663*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1665*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1667*/          OPC_CheckType, MVT::i16,
/*1669*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1671*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1674*/          OPC_EmitMergeInputChains1_0,
/*1675*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1678*/          OPC_EmitInteger, MVT::i1, 0, 
/*1681*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1690*/        /*Scope*/ 27, /*->1718*/
/*1691*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1693*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1695*/          OPC_CheckType, MVT::i16,
/*1697*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1699*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1702*/          OPC_EmitMergeInputChains1_0,
/*1703*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1706*/          OPC_EmitInteger, MVT::i1, 0, 
/*1709*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1718*/        /*Scope*/ 27, /*->1746*/
/*1719*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1721*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1723*/          OPC_CheckType, MVT::i32,
/*1725*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1727*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1730*/          OPC_EmitMergeInputChains1_0,
/*1731*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1734*/          OPC_EmitInteger, MVT::i1, 0, 
/*1737*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1746*/        /*Scope*/ 27, /*->1774*/
/*1747*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1749*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1751*/          OPC_CheckType, MVT::i32,
/*1753*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1755*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1758*/          OPC_EmitMergeInputChains1_0,
/*1759*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1762*/          OPC_EmitInteger, MVT::i1, 0, 
/*1765*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1774*/        /*Scope*/ 50, /*->1825*/
/*1775*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1777*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1801
/*1780*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1782*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1785*/            OPC_EmitMergeInputChains1_0,
/*1786*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1789*/            OPC_EmitInteger, MVT::i1, 0, 
/*1792*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1801*/          /*SwitchType*/ 21, MVT::i32,// ->1824
/*1803*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1805*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1808*/            OPC_EmitMergeInputChains1_0,
/*1809*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1812*/            OPC_EmitInteger, MVT::i1, 0, 
/*1815*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1824*/          0, // EndSwitchType
/*1825*/        0, /*End of Scope*/
/*1826*/      /*Scope*/ 59|128,5/*699*/, /*->2527*/
/*1828*/        OPC_RecordChild1, // #1 = $src0
/*1829*/        OPC_Scope, 108|128,1/*236*/, /*->2068*/ // 2 children in Scope
/*1832*/          OPC_CheckChild1Type, MVT::i32,
/*1834*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1836*/          OPC_CheckType, MVT::i32,
/*1838*/          OPC_Scope, 43, /*->1883*/ // 5 children in Scope
/*1840*/            OPC_CheckPredicate, 1, // Predicate_load
/*1842*/            OPC_CheckPredicate, 17, // Predicate_local_load
/*1844*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1846*/            OPC_EmitMergeInputChains1_0,
/*1847*/            OPC_EmitInteger, MVT::i32, 0, 
/*1850*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1862*/            OPC_EmitInteger, MVT::i32, 1, 
/*1865*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1868*/            OPC_EmitInteger, MVT::i32, 0, 
/*1871*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1883*/          /*Scope*/ 45, /*->1929*/
/*1884*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1886*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1888*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8_local
/*1890*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1892*/            OPC_EmitMergeInputChains1_0,
/*1893*/            OPC_EmitInteger, MVT::i32, 0, 
/*1896*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1908*/            OPC_EmitInteger, MVT::i32, 1, 
/*1911*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1914*/            OPC_EmitInteger, MVT::i32, 0, 
/*1917*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1929*/          /*Scope*/ 45, /*->1975*/
/*1930*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1932*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1934*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi8_local
/*1936*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1938*/            OPC_EmitMergeInputChains1_0,
/*1939*/            OPC_EmitInteger, MVT::i32, 0, 
/*1942*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1954*/            OPC_EmitInteger, MVT::i32, 1, 
/*1957*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1960*/            OPC_EmitInteger, MVT::i32, 0, 
/*1963*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1975*/          /*Scope*/ 45, /*->2021*/
/*1976*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1978*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1980*/            OPC_CheckPredicate, 17, // Predicate_sextloadi16_local
/*1982*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1984*/            OPC_EmitMergeInputChains1_0,
/*1985*/            OPC_EmitInteger, MVT::i32, 0, 
/*1988*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2000*/            OPC_EmitInteger, MVT::i32, 1, 
/*2003*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2006*/            OPC_EmitInteger, MVT::i32, 0, 
/*2009*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*2021*/          /*Scope*/ 45, /*->2067*/
/*2022*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2024*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2026*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi16_local
/*2028*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2030*/            OPC_EmitMergeInputChains1_0,
/*2031*/            OPC_EmitInteger, MVT::i32, 0, 
/*2034*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2046*/            OPC_EmitInteger, MVT::i32, 1, 
/*2049*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2052*/            OPC_EmitInteger, MVT::i32, 0, 
/*2055*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2067*/          0, /*End of Scope*/
/*2068*/        /*Scope*/ 72|128,3/*456*/, /*->2526*/
/*2070*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2072*/          OPC_Scope, 27, /*->2101*/ // 7 children in Scope
/*2074*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2076*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2078*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi8
/*2080*/            OPC_CheckType, MVT::i32,
/*2082*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2084*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2087*/            OPC_EmitMergeInputChains1_0,
/*2088*/            OPC_EmitInteger, MVT::i1, 0, 
/*2091*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2101*/          /*Scope*/ 27, /*->2129*/
/*2102*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2104*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2106*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi8
/*2108*/            OPC_CheckType, MVT::i32,
/*2110*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2112*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2115*/            OPC_EmitMergeInputChains1_0,
/*2116*/            OPC_EmitInteger, MVT::i1, 0, 
/*2119*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2129*/          /*Scope*/ 27, /*->2157*/
/*2130*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2132*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2134*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi8
/*2136*/            OPC_CheckType, MVT::i16,
/*2138*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2140*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2143*/            OPC_EmitMergeInputChains1_0,
/*2144*/            OPC_EmitInteger, MVT::i1, 0, 
/*2147*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i16 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2157*/          /*Scope*/ 27, /*->2185*/
/*2158*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2160*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2162*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi8
/*2164*/            OPC_CheckType, MVT::i16,
/*2166*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2168*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2171*/            OPC_EmitMergeInputChains1_0,
/*2172*/            OPC_EmitInteger, MVT::i1, 0, 
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i16 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2185*/          /*Scope*/ 27, /*->2213*/
/*2186*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2188*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2190*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi16
/*2192*/            OPC_CheckType, MVT::i32,
/*2194*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2196*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2199*/            OPC_EmitMergeInputChains1_0,
/*2200*/            OPC_EmitInteger, MVT::i1, 0, 
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = -3
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2213*/          /*Scope*/ 27, /*->2241*/
/*2214*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2216*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*2218*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi16
/*2220*/            OPC_CheckType, MVT::i32,
/*2222*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2224*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2227*/            OPC_EmitMergeInputChains1_0,
/*2228*/            OPC_EmitInteger, MVT::i1, 0, 
/*2231*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2241*/          /*Scope*/ 26|128,2/*282*/, /*->2525*/
/*2243*/            OPC_CheckPredicate, 1, // Predicate_load
/*2245*/            OPC_Scope, 23, /*->2270*/ // 2 children in Scope
/*2247*/              OPC_CheckPredicate, 18, // Predicate_flat_load
/*2249*/              OPC_CheckType, MVT::i32,
/*2251*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2253*/              OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2256*/              OPC_EmitMergeInputChains1_0,
/*2257*/              OPC_EmitInteger, MVT::i1, 0, 
/*2260*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2270*/            /*Scope*/ 124|128,1/*252*/, /*->2524*/
/*2272*/              OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2274*/              OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2337
/*2277*/                OPC_Scope, 38, /*->2317*/ // 2 children in Scope
/*2279*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2281*/                  OPC_Scope, 16, /*->2299*/ // 2 children in Scope
/*2283*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2286*/                    OPC_EmitMergeInputChains1_0,
/*2287*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2290*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2299*/                  /*Scope*/ 16, /*->2316*/
/*2300*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2303*/                    OPC_EmitMergeInputChains1_0,
/*2304*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2307*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2316*/                  0, /*End of Scope*/
/*2317*/                /*Scope*/ 18, /*->2336*/
/*2318*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2320*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2323*/                  OPC_EmitMergeInputChains1_0,
/*2324*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2327*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2336*/                0, /*End of Scope*/
/*2337*/              /*SwitchType*/ 60, MVT::v4i32,// ->2399
/*2339*/                OPC_Scope, 38, /*->2379*/ // 2 children in Scope
/*2341*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2343*/                  OPC_Scope, 16, /*->2361*/ // 2 children in Scope
/*2345*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2348*/                    OPC_EmitMergeInputChains1_0,
/*2349*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2352*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2361*/                  /*Scope*/ 16, /*->2378*/
/*2362*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2365*/                    OPC_EmitMergeInputChains1_0,
/*2366*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2369*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2378*/                  0, /*End of Scope*/
/*2379*/                /*Scope*/ 18, /*->2398*/
/*2380*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2382*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2385*/                  OPC_EmitMergeInputChains1_0,
/*2386*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2389*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2398*/                0, /*End of Scope*/
/*2399*/              /*SwitchType*/ 60, MVT::v8i32,// ->2461
/*2401*/                OPC_Scope, 38, /*->2441*/ // 2 children in Scope
/*2403*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2405*/                  OPC_Scope, 16, /*->2423*/ // 2 children in Scope
/*2407*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2410*/                    OPC_EmitMergeInputChains1_0,
/*2411*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2414*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2423*/                  /*Scope*/ 16, /*->2440*/
/*2424*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2427*/                    OPC_EmitMergeInputChains1_0,
/*2428*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2431*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2440*/                  0, /*End of Scope*/
/*2441*/                /*Scope*/ 18, /*->2460*/
/*2442*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2444*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2447*/                  OPC_EmitMergeInputChains1_0,
/*2448*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2451*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2460*/                0, /*End of Scope*/
/*2461*/              /*SwitchType*/ 60, MVT::v16i32,// ->2523
/*2463*/                OPC_Scope, 38, /*->2503*/ // 2 children in Scope
/*2465*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2467*/                  OPC_Scope, 16, /*->2485*/ // 2 children in Scope
/*2469*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2472*/                    OPC_EmitMergeInputChains1_0,
/*2473*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2476*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2485*/                  /*Scope*/ 16, /*->2502*/
/*2486*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2489*/                    OPC_EmitMergeInputChains1_0,
/*2490*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2493*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2502*/                  0, /*End of Scope*/
/*2503*/                /*Scope*/ 18, /*->2522*/
/*2504*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2506*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2509*/                  OPC_EmitMergeInputChains1_0,
/*2510*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2513*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2522*/                0, /*End of Scope*/
/*2523*/              0, // EndSwitchType
/*2524*/            0, /*End of Scope*/
/*2525*/          0, /*End of Scope*/
/*2526*/        0, /*End of Scope*/
/*2527*/      /*Scope*/ 31, /*->2559*/
/*2528*/        OPC_CaptureGlueInput,
/*2529*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2530*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2532*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2534*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2536*/        OPC_CheckType, MVT::v2i32,
/*2538*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2540*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2543*/        OPC_EmitMergeInputChains1_0,
/*2544*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2547*/        OPC_EmitInteger, MVT::i1, 0, 
/*2550*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2559*/      /*Scope*/ 99|128,1/*227*/, /*->2788*/
/*2561*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2562*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2564*/        OPC_CheckPredicate, 1, // Predicate_load
/*2566*/        OPC_Scope, 46, /*->2614*/ // 4 children in Scope
/*2568*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2570*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2592
/*2573*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2575*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2578*/            OPC_EmitMergeInputChains1_0,
/*2579*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2592*/          /*SwitchType*/ 19, MVT::v4i32,// ->2613
/*2594*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2596*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2599*/            OPC_EmitMergeInputChains1_0,
/*2600*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2613*/          0, // EndSwitchType
/*2614*/        /*Scope*/ 62, /*->2677*/
/*2615*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2617*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->2647
/*2620*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2622*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2625*/            OPC_EmitMergeInputChains1_0,
/*2626*/            OPC_EmitInteger, MVT::i1, 0, 
/*2629*/            OPC_EmitInteger, MVT::i1, 0, 
/*2632*/            OPC_EmitInteger, MVT::i1, 0, 
/*2635*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2647*/          /*SwitchType*/ 27, MVT::v4i32,// ->2676
/*2649*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2651*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2654*/            OPC_EmitMergeInputChains1_0,
/*2655*/            OPC_EmitInteger, MVT::i1, 0, 
/*2658*/            OPC_EmitInteger, MVT::i1, 0, 
/*2661*/            OPC_EmitInteger, MVT::i1, 0, 
/*2664*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2676*/          0, // EndSwitchType
/*2677*/        /*Scope*/ 44, /*->2722*/
/*2678*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2680*/          OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2701
/*2683*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2685*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2688*/            OPC_EmitMergeInputChains1_0,
/*2689*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2701*/          /*SwitchType*/ 18, MVT::v4i32,// ->2721
/*2703*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2705*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2708*/            OPC_EmitMergeInputChains1_0,
/*2709*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2721*/          0, // EndSwitchType
/*2722*/        /*Scope*/ 64, /*->2787*/
/*2723*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2725*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2756
/*2728*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2730*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2733*/            OPC_EmitMergeInputChains1_0,
/*2734*/            OPC_EmitInteger, MVT::i1, 0, 
/*2737*/            OPC_EmitInteger, MVT::i1, 0, 
/*2740*/            OPC_EmitInteger, MVT::i1, 0, 
/*2743*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2756*/          /*SwitchType*/ 28, MVT::v4i32,// ->2786
/*2758*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2760*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2763*/            OPC_EmitMergeInputChains1_0,
/*2764*/            OPC_EmitInteger, MVT::i1, 0, 
/*2767*/            OPC_EmitInteger, MVT::i1, 0, 
/*2770*/            OPC_EmitInteger, MVT::i1, 0, 
/*2773*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2786*/          0, // EndSwitchType
/*2787*/        0, /*End of Scope*/
/*2788*/      /*Scope*/ 27, /*->2816*/
/*2789*/        OPC_CaptureGlueInput,
/*2790*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2791*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2793*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2795*/        OPC_CheckType, MVT::v2i32,
/*2797*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2799*/        OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2802*/        OPC_EmitMergeInputChains1_0,
/*2803*/        OPC_EmitInteger, MVT::i1, 0, 
/*2806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2816*/      /*Scope*/ 78|128,2/*334*/, /*->3152*/
/*2818*/        OPC_RecordChild1, // #1 = $src_gpr
/*2819*/        OPC_Scope, 22|128,2/*278*/, /*->3100*/ // 2 children in Scope
/*2822*/          OPC_CheckChild1Type, MVT::i32,
/*2824*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2826*/          OPC_CheckPredicate, 1, // Predicate_load
/*2828*/          OPC_Scope, 44, /*->2874*/ // 6 children in Scope
/*2830*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2832*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2853
/*2835*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2837*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2840*/              OPC_EmitMergeInputChains1_0,
/*2841*/              OPC_EmitInteger, MVT::i8, 3, 
/*2844*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2853*/            /*SwitchType*/ 18, MVT::v4i32,// ->2873
/*2855*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2857*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2860*/              OPC_EmitMergeInputChains1_0,
/*2861*/              OPC_EmitInteger, MVT::i8, 3, 
/*2864*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2873*/            0, // EndSwitchType
/*2874*/          /*Scope*/ 44, /*->2919*/
/*2875*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2877*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2898
/*2880*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2882*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2885*/              OPC_EmitMergeInputChains1_0,
/*2886*/              OPC_EmitInteger, MVT::i8, 2, 
/*2889*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2898*/            /*SwitchType*/ 18, MVT::v4i32,// ->2918
/*2900*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2902*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2905*/              OPC_EmitMergeInputChains1_0,
/*2906*/              OPC_EmitInteger, MVT::i8, 2, 
/*2909*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2918*/            0, // EndSwitchType
/*2919*/          /*Scope*/ 44, /*->2964*/
/*2920*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2922*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2943
/*2925*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2927*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2930*/              OPC_EmitMergeInputChains1_0,
/*2931*/              OPC_EmitInteger, MVT::i8, 1, 
/*2934*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2943*/            /*SwitchType*/ 18, MVT::v4i32,// ->2963
/*2945*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2947*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2950*/              OPC_EmitMergeInputChains1_0,
/*2951*/              OPC_EmitInteger, MVT::i8, 1, 
/*2954*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2963*/            0, // EndSwitchType
/*2964*/          /*Scope*/ 44, /*->3009*/
/*2965*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2967*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2988
/*2970*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2972*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2975*/              OPC_EmitMergeInputChains1_0,
/*2976*/              OPC_EmitInteger, MVT::i8, 3, 
/*2979*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2988*/            /*SwitchType*/ 18, MVT::v4i32,// ->3008
/*2990*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2992*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2995*/              OPC_EmitMergeInputChains1_0,
/*2996*/              OPC_EmitInteger, MVT::i8, 3, 
/*2999*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*3008*/            0, // EndSwitchType
/*3009*/          /*Scope*/ 44, /*->3054*/
/*3010*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*3012*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3033
/*3015*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3017*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3020*/              OPC_EmitMergeInputChains1_0,
/*3021*/              OPC_EmitInteger, MVT::i8, 2, 
/*3024*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*3033*/            /*SwitchType*/ 18, MVT::v4i32,// ->3053
/*3035*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3037*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3040*/              OPC_EmitMergeInputChains1_0,
/*3041*/              OPC_EmitInteger, MVT::i8, 2, 
/*3044*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*3053*/            0, // EndSwitchType
/*3054*/          /*Scope*/ 44, /*->3099*/
/*3055*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*3057*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3078
/*3060*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3062*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3065*/              OPC_EmitMergeInputChains1_0,
/*3066*/              OPC_EmitInteger, MVT::i8, 1, 
/*3069*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*3078*/            /*SwitchType*/ 18, MVT::v4i32,// ->3098
/*3080*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3082*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3085*/              OPC_EmitMergeInputChains1_0,
/*3086*/              OPC_EmitInteger, MVT::i8, 1, 
/*3089*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*3098*/            0, // EndSwitchType
/*3099*/          0, /*End of Scope*/
/*3100*/        /*Scope*/ 50, /*->3151*/
/*3101*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*3103*/          OPC_CheckPredicate, 1, // Predicate_load
/*3105*/          OPC_CheckPredicate, 18, // Predicate_flat_load
/*3107*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->3129
/*3110*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3112*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*3115*/            OPC_EmitMergeInputChains1_0,
/*3116*/            OPC_EmitInteger, MVT::i1, 0, 
/*3119*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:v2i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3129*/          /*SwitchType*/ 19, MVT::v4i32,// ->3150
/*3131*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3133*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*3136*/            OPC_EmitMergeInputChains1_0,
/*3137*/            OPC_EmitInteger, MVT::i1, 0, 
/*3140*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:v4i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3150*/          0, // EndSwitchType
/*3151*/        0, /*End of Scope*/
/*3152*/      0, /*End of Scope*/
/*3153*/    /*SwitchOpcode*/ 88|128,12/*1624*/, TARGET_VAL(ISD::STORE),// ->4781
/*3157*/      OPC_RecordMemRef,
/*3158*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*3159*/      OPC_Scope, 32, /*->3193*/ // 6 children in Scope
/*3161*/        OPC_CaptureGlueInput,
/*3162*/        OPC_RecordChild1, // #1 = $value
/*3163*/        OPC_CheckChild1Type, MVT::v2i32,
/*3165*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3166*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3168*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3170*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*3172*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3174*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3177*/        OPC_EmitMergeInputChains1_0,
/*3178*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3181*/        OPC_EmitInteger, MVT::i1, 0, 
/*3184*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3193*/      /*Scope*/ 68|128,6/*836*/, /*->4031*/
/*3195*/        OPC_RecordChild1, // #1 = $vdata
/*3196*/        OPC_Scope, 107|128,2/*363*/, /*->3562*/ // 5 children in Scope
/*3199*/          OPC_CheckChild1Type, MVT::i32,
/*3201*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3202*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3204*/          OPC_Scope, 52, /*->3258*/ // 8 children in Scope
/*3206*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3208*/            OPC_Scope, 23, /*->3233*/ // 2 children in Scope
/*3210*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3212*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3214*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3216*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3219*/              OPC_EmitMergeInputChains1_0,
/*3220*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3233*/            /*Scope*/ 23, /*->3257*/
/*3234*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3236*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3238*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3240*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3243*/              OPC_EmitMergeInputChains1_0,
/*3244*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3257*/            0, /*End of Scope*/
/*3258*/          /*Scope*/ 23, /*->3282*/
/*3259*/            OPC_CheckPredicate, 27, // Predicate_store
/*3261*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3263*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3265*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3268*/            OPC_EmitMergeInputChains1_0,
/*3269*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3282*/          /*Scope*/ 68, /*->3351*/
/*3283*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3285*/            OPC_Scope, 31, /*->3318*/ // 2 children in Scope
/*3287*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3289*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3291*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3293*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3296*/              OPC_EmitMergeInputChains1_0,
/*3297*/              OPC_EmitInteger, MVT::i1, 0, 
/*3300*/              OPC_EmitInteger, MVT::i1, 0, 
/*3303*/              OPC_EmitInteger, MVT::i1, 0, 
/*3306*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3318*/            /*Scope*/ 31, /*->3350*/
/*3319*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3321*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3323*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3325*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3328*/              OPC_EmitMergeInputChains1_0,
/*3329*/              OPC_EmitInteger, MVT::i1, 0, 
/*3332*/              OPC_EmitInteger, MVT::i1, 0, 
/*3335*/              OPC_EmitInteger, MVT::i1, 0, 
/*3338*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3350*/            0, /*End of Scope*/
/*3351*/          /*Scope*/ 31, /*->3383*/
/*3352*/            OPC_CheckPredicate, 27, // Predicate_store
/*3354*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3356*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3358*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3361*/            OPC_EmitMergeInputChains1_0,
/*3362*/            OPC_EmitInteger, MVT::i1, 0, 
/*3365*/            OPC_EmitInteger, MVT::i1, 0, 
/*3368*/            OPC_EmitInteger, MVT::i1, 0, 
/*3371*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3383*/          /*Scope*/ 50, /*->3434*/
/*3384*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3386*/            OPC_Scope, 22, /*->3410*/ // 2 children in Scope
/*3388*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3390*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3392*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3394*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3397*/              OPC_EmitMergeInputChains1_0,
/*3398*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3410*/            /*Scope*/ 22, /*->3433*/
/*3411*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3413*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3415*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3417*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3420*/              OPC_EmitMergeInputChains1_0,
/*3421*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3433*/            0, /*End of Scope*/
/*3434*/          /*Scope*/ 22, /*->3457*/
/*3435*/            OPC_CheckPredicate, 27, // Predicate_store
/*3437*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3439*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3441*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3444*/            OPC_EmitMergeInputChains1_0,
/*3445*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3457*/          /*Scope*/ 70, /*->3528*/
/*3458*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3460*/            OPC_Scope, 32, /*->3494*/ // 2 children in Scope
/*3462*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3464*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3466*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3468*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3471*/              OPC_EmitMergeInputChains1_0,
/*3472*/              OPC_EmitInteger, MVT::i1, 0, 
/*3475*/              OPC_EmitInteger, MVT::i1, 0, 
/*3478*/              OPC_EmitInteger, MVT::i1, 0, 
/*3481*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3494*/            /*Scope*/ 32, /*->3527*/
/*3495*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3497*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3499*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3501*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3504*/              OPC_EmitMergeInputChains1_0,
/*3505*/              OPC_EmitInteger, MVT::i1, 0, 
/*3508*/              OPC_EmitInteger, MVT::i1, 0, 
/*3511*/              OPC_EmitInteger, MVT::i1, 0, 
/*3514*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3527*/            0, /*End of Scope*/
/*3528*/          /*Scope*/ 32, /*->3561*/
/*3529*/            OPC_CheckPredicate, 27, // Predicate_store
/*3531*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3533*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3535*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3538*/            OPC_EmitMergeInputChains1_0,
/*3539*/            OPC_EmitInteger, MVT::i1, 0, 
/*3542*/            OPC_EmitInteger, MVT::i1, 0, 
/*3545*/            OPC_EmitInteger, MVT::i1, 0, 
/*3548*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3561*/          0, /*End of Scope*/
/*3562*/        /*Scope*/ 113, /*->3676*/
/*3563*/          OPC_CheckChild1Type, MVT::v2i32,
/*3565*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3566*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3568*/          OPC_CheckPredicate, 27, // Predicate_store
/*3570*/          OPC_Scope, 21, /*->3593*/ // 4 children in Scope
/*3572*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3574*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3576*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3579*/            OPC_EmitMergeInputChains1_0,
/*3580*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3593*/          /*Scope*/ 29, /*->3623*/
/*3594*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3596*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3598*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3601*/            OPC_EmitMergeInputChains1_0,
/*3602*/            OPC_EmitInteger, MVT::i1, 0, 
/*3605*/            OPC_EmitInteger, MVT::i1, 0, 
/*3608*/            OPC_EmitInteger, MVT::i1, 0, 
/*3611*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3623*/          /*Scope*/ 20, /*->3644*/
/*3624*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3626*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3628*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3631*/            OPC_EmitMergeInputChains1_0,
/*3632*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3644*/          /*Scope*/ 30, /*->3675*/
/*3645*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3647*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3649*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3652*/            OPC_EmitMergeInputChains1_0,
/*3653*/            OPC_EmitInteger, MVT::i1, 0, 
/*3656*/            OPC_EmitInteger, MVT::i1, 0, 
/*3659*/            OPC_EmitInteger, MVT::i1, 0, 
/*3662*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3675*/          0, /*End of Scope*/
/*3676*/        /*Scope*/ 48, /*->3725*/
/*3677*/          OPC_CheckChild1Type, MVT::Untyped,
/*3679*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3680*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3682*/          OPC_CheckPredicate, 27, // Predicate_store
/*3684*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3686*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3688*/          OPC_Scope, 17, /*->3707*/ // 2 children in Scope
/*3690*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3693*/            OPC_EmitMergeInputChains1_0,
/*3694*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3707*/          /*Scope*/ 16, /*->3724*/
/*3708*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3711*/            OPC_EmitMergeInputChains1_0,
/*3712*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3724*/          0, /*End of Scope*/
/*3725*/        /*Scope*/ 113, /*->3839*/
/*3726*/          OPC_CheckChild1Type, MVT::v4i32,
/*3728*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3729*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3731*/          OPC_CheckPredicate, 27, // Predicate_store
/*3733*/          OPC_Scope, 21, /*->3756*/ // 4 children in Scope
/*3735*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3737*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3739*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3742*/            OPC_EmitMergeInputChains1_0,
/*3743*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3756*/          /*Scope*/ 29, /*->3786*/
/*3757*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3759*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3761*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3764*/            OPC_EmitMergeInputChains1_0,
/*3765*/            OPC_EmitInteger, MVT::i1, 0, 
/*3768*/            OPC_EmitInteger, MVT::i1, 0, 
/*3771*/            OPC_EmitInteger, MVT::i1, 0, 
/*3774*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3786*/          /*Scope*/ 20, /*->3807*/
/*3787*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3789*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3791*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3794*/            OPC_EmitMergeInputChains1_0,
/*3795*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3807*/          /*Scope*/ 30, /*->3838*/
/*3808*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3810*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3812*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3815*/            OPC_EmitMergeInputChains1_0,
/*3816*/            OPC_EmitInteger, MVT::i1, 0, 
/*3819*/            OPC_EmitInteger, MVT::i1, 0, 
/*3822*/            OPC_EmitInteger, MVT::i1, 0, 
/*3825*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3838*/          0, /*End of Scope*/
/*3839*/        /*Scope*/ 61|128,1/*189*/, /*->4030*/
/*3841*/          OPC_CheckChild1Type, MVT::i16,
/*3843*/          OPC_RecordChild2, // #2 = $MUBUFScratchOffset:srsrc:soffset:offset
/*3844*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3846*/          OPC_Scope, 33, /*->3881*/ // 6 children in Scope
/*3848*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3850*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3852*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3854*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3856*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3859*/            OPC_EmitMergeInputChains1_0,
/*3860*/            OPC_EmitInteger, MVT::i1, 0, 
/*3863*/            OPC_EmitInteger, MVT::i1, 0, 
/*3866*/            OPC_EmitInteger, MVT::i1, 0, 
/*3869*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3881*/          /*Scope*/ 31, /*->3913*/
/*3882*/            OPC_CheckPredicate, 27, // Predicate_store
/*3884*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3886*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3888*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3891*/            OPC_EmitMergeInputChains1_0,
/*3892*/            OPC_EmitInteger, MVT::i1, 0, 
/*3895*/            OPC_EmitInteger, MVT::i1, 0, 
/*3898*/            OPC_EmitInteger, MVT::i1, 0, 
/*3901*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3913*/          /*Scope*/ 24, /*->3938*/
/*3914*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3916*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3918*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3920*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3922*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3925*/            OPC_EmitMergeInputChains1_0,
/*3926*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3938*/          /*Scope*/ 22, /*->3961*/
/*3939*/            OPC_CheckPredicate, 27, // Predicate_store
/*3941*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3943*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3945*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3948*/            OPC_EmitMergeInputChains1_0,
/*3949*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3961*/          /*Scope*/ 34, /*->3996*/
/*3962*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3964*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3966*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3968*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3970*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3973*/            OPC_EmitMergeInputChains1_0,
/*3974*/            OPC_EmitInteger, MVT::i1, 0, 
/*3977*/            OPC_EmitInteger, MVT::i1, 0, 
/*3980*/            OPC_EmitInteger, MVT::i1, 0, 
/*3983*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3996*/          /*Scope*/ 32, /*->4029*/
/*3997*/            OPC_CheckPredicate, 27, // Predicate_store
/*3999*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4001*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4003*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*4006*/            OPC_EmitMergeInputChains1_0,
/*4007*/            OPC_EmitInteger, MVT::i1, 0, 
/*4010*/            OPC_EmitInteger, MVT::i1, 0, 
/*4013*/            OPC_EmitInteger, MVT::i1, 0, 
/*4016*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4029*/          0, /*End of Scope*/
/*4030*/        0, /*End of Scope*/
/*4031*/      /*Scope*/ 51, /*->4083*/
/*4032*/        OPC_CaptureGlueInput,
/*4033*/        OPC_RecordChild1, // #1 = $value
/*4034*/        OPC_CheckChild1Type, MVT::v2i32,
/*4036*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4037*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4039*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4041*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4043*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*4046*/        OPC_EmitMergeInputChains1_0,
/*4047*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4050*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*4058*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4061*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*4069*/        OPC_EmitInteger, MVT::i1, 0, 
/*4072*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4083*/      /*Scope*/ 28, /*->4112*/
/*4084*/        OPC_RecordChild1, // #1 = $val
/*4085*/        OPC_CheckChild1Type, MVT::i32,
/*4087*/        OPC_RecordChild2, // #2 = $addr
/*4088*/        OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4090*/        OPC_CheckPredicate, 27, // Predicate_store
/*4092*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*4094*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*4096*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*4099*/        OPC_EmitMergeInputChains1_0,
/*4100*/        OPC_EmitInteger, MVT::i32, 0, 
/*4103*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*4112*/      /*Scope*/ 19|128,1/*147*/, /*->4261*/
/*4114*/        OPC_CaptureGlueInput,
/*4115*/        OPC_RecordChild1, // #1 = $value
/*4116*/        OPC_Scope, 84, /*->4202*/ // 2 children in Scope
/*4118*/          OPC_CheckChild1Type, MVT::i32,
/*4120*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4121*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4123*/          OPC_Scope, 52, /*->4177*/ // 2 children in Scope
/*4125*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*4127*/            OPC_Scope, 23, /*->4152*/ // 2 children in Scope
/*4129*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*4131*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4133*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4136*/              OPC_EmitMergeInputChains1_0,
/*4137*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4140*/              OPC_EmitInteger, MVT::i1, 0, 
/*4143*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4152*/            /*Scope*/ 23, /*->4176*/
/*4153*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*4155*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4157*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4160*/              OPC_EmitMergeInputChains1_0,
/*4161*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4164*/              OPC_EmitInteger, MVT::i1, 0, 
/*4167*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4176*/            0, /*End of Scope*/
/*4177*/          /*Scope*/ 23, /*->4201*/
/*4178*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4180*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4182*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4185*/            OPC_EmitMergeInputChains1_0,
/*4186*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4189*/            OPC_EmitInteger, MVT::i1, 0, 
/*4192*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4201*/          0, /*End of Scope*/
/*4202*/        /*Scope*/ 57, /*->4260*/
/*4203*/          OPC_CheckChild1Type, MVT::i16,
/*4205*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4206*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4208*/          OPC_Scope, 25, /*->4235*/ // 2 children in Scope
/*4210*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*4212*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*4214*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4216*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4219*/            OPC_EmitMergeInputChains1_0,
/*4220*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4223*/            OPC_EmitInteger, MVT::i1, 0, 
/*4226*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4235*/          /*Scope*/ 23, /*->4259*/
/*4236*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4238*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4240*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4243*/            OPC_EmitMergeInputChains1_0,
/*4244*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4247*/            OPC_EmitInteger, MVT::i1, 0, 
/*4250*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4259*/          0, /*End of Scope*/
/*4260*/        0, /*End of Scope*/
/*4261*/      /*Scope*/ 5|128,4/*517*/, /*->4780*/
/*4263*/        OPC_RecordChild1, // #1 = $src1
/*4264*/        OPC_Scope, 60|128,2/*316*/, /*->4583*/ // 4 children in Scope
/*4267*/          OPC_CheckChild1Type, MVT::i32,
/*4269*/          OPC_RecordChild2, // #2 = $src0
/*4270*/          OPC_Scope, 99|128,1/*227*/, /*->4500*/ // 2 children in Scope
/*4273*/            OPC_CheckChild2Type, MVT::i32,
/*4275*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4277*/            OPC_Scope, 60, /*->4339*/ // 3 children in Scope
/*4279*/              OPC_CheckPredicate, 27, // Predicate_store
/*4281*/              OPC_CheckPredicate, 17, // Predicate_local_store
/*4283*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4285*/              OPC_EmitMergeInputChains1_0,
/*4286*/              OPC_EmitInteger, MVT::i32, 0, 
/*4289*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4301*/              OPC_EmitInteger, MVT::i32, 0, 
/*4304*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4316*/              OPC_EmitInteger, MVT::i32, 1, 
/*4319*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4322*/              OPC_EmitInteger, MVT::i32, 0, 
/*4325*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*4339*/            /*Scope*/ 126, /*->4466*/
/*4340*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*4342*/              OPC_Scope, 60, /*->4404*/ // 2 children in Scope
/*4344*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4346*/                OPC_CheckPredicate, 17, // Predicate_truncstorei8_local
/*4348*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4350*/                OPC_EmitMergeInputChains1_0,
/*4351*/                OPC_EmitInteger, MVT::i32, 0, 
/*4354*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4366*/                OPC_EmitInteger, MVT::i32, 0, 
/*4369*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4381*/                OPC_EmitInteger, MVT::i32, 1, 
/*4384*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4387*/                OPC_EmitInteger, MVT::i32, 0, 
/*4390*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*4404*/              /*Scope*/ 60, /*->4465*/
/*4405*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4407*/                OPC_CheckPredicate, 17, // Predicate_truncstorei16_local
/*4409*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4411*/                OPC_EmitMergeInputChains1_0,
/*4412*/                OPC_EmitInteger, MVT::i32, 0, 
/*4415*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4427*/                OPC_EmitInteger, MVT::i32, 0, 
/*4430*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4442*/                OPC_EmitInteger, MVT::i32, 1, 
/*4445*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4448*/                OPC_EmitInteger, MVT::i32, 0, 
/*4451*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*4465*/              0, /*End of Scope*/
/*4466*/            /*Scope*/ 32, /*->4499*/
/*4467*/              OPC_CheckPredicate, 27, // Predicate_store
/*4469*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*4471*/              OPC_Scope, 10, /*->4483*/ // 2 children in Scope
/*4473*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4475*/                OPC_EmitMergeInputChains1_0,
/*4476*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4483*/              /*Scope*/ 14, /*->4498*/
/*4484*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4486*/                OPC_EmitMergeInputChains1_0,
/*4487*/                OPC_EmitInteger, MVT::i32, 0, 
/*4490*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4498*/              0, /*End of Scope*/
/*4499*/            0, /*End of Scope*/
/*4500*/          /*Scope*/ 81, /*->4582*/
/*4501*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4503*/            OPC_Scope, 52, /*->4557*/ // 2 children in Scope
/*4505*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*4507*/              OPC_Scope, 23, /*->4532*/ // 2 children in Scope
/*4509*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4511*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4513*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4515*/                OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4518*/                OPC_EmitMergeInputChains1_0,
/*4519*/                OPC_EmitInteger, MVT::i1, 0, 
/*4522*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 3, 1, 4, 6, 5, 
                        // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                        // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4532*/              /*Scope*/ 23, /*->4556*/
/*4533*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4535*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4537*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4539*/                OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4542*/                OPC_EmitMergeInputChains1_0,
/*4543*/                OPC_EmitInteger, MVT::i1, 0, 
/*4546*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 3, 1, 4, 6, 5, 
                        // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = -3
                        // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4556*/              0, /*End of Scope*/
/*4557*/            /*Scope*/ 23, /*->4581*/
/*4558*/              OPC_CheckPredicate, 27, // Predicate_store
/*4560*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*4562*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4564*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4567*/              OPC_EmitMergeInputChains1_0,
/*4568*/              OPC_EmitInteger, MVT::i1, 0, 
/*4571*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                      // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4581*/            0, /*End of Scope*/
/*4582*/          0, /*End of Scope*/
/*4583*/        /*Scope*/ 68, /*->4652*/
/*4584*/          OPC_CheckChild1Type, MVT::v2i32,
/*4586*/          OPC_RecordChild2, // #2 = $index_gpr
/*4587*/          OPC_Scope, 36, /*->4625*/ // 2 children in Scope
/*4589*/            OPC_CheckChild2Type, MVT::i32,
/*4591*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4593*/            OPC_CheckPredicate, 27, // Predicate_store
/*4595*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4597*/            OPC_Scope, 10, /*->4609*/ // 2 children in Scope
/*4599*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4601*/              OPC_EmitMergeInputChains1_0,
/*4602*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4609*/            /*Scope*/ 14, /*->4624*/
/*4610*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4612*/              OPC_EmitMergeInputChains1_0,
/*4613*/              OPC_EmitInteger, MVT::i32, 0, 
/*4616*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4624*/            0, /*End of Scope*/
/*4625*/          /*Scope*/ 25, /*->4651*/
/*4626*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4628*/            OPC_CheckPredicate, 27, // Predicate_store
/*4630*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4632*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4634*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4637*/            OPC_EmitMergeInputChains1_0,
/*4638*/            OPC_EmitInteger, MVT::i1, 0, 
/*4641*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v2i32:v2i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4651*/          0, /*End of Scope*/
/*4652*/        /*Scope*/ 68, /*->4721*/
/*4653*/          OPC_CheckChild1Type, MVT::v4i32,
/*4655*/          OPC_RecordChild2, // #2 = $index_gpr
/*4656*/          OPC_Scope, 36, /*->4694*/ // 2 children in Scope
/*4658*/            OPC_CheckChild2Type, MVT::i32,
/*4660*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4662*/            OPC_CheckPredicate, 27, // Predicate_store
/*4664*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4666*/            OPC_Scope, 10, /*->4678*/ // 2 children in Scope
/*4668*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4670*/              OPC_EmitMergeInputChains1_0,
/*4671*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4678*/            /*Scope*/ 14, /*->4693*/
/*4679*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4681*/              OPC_EmitMergeInputChains1_0,
/*4682*/              OPC_EmitInteger, MVT::i32, 0, 
/*4685*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4693*/            0, /*End of Scope*/
/*4694*/          /*Scope*/ 25, /*->4720*/
/*4695*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4697*/            OPC_CheckPredicate, 27, // Predicate_store
/*4699*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4701*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4703*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4706*/            OPC_EmitMergeInputChains1_0,
/*4707*/            OPC_EmitInteger, MVT::i1, 0, 
/*4710*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v4i32:v4i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$vaddr, ?:v4i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4720*/          0, /*End of Scope*/
/*4721*/        /*Scope*/ 57, /*->4779*/
/*4722*/          OPC_CheckChild1Type, MVT::i16,
/*4724*/          OPC_RecordChild2, // #2 = $FLATAtomic:vaddr:offset:slc
/*4725*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4727*/          OPC_Scope, 25, /*->4754*/ // 2 children in Scope
/*4729*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4731*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4733*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4735*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4737*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4740*/            OPC_EmitMergeInputChains1_0,
/*4741*/            OPC_EmitInteger, MVT::i1, 0, 
/*4744*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                    // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4754*/          /*Scope*/ 23, /*->4778*/
/*4755*/            OPC_CheckPredicate, 27, // Predicate_store
/*4757*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4759*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4761*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4764*/            OPC_EmitMergeInputChains1_0,
/*4765*/            OPC_EmitInteger, MVT::i1, 0, 
/*4768*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4778*/          0, /*End of Scope*/
/*4779*/        0, /*End of Scope*/
/*4780*/      0, /*End of Scope*/
/*4781*/    /*SwitchOpcode*/ 101|128,69|128,3/*58085*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->62871
/*4786*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4787*/      OPC_Scope, 53|128,5/*693*/, /*->5483*/ // 96 children in Scope
/*4790*/        OPC_CheckChild1Integer, 26|128,48/*6170*/, 
/*4793*/        OPC_RecordChild2, // #1 = $rsrc
/*4794*/        OPC_CheckChild2Type, MVT::v4i32,
/*4796*/        OPC_Scope, 72, /*->4870*/ // 4 children in Scope
/*4798*/          OPC_MoveChild3,
/*4799*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4802*/          OPC_CheckType, MVT::i32,
/*4804*/          OPC_MoveParent,
/*4805*/          OPC_RecordChild4, // #2 = $soffset
/*4806*/          OPC_RecordChild5, // #3 = $offset
/*4807*/          OPC_MoveChild5,
/*4808*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4811*/          OPC_MoveParent,
/*4812*/          OPC_MoveChild6,
/*4813*/          OPC_CheckInteger, 0, 
/*4815*/          OPC_MoveParent,
/*4816*/          OPC_MoveChild7,
/*4817*/          OPC_CheckInteger, 0, 
/*4819*/          OPC_MoveParent,
/*4820*/          OPC_MoveChild, 8,
/*4822*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4825*/          OPC_RecordNode, // #4 = $glc
/*4826*/          OPC_MoveParent,
/*4827*/          OPC_MoveChild, 9,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_RecordNode, // #5 = $slc
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveChild, 10,
/*4836*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4839*/          OPC_RecordNode, // #6 = $tfe
/*4840*/          OPC_MoveParent,
/*4841*/          OPC_CheckType, MVT::i32,
/*4843*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4845*/          OPC_EmitMergeInputChains1_0,
/*4846*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4849*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4852*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4855*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4858*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6170:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4870*/        /*Scope*/ 76|128,1/*204*/, /*->5076*/
/*4872*/          OPC_RecordChild3, // #2 = $vaddr
/*4873*/          OPC_Scope, 2|128,1/*130*/, /*->5006*/ // 2 children in Scope
/*4876*/            OPC_CheckChild3Type, MVT::i32,
/*4878*/            OPC_RecordChild4, // #3 = $soffset
/*4879*/            OPC_RecordChild5, // #4 = $offset
/*4880*/            OPC_MoveChild5,
/*4881*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4884*/            OPC_MoveParent,
/*4885*/            OPC_MoveChild6,
/*4886*/            OPC_Scope, 58, /*->4946*/ // 2 children in Scope
/*4888*/              OPC_CheckInteger, 1, 
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveChild7,
/*4892*/              OPC_CheckInteger, 0, 
/*4894*/              OPC_MoveParent,
/*4895*/              OPC_MoveChild, 8,
/*4897*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4900*/              OPC_RecordNode, // #5 = $glc
/*4901*/              OPC_MoveParent,
/*4902*/              OPC_MoveChild, 9,
/*4904*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4907*/              OPC_RecordNode, // #6 = $slc
/*4908*/              OPC_MoveParent,
/*4909*/              OPC_MoveChild, 10,
/*4911*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4914*/              OPC_RecordNode, // #7 = $tfe
/*4915*/              OPC_MoveParent,
/*4916*/              OPC_CheckType, MVT::i32,
/*4918*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4920*/              OPC_EmitMergeInputChains1_0,
/*4921*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4924*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4927*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4930*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4933*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4946*/            /*Scope*/ 58, /*->5005*/
/*4947*/              OPC_CheckInteger, 0, 
/*4949*/              OPC_MoveParent,
/*4950*/              OPC_MoveChild7,
/*4951*/              OPC_CheckInteger, 1, 
/*4953*/              OPC_MoveParent,
/*4954*/              OPC_MoveChild, 8,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4959*/              OPC_RecordNode, // #5 = $glc
/*4960*/              OPC_MoveParent,
/*4961*/              OPC_MoveChild, 9,
/*4963*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4966*/              OPC_RecordNode, // #6 = $slc
/*4967*/              OPC_MoveParent,
/*4968*/              OPC_MoveChild, 10,
/*4970*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4973*/              OPC_RecordNode, // #7 = $tfe
/*4974*/              OPC_MoveParent,
/*4975*/              OPC_CheckType, MVT::i32,
/*4977*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4979*/              OPC_EmitMergeInputChains1_0,
/*4980*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4983*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4986*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4989*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4992*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5005*/            0, /*End of Scope*/
/*5006*/          /*Scope*/ 68, /*->5075*/
/*5007*/            OPC_CheckChild3Type, MVT::v2i32,
/*5009*/            OPC_RecordChild4, // #3 = $soffset
/*5010*/            OPC_RecordChild5, // #4 = $offset
/*5011*/            OPC_MoveChild5,
/*5012*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5015*/            OPC_MoveParent,
/*5016*/            OPC_MoveChild6,
/*5017*/            OPC_CheckInteger, 1, 
/*5019*/            OPC_MoveParent,
/*5020*/            OPC_MoveChild7,
/*5021*/            OPC_CheckInteger, 1, 
/*5023*/            OPC_MoveParent,
/*5024*/            OPC_MoveChild, 8,
/*5026*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5029*/            OPC_RecordNode, // #5 = $glc
/*5030*/            OPC_MoveParent,
/*5031*/            OPC_MoveChild, 9,
/*5033*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5036*/            OPC_RecordNode, // #6 = $slc
/*5037*/            OPC_MoveParent,
/*5038*/            OPC_MoveChild, 10,
/*5040*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5043*/            OPC_RecordNode, // #7 = $tfe
/*5044*/            OPC_MoveParent,
/*5045*/            OPC_CheckType, MVT::i32,
/*5047*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5049*/            OPC_EmitMergeInputChains1_0,
/*5050*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5053*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5056*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5059*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5062*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6170:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5075*/          0, /*End of Scope*/
/*5076*/        /*Scope*/ 103, /*->5180*/
/*5077*/          OPC_MoveChild3,
/*5078*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5081*/          OPC_CheckType, MVT::i32,
/*5083*/          OPC_MoveParent,
/*5084*/          OPC_RecordChild4, // #2 = $soffset
/*5085*/          OPC_RecordChild5, // #3 = $offset
/*5086*/          OPC_MoveChild5,
/*5087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5090*/          OPC_MoveParent,
/*5091*/          OPC_MoveChild6,
/*5092*/          OPC_CheckInteger, 0, 
/*5094*/          OPC_MoveParent,
/*5095*/          OPC_MoveChild7,
/*5096*/          OPC_CheckInteger, 0, 
/*5098*/          OPC_MoveParent,
/*5099*/          OPC_MoveChild, 8,
/*5101*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5104*/          OPC_RecordNode, // #4 = $glc
/*5105*/          OPC_MoveParent,
/*5106*/          OPC_MoveChild, 9,
/*5108*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5111*/          OPC_RecordNode, // #5 = $slc
/*5112*/          OPC_MoveParent,
/*5113*/          OPC_MoveChild, 10,
/*5115*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5118*/          OPC_RecordNode, // #6 = $tfe
/*5119*/          OPC_MoveParent,
/*5120*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->5150
/*5123*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5125*/            OPC_EmitMergeInputChains1_0,
/*5126*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5129*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5132*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5135*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5138*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6170:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5150*/          /*SwitchType*/ 27, MVT::v4i32,// ->5179
/*5152*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5154*/            OPC_EmitMergeInputChains1_0,
/*5155*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5158*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5161*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5164*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5167*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6170:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5179*/          0, // EndSwitchType
/*5180*/        /*Scope*/ 44|128,2/*300*/, /*->5482*/
/*5182*/          OPC_RecordChild3, // #2 = $vaddr
/*5183*/          OPC_Scope, 66|128,1/*194*/, /*->5380*/ // 2 children in Scope
/*5186*/            OPC_CheckChild3Type, MVT::i32,
/*5188*/            OPC_RecordChild4, // #3 = $soffset
/*5189*/            OPC_RecordChild5, // #4 = $offset
/*5190*/            OPC_MoveChild5,
/*5191*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5194*/            OPC_MoveParent,
/*5195*/            OPC_MoveChild6,
/*5196*/            OPC_Scope, 90, /*->5288*/ // 2 children in Scope
/*5198*/              OPC_CheckInteger, 1, 
/*5200*/              OPC_MoveParent,
/*5201*/              OPC_MoveChild7,
/*5202*/              OPC_CheckInteger, 0, 
/*5204*/              OPC_MoveParent,
/*5205*/              OPC_MoveChild, 8,
/*5207*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5210*/              OPC_RecordNode, // #5 = $glc
/*5211*/              OPC_MoveParent,
/*5212*/              OPC_MoveChild, 9,
/*5214*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5217*/              OPC_RecordNode, // #6 = $slc
/*5218*/              OPC_MoveParent,
/*5219*/              OPC_MoveChild, 10,
/*5221*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/              OPC_RecordNode, // #7 = $tfe
/*5225*/              OPC_MoveParent,
/*5226*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5257
/*5229*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5231*/                OPC_EmitMergeInputChains1_0,
/*5232*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5235*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5238*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5241*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5244*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5257*/              /*SwitchType*/ 28, MVT::v4i32,// ->5287
/*5259*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5261*/                OPC_EmitMergeInputChains1_0,
/*5262*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5265*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5268*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5271*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5274*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5287*/              0, // EndSwitchType
/*5288*/            /*Scope*/ 90, /*->5379*/
/*5289*/              OPC_CheckInteger, 0, 
/*5291*/              OPC_MoveParent,
/*5292*/              OPC_MoveChild7,
/*5293*/              OPC_CheckInteger, 1, 
/*5295*/              OPC_MoveParent,
/*5296*/              OPC_MoveChild, 8,
/*5298*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5301*/              OPC_RecordNode, // #5 = $glc
/*5302*/              OPC_MoveParent,
/*5303*/              OPC_MoveChild, 9,
/*5305*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5308*/              OPC_RecordNode, // #6 = $slc
/*5309*/              OPC_MoveParent,
/*5310*/              OPC_MoveChild, 10,
/*5312*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5315*/              OPC_RecordNode, // #7 = $tfe
/*5316*/              OPC_MoveParent,
/*5317*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5348
/*5320*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5322*/                OPC_EmitMergeInputChains1_0,
/*5323*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5326*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5329*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5332*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5335*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5348*/              /*SwitchType*/ 28, MVT::v4i32,// ->5378
/*5350*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5352*/                OPC_EmitMergeInputChains1_0,
/*5353*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5356*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5359*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5362*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5365*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6170:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5378*/              0, // EndSwitchType
/*5379*/            0, /*End of Scope*/
/*5380*/          /*Scope*/ 100, /*->5481*/
/*5381*/            OPC_CheckChild3Type, MVT::v2i32,
/*5383*/            OPC_RecordChild4, // #3 = $soffset
/*5384*/            OPC_RecordChild5, // #4 = $offset
/*5385*/            OPC_MoveChild5,
/*5386*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/            OPC_MoveParent,
/*5390*/            OPC_MoveChild6,
/*5391*/            OPC_CheckInteger, 1, 
/*5393*/            OPC_MoveParent,
/*5394*/            OPC_MoveChild7,
/*5395*/            OPC_CheckInteger, 1, 
/*5397*/            OPC_MoveParent,
/*5398*/            OPC_MoveChild, 8,
/*5400*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5403*/            OPC_RecordNode, // #5 = $glc
/*5404*/            OPC_MoveParent,
/*5405*/            OPC_MoveChild, 9,
/*5407*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5410*/            OPC_RecordNode, // #6 = $slc
/*5411*/            OPC_MoveParent,
/*5412*/            OPC_MoveChild, 10,
/*5414*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5417*/            OPC_RecordNode, // #7 = $tfe
/*5418*/            OPC_MoveParent,
/*5419*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5450
/*5422*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5424*/              OPC_EmitMergeInputChains1_0,
/*5425*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5428*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5431*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5434*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5437*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6170:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5450*/            /*SwitchType*/ 28, MVT::v4i32,// ->5480
/*5452*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5454*/              OPC_EmitMergeInputChains1_0,
/*5455*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5458*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5461*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5464*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5467*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6170:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5480*/            0, // EndSwitchType
/*5481*/          0, /*End of Scope*/
/*5482*/        0, /*End of Scope*/
/*5483*/      /*Scope*/ 17|128,1/*145*/, /*->5630*/
/*5485*/        OPC_CheckChild1Integer, 113|128,2/*369*/, 
/*5488*/        OPC_RecordChild2, // #1 = $vdata_in
/*5489*/        OPC_RecordChild3, // #2 = $rsrc
/*5490*/        OPC_Scope, 58, /*->5550*/ // 2 children in Scope
/*5492*/          OPC_CheckChild4Integer, 0, 
/*5494*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5495*/          OPC_RecordChild6, // #4 = $slc
/*5496*/          OPC_MoveChild6,
/*5497*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5503*/          OPC_Scope, 22, /*->5527*/ // 2 children in Scope
/*5505*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5508*/            OPC_EmitMergeInputChains1_0,
/*5509*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5512*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5515*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5527*/          /*Scope*/ 21, /*->5549*/
/*5528*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5531*/            OPC_EmitMergeInputChains1_0,
/*5532*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5535*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5538*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5549*/          0, /*End of Scope*/
/*5550*/        /*Scope*/ 78, /*->5629*/
/*5551*/          OPC_RecordChild4, // #3 = $vindex
/*5552*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5553*/          OPC_RecordChild6, // #5 = $slc
/*5554*/          OPC_MoveChild6,
/*5555*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/          OPC_MoveParent,
/*5559*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5561*/          OPC_Scope, 42, /*->5605*/ // 2 children in Scope
/*5563*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5566*/            OPC_EmitMergeInputChains1_0,
/*5567*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5570*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5573*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5576*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5587*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5590*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5593*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5605*/          /*Scope*/ 22, /*->5628*/
/*5606*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5609*/            OPC_EmitMergeInputChains1_0,
/*5610*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5613*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5616*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5628*/          0, /*End of Scope*/
/*5629*/        0, /*End of Scope*/
/*5630*/      /*Scope*/ 17|128,1/*145*/, /*->5777*/
/*5632*/        OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*5635*/        OPC_RecordChild2, // #1 = $vdata_in
/*5636*/        OPC_RecordChild3, // #2 = $rsrc
/*5637*/        OPC_Scope, 58, /*->5697*/ // 2 children in Scope
/*5639*/          OPC_CheckChild4Integer, 0, 
/*5641*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5642*/          OPC_RecordChild6, // #4 = $slc
/*5643*/          OPC_MoveChild6,
/*5644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5647*/          OPC_MoveParent,
/*5648*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5650*/          OPC_Scope, 22, /*->5674*/ // 2 children in Scope
/*5652*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5655*/            OPC_EmitMergeInputChains1_0,
/*5656*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5659*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5662*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5674*/          /*Scope*/ 21, /*->5696*/
/*5675*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5678*/            OPC_EmitMergeInputChains1_0,
/*5679*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5682*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5685*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5696*/          0, /*End of Scope*/
/*5697*/        /*Scope*/ 78, /*->5776*/
/*5698*/          OPC_RecordChild4, // #3 = $vindex
/*5699*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5700*/          OPC_RecordChild6, // #5 = $slc
/*5701*/          OPC_MoveChild6,
/*5702*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5705*/          OPC_MoveParent,
/*5706*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5708*/          OPC_Scope, 42, /*->5752*/ // 2 children in Scope
/*5710*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5713*/            OPC_EmitMergeInputChains1_0,
/*5714*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5717*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5720*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5723*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5734*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5737*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5740*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5752*/          /*Scope*/ 22, /*->5775*/
/*5753*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5756*/            OPC_EmitMergeInputChains1_0,
/*5757*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5760*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5763*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5775*/          0, /*End of Scope*/
/*5776*/        0, /*End of Scope*/
/*5777*/      /*Scope*/ 17|128,1/*145*/, /*->5924*/
/*5779*/        OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*5782*/        OPC_RecordChild2, // #1 = $vdata_in
/*5783*/        OPC_RecordChild3, // #2 = $rsrc
/*5784*/        OPC_Scope, 58, /*->5844*/ // 2 children in Scope
/*5786*/          OPC_CheckChild4Integer, 0, 
/*5788*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5789*/          OPC_RecordChild6, // #4 = $slc
/*5790*/          OPC_MoveChild6,
/*5791*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5794*/          OPC_MoveParent,
/*5795*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5797*/          OPC_Scope, 22, /*->5821*/ // 2 children in Scope
/*5799*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5802*/            OPC_EmitMergeInputChains1_0,
/*5803*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5806*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5809*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5821*/          /*Scope*/ 21, /*->5843*/
/*5822*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5825*/            OPC_EmitMergeInputChains1_0,
/*5826*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5829*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5832*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5843*/          0, /*End of Scope*/
/*5844*/        /*Scope*/ 78, /*->5923*/
/*5845*/          OPC_RecordChild4, // #3 = $vindex
/*5846*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5847*/          OPC_RecordChild6, // #5 = $slc
/*5848*/          OPC_MoveChild6,
/*5849*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5852*/          OPC_MoveParent,
/*5853*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5855*/          OPC_Scope, 42, /*->5899*/ // 2 children in Scope
/*5857*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5860*/            OPC_EmitMergeInputChains1_0,
/*5861*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5864*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5867*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5870*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5881*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5884*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5887*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5899*/          /*Scope*/ 22, /*->5922*/
/*5900*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5903*/            OPC_EmitMergeInputChains1_0,
/*5904*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5907*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5910*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5922*/          0, /*End of Scope*/
/*5923*/        0, /*End of Scope*/
/*5924*/      /*Scope*/ 17|128,1/*145*/, /*->6071*/
/*5926*/        OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*5929*/        OPC_RecordChild2, // #1 = $vdata_in
/*5930*/        OPC_RecordChild3, // #2 = $rsrc
/*5931*/        OPC_Scope, 58, /*->5991*/ // 2 children in Scope
/*5933*/          OPC_CheckChild4Integer, 0, 
/*5935*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5936*/          OPC_RecordChild6, // #4 = $slc
/*5937*/          OPC_MoveChild6,
/*5938*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5944*/          OPC_Scope, 22, /*->5968*/ // 2 children in Scope
/*5946*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5949*/            OPC_EmitMergeInputChains1_0,
/*5950*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5953*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5956*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5968*/          /*Scope*/ 21, /*->5990*/
/*5969*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5972*/            OPC_EmitMergeInputChains1_0,
/*5973*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5976*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5979*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5990*/          0, /*End of Scope*/
/*5991*/        /*Scope*/ 78, /*->6070*/
/*5992*/          OPC_RecordChild4, // #3 = $vindex
/*5993*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5994*/          OPC_RecordChild6, // #5 = $slc
/*5995*/          OPC_MoveChild6,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5999*/          OPC_MoveParent,
/*6000*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6002*/          OPC_Scope, 42, /*->6046*/ // 2 children in Scope
/*6004*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6007*/            OPC_EmitMergeInputChains1_0,
/*6008*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6011*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6014*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6017*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6028*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6031*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6034*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6046*/          /*Scope*/ 22, /*->6069*/
/*6047*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6050*/            OPC_EmitMergeInputChains1_0,
/*6051*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6054*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6057*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6069*/          0, /*End of Scope*/
/*6070*/        0, /*End of Scope*/
/*6071*/      /*Scope*/ 17|128,1/*145*/, /*->6218*/
/*6073*/        OPC_CheckChild1Integer, 115|128,2/*371*/, 
/*6076*/        OPC_RecordChild2, // #1 = $vdata_in
/*6077*/        OPC_RecordChild3, // #2 = $rsrc
/*6078*/        OPC_Scope, 58, /*->6138*/ // 2 children in Scope
/*6080*/          OPC_CheckChild4Integer, 0, 
/*6082*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6083*/          OPC_RecordChild6, // #4 = $slc
/*6084*/          OPC_MoveChild6,
/*6085*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6088*/          OPC_MoveParent,
/*6089*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6091*/          OPC_Scope, 22, /*->6115*/ // 2 children in Scope
/*6093*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6096*/            OPC_EmitMergeInputChains1_0,
/*6097*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6100*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6103*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6115*/          /*Scope*/ 21, /*->6137*/
/*6116*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6119*/            OPC_EmitMergeInputChains1_0,
/*6120*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6123*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6126*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6137*/          0, /*End of Scope*/
/*6138*/        /*Scope*/ 78, /*->6217*/
/*6139*/          OPC_RecordChild4, // #3 = $vindex
/*6140*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6141*/          OPC_RecordChild6, // #5 = $slc
/*6142*/          OPC_MoveChild6,
/*6143*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6146*/          OPC_MoveParent,
/*6147*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6149*/          OPC_Scope, 42, /*->6193*/ // 2 children in Scope
/*6151*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6154*/            OPC_EmitMergeInputChains1_0,
/*6155*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6158*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6161*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6164*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6175*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6178*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6181*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6193*/          /*Scope*/ 22, /*->6216*/
/*6194*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6197*/            OPC_EmitMergeInputChains1_0,
/*6198*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6201*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6204*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6216*/          0, /*End of Scope*/
/*6217*/        0, /*End of Scope*/
/*6218*/      /*Scope*/ 17|128,1/*145*/, /*->6365*/
/*6220*/        OPC_CheckChild1Integer, 110|128,2/*366*/, 
/*6223*/        OPC_RecordChild2, // #1 = $vdata_in
/*6224*/        OPC_RecordChild3, // #2 = $rsrc
/*6225*/        OPC_Scope, 58, /*->6285*/ // 2 children in Scope
/*6227*/          OPC_CheckChild4Integer, 0, 
/*6229*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6230*/          OPC_RecordChild6, // #4 = $slc
/*6231*/          OPC_MoveChild6,
/*6232*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6235*/          OPC_MoveParent,
/*6236*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6238*/          OPC_Scope, 22, /*->6262*/ // 2 children in Scope
/*6240*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6243*/            OPC_EmitMergeInputChains1_0,
/*6244*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6247*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6250*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6262*/          /*Scope*/ 21, /*->6284*/
/*6263*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6266*/            OPC_EmitMergeInputChains1_0,
/*6267*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6270*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6273*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6284*/          0, /*End of Scope*/
/*6285*/        /*Scope*/ 78, /*->6364*/
/*6286*/          OPC_RecordChild4, // #3 = $vindex
/*6287*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6288*/          OPC_RecordChild6, // #5 = $slc
/*6289*/          OPC_MoveChild6,
/*6290*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6293*/          OPC_MoveParent,
/*6294*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6296*/          OPC_Scope, 42, /*->6340*/ // 2 children in Scope
/*6298*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6301*/            OPC_EmitMergeInputChains1_0,
/*6302*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6305*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6308*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6311*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6322*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6325*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6328*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6340*/          /*Scope*/ 22, /*->6363*/
/*6341*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6344*/            OPC_EmitMergeInputChains1_0,
/*6345*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6348*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6351*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6363*/          0, /*End of Scope*/
/*6364*/        0, /*End of Scope*/
/*6365*/      /*Scope*/ 17|128,1/*145*/, /*->6512*/
/*6367*/        OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*6370*/        OPC_RecordChild2, // #1 = $vdata_in
/*6371*/        OPC_RecordChild3, // #2 = $rsrc
/*6372*/        OPC_Scope, 58, /*->6432*/ // 2 children in Scope
/*6374*/          OPC_CheckChild4Integer, 0, 
/*6376*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6377*/          OPC_RecordChild6, // #4 = $slc
/*6378*/          OPC_MoveChild6,
/*6379*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6382*/          OPC_MoveParent,
/*6383*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6385*/          OPC_Scope, 22, /*->6409*/ // 2 children in Scope
/*6387*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6390*/            OPC_EmitMergeInputChains1_0,
/*6391*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6394*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6397*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6409*/          /*Scope*/ 21, /*->6431*/
/*6410*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6413*/            OPC_EmitMergeInputChains1_0,
/*6414*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6417*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6420*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6431*/          0, /*End of Scope*/
/*6432*/        /*Scope*/ 78, /*->6511*/
/*6433*/          OPC_RecordChild4, // #3 = $vindex
/*6434*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6435*/          OPC_RecordChild6, // #5 = $slc
/*6436*/          OPC_MoveChild6,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6440*/          OPC_MoveParent,
/*6441*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6443*/          OPC_Scope, 42, /*->6487*/ // 2 children in Scope
/*6445*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6448*/            OPC_EmitMergeInputChains1_0,
/*6449*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6452*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6455*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6458*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6469*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6472*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6475*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6487*/          /*Scope*/ 22, /*->6510*/
/*6488*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6491*/            OPC_EmitMergeInputChains1_0,
/*6492*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6495*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6498*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6510*/          0, /*End of Scope*/
/*6511*/        0, /*End of Scope*/
/*6512*/      /*Scope*/ 17|128,1/*145*/, /*->6659*/
/*6514*/        OPC_CheckChild1Integer, 107|128,2/*363*/, 
/*6517*/        OPC_RecordChild2, // #1 = $vdata_in
/*6518*/        OPC_RecordChild3, // #2 = $rsrc
/*6519*/        OPC_Scope, 58, /*->6579*/ // 2 children in Scope
/*6521*/          OPC_CheckChild4Integer, 0, 
/*6523*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6524*/          OPC_RecordChild6, // #4 = $slc
/*6525*/          OPC_MoveChild6,
/*6526*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6529*/          OPC_MoveParent,
/*6530*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6532*/          OPC_Scope, 22, /*->6556*/ // 2 children in Scope
/*6534*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6537*/            OPC_EmitMergeInputChains1_0,
/*6538*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6541*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6544*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6556*/          /*Scope*/ 21, /*->6578*/
/*6557*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6560*/            OPC_EmitMergeInputChains1_0,
/*6561*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6564*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6567*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6578*/          0, /*End of Scope*/
/*6579*/        /*Scope*/ 78, /*->6658*/
/*6580*/          OPC_RecordChild4, // #3 = $vindex
/*6581*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6582*/          OPC_RecordChild6, // #5 = $slc
/*6583*/          OPC_MoveChild6,
/*6584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6590*/          OPC_Scope, 42, /*->6634*/ // 2 children in Scope
/*6592*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6595*/            OPC_EmitMergeInputChains1_0,
/*6596*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6599*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6602*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6605*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6616*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6619*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6622*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6634*/          /*Scope*/ 22, /*->6657*/
/*6635*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6638*/            OPC_EmitMergeInputChains1_0,
/*6639*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6642*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6645*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6657*/          0, /*End of Scope*/
/*6658*/        0, /*End of Scope*/
/*6659*/      /*Scope*/ 17|128,1/*145*/, /*->6806*/
/*6661*/        OPC_CheckChild1Integer, 109|128,2/*365*/, 
/*6664*/        OPC_RecordChild2, // #1 = $vdata_in
/*6665*/        OPC_RecordChild3, // #2 = $rsrc
/*6666*/        OPC_Scope, 58, /*->6726*/ // 2 children in Scope
/*6668*/          OPC_CheckChild4Integer, 0, 
/*6670*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6671*/          OPC_RecordChild6, // #4 = $slc
/*6672*/          OPC_MoveChild6,
/*6673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6676*/          OPC_MoveParent,
/*6677*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6679*/          OPC_Scope, 22, /*->6703*/ // 2 children in Scope
/*6681*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6684*/            OPC_EmitMergeInputChains1_0,
/*6685*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6688*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6691*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6703*/          /*Scope*/ 21, /*->6725*/
/*6704*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6707*/            OPC_EmitMergeInputChains1_0,
/*6708*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6711*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6714*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6725*/          0, /*End of Scope*/
/*6726*/        /*Scope*/ 78, /*->6805*/
/*6727*/          OPC_RecordChild4, // #3 = $vindex
/*6728*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6729*/          OPC_RecordChild6, // #5 = $slc
/*6730*/          OPC_MoveChild6,
/*6731*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6734*/          OPC_MoveParent,
/*6735*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6737*/          OPC_Scope, 42, /*->6781*/ // 2 children in Scope
/*6739*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6742*/            OPC_EmitMergeInputChains1_0,
/*6743*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6746*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6749*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6752*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6763*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6766*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6769*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6781*/          /*Scope*/ 22, /*->6804*/
/*6782*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6785*/            OPC_EmitMergeInputChains1_0,
/*6786*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6789*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6792*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6804*/          0, /*End of Scope*/
/*6805*/        0, /*End of Scope*/
/*6806*/      /*Scope*/ 17|128,1/*145*/, /*->6953*/
/*6808*/        OPC_CheckChild1Integer, 116|128,2/*372*/, 
/*6811*/        OPC_RecordChild2, // #1 = $vdata_in
/*6812*/        OPC_RecordChild3, // #2 = $rsrc
/*6813*/        OPC_Scope, 58, /*->6873*/ // 2 children in Scope
/*6815*/          OPC_CheckChild4Integer, 0, 
/*6817*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6818*/          OPC_RecordChild6, // #4 = $slc
/*6819*/          OPC_MoveChild6,
/*6820*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6826*/          OPC_Scope, 22, /*->6850*/ // 2 children in Scope
/*6828*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6831*/            OPC_EmitMergeInputChains1_0,
/*6832*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6835*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6838*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6850*/          /*Scope*/ 21, /*->6872*/
/*6851*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6854*/            OPC_EmitMergeInputChains1_0,
/*6855*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6858*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6861*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6872*/          0, /*End of Scope*/
/*6873*/        /*Scope*/ 78, /*->6952*/
/*6874*/          OPC_RecordChild4, // #3 = $vindex
/*6875*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6876*/          OPC_RecordChild6, // #5 = $slc
/*6877*/          OPC_MoveChild6,
/*6878*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6881*/          OPC_MoveParent,
/*6882*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6884*/          OPC_Scope, 42, /*->6928*/ // 2 children in Scope
/*6886*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6889*/            OPC_EmitMergeInputChains1_0,
/*6890*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6893*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6896*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6899*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6910*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6913*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6916*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6928*/          /*Scope*/ 22, /*->6951*/
/*6929*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6932*/            OPC_EmitMergeInputChains1_0,
/*6933*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6936*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6939*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6951*/          0, /*End of Scope*/
/*6952*/        0, /*End of Scope*/
/*6953*/      /*Scope*/ 17|128,2/*273*/, /*->7228*/
/*6955*/        OPC_CheckChild1Integer, 108|128,2/*364*/, 
/*6958*/        OPC_RecordChild2, // #1 = $data
/*6959*/        OPC_RecordChild3, // #2 = $cmp
/*6960*/        OPC_RecordChild4, // #3 = $rsrc
/*6961*/        OPC_Scope, 122, /*->7085*/ // 2 children in Scope
/*6963*/          OPC_MoveChild5,
/*6964*/          OPC_CheckInteger, 0, 
/*6966*/          OPC_MoveParent,
/*6967*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6968*/          OPC_RecordChild7, // #5 = $slc
/*6969*/          OPC_MoveChild7,
/*6970*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6973*/          OPC_MoveParent,
/*6974*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6976*/          OPC_Scope, 53, /*->7031*/ // 2 children in Scope
/*6978*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6981*/            OPC_EmitMergeInputChains1_0,
/*6982*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6985*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6988*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6991*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7002*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7005*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7008*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*7020*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7023*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7031*/          /*Scope*/ 52, /*->7084*/
/*7032*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7035*/            OPC_EmitMergeInputChains1_0,
/*7036*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7039*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7042*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7045*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*7056*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7059*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7062*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*7073*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7076*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7084*/          0, /*End of Scope*/
/*7085*/        /*Scope*/ 12|128,1/*140*/, /*->7227*/
/*7087*/          OPC_RecordChild5, // #4 = $vindex
/*7088*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7089*/          OPC_RecordChild7, // #6 = $slc
/*7090*/          OPC_MoveChild7,
/*7091*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7094*/          OPC_MoveParent,
/*7095*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7097*/          OPC_Scope, 73, /*->7172*/ // 2 children in Scope
/*7099*/            OPC_CheckComplexPat, /*CP*/12, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*7102*/            OPC_EmitMergeInputChains1_0,
/*7103*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7106*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7109*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7112*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*7123*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7126*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7129*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7132*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*7143*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7146*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7149*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*7161*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7164*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7172*/          /*Scope*/ 53, /*->7226*/
/*7173*/            OPC_CheckComplexPat, /*CP*/13, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*7176*/            OPC_EmitMergeInputChains1_0,
/*7177*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7180*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7183*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7186*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7197*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7200*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7203*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*7215*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7218*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7226*/          0, /*End of Scope*/
/*7227*/        0, /*End of Scope*/
/*7228*/      /*Scope*/ 71|128,1/*199*/, /*->7429*/
/*7230*/        OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*7233*/        OPC_RecordChild2, // #1 = $vdata
/*7234*/        OPC_RecordChild3, // #2 = $addr
/*7235*/        OPC_Scope, 63, /*->7300*/ // 3 children in Scope
/*7237*/          OPC_CheckChild3Type, MVT::i32,
/*7239*/          OPC_RecordChild4, // #3 = $rsrc
/*7240*/          OPC_RecordChild5, // #4 = $r128
/*7241*/          OPC_MoveChild5,
/*7242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7245*/          OPC_MoveParent,
/*7246*/          OPC_RecordChild6, // #5 = $da
/*7247*/          OPC_MoveChild6,
/*7248*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7251*/          OPC_MoveParent,
/*7252*/          OPC_RecordChild7, // #6 = $slc
/*7253*/          OPC_MoveChild7,
/*7254*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_EmitMergeInputChains1_0,
/*7259*/          OPC_EmitInteger, MVT::i16, 1, 
/*7262*/          OPC_EmitInteger, MVT::i1, 1, 
/*7265*/          OPC_EmitInteger, MVT::i1, 1, 
/*7268*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7271*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7274*/          OPC_EmitInteger, MVT::i1, 0, 
/*7277*/          OPC_EmitInteger, MVT::i1, 0, 
/*7280*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7283*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7300*/        /*Scope*/ 63, /*->7364*/
/*7301*/          OPC_CheckChild3Type, MVT::v2i32,
/*7303*/          OPC_RecordChild4, // #3 = $rsrc
/*7304*/          OPC_RecordChild5, // #4 = $r128
/*7305*/          OPC_MoveChild5,
/*7306*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7309*/          OPC_MoveParent,
/*7310*/          OPC_RecordChild6, // #5 = $da
/*7311*/          OPC_MoveChild6,
/*7312*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7315*/          OPC_MoveParent,
/*7316*/          OPC_RecordChild7, // #6 = $slc
/*7317*/          OPC_MoveChild7,
/*7318*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7321*/          OPC_MoveParent,
/*7322*/          OPC_EmitMergeInputChains1_0,
/*7323*/          OPC_EmitInteger, MVT::i16, 1, 
/*7326*/          OPC_EmitInteger, MVT::i1, 1, 
/*7329*/          OPC_EmitInteger, MVT::i1, 1, 
/*7332*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7335*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7338*/          OPC_EmitInteger, MVT::i1, 0, 
/*7341*/          OPC_EmitInteger, MVT::i1, 0, 
/*7344*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7347*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7364*/        /*Scope*/ 63, /*->7428*/
/*7365*/          OPC_CheckChild3Type, MVT::v4i32,
/*7367*/          OPC_RecordChild4, // #3 = $rsrc
/*7368*/          OPC_RecordChild5, // #4 = $r128
/*7369*/          OPC_MoveChild5,
/*7370*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7373*/          OPC_MoveParent,
/*7374*/          OPC_RecordChild6, // #5 = $da
/*7375*/          OPC_MoveChild6,
/*7376*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7379*/          OPC_MoveParent,
/*7380*/          OPC_RecordChild7, // #6 = $slc
/*7381*/          OPC_MoveChild7,
/*7382*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7385*/          OPC_MoveParent,
/*7386*/          OPC_EmitMergeInputChains1_0,
/*7387*/          OPC_EmitInteger, MVT::i16, 1, 
/*7390*/          OPC_EmitInteger, MVT::i1, 1, 
/*7393*/          OPC_EmitInteger, MVT::i1, 1, 
/*7396*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7399*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7402*/          OPC_EmitInteger, MVT::i1, 0, 
/*7405*/          OPC_EmitInteger, MVT::i1, 0, 
/*7408*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7411*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7428*/        0, /*End of Scope*/
/*7429*/      /*Scope*/ 71|128,1/*199*/, /*->7630*/
/*7431*/        OPC_CheckChild1Integer, 28|128,3/*412*/, 
/*7434*/        OPC_RecordChild2, // #1 = $vdata
/*7435*/        OPC_RecordChild3, // #2 = $addr
/*7436*/        OPC_Scope, 63, /*->7501*/ // 3 children in Scope
/*7438*/          OPC_CheckChild3Type, MVT::i32,
/*7440*/          OPC_RecordChild4, // #3 = $rsrc
/*7441*/          OPC_RecordChild5, // #4 = $r128
/*7442*/          OPC_MoveChild5,
/*7443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7446*/          OPC_MoveParent,
/*7447*/          OPC_RecordChild6, // #5 = $da
/*7448*/          OPC_MoveChild6,
/*7449*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7452*/          OPC_MoveParent,
/*7453*/          OPC_RecordChild7, // #6 = $slc
/*7454*/          OPC_MoveChild7,
/*7455*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7458*/          OPC_MoveParent,
/*7459*/          OPC_EmitMergeInputChains1_0,
/*7460*/          OPC_EmitInteger, MVT::i16, 1, 
/*7463*/          OPC_EmitInteger, MVT::i1, 1, 
/*7466*/          OPC_EmitInteger, MVT::i1, 1, 
/*7469*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7472*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7475*/          OPC_EmitInteger, MVT::i1, 0, 
/*7478*/          OPC_EmitInteger, MVT::i1, 0, 
/*7481*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7484*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 412:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7501*/        /*Scope*/ 63, /*->7565*/
/*7502*/          OPC_CheckChild3Type, MVT::v2i32,
/*7504*/          OPC_RecordChild4, // #3 = $rsrc
/*7505*/          OPC_RecordChild5, // #4 = $r128
/*7506*/          OPC_MoveChild5,
/*7507*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_RecordChild6, // #5 = $da
/*7512*/          OPC_MoveChild6,
/*7513*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7516*/          OPC_MoveParent,
/*7517*/          OPC_RecordChild7, // #6 = $slc
/*7518*/          OPC_MoveChild7,
/*7519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7522*/          OPC_MoveParent,
/*7523*/          OPC_EmitMergeInputChains1_0,
/*7524*/          OPC_EmitInteger, MVT::i16, 1, 
/*7527*/          OPC_EmitInteger, MVT::i1, 1, 
/*7530*/          OPC_EmitInteger, MVT::i1, 1, 
/*7533*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7536*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7539*/          OPC_EmitInteger, MVT::i1, 0, 
/*7542*/          OPC_EmitInteger, MVT::i1, 0, 
/*7545*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7548*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 412:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7565*/        /*Scope*/ 63, /*->7629*/
/*7566*/          OPC_CheckChild3Type, MVT::v4i32,
/*7568*/          OPC_RecordChild4, // #3 = $rsrc
/*7569*/          OPC_RecordChild5, // #4 = $r128
/*7570*/          OPC_MoveChild5,
/*7571*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7574*/          OPC_MoveParent,
/*7575*/          OPC_RecordChild6, // #5 = $da
/*7576*/          OPC_MoveChild6,
/*7577*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7580*/          OPC_MoveParent,
/*7581*/          OPC_RecordChild7, // #6 = $slc
/*7582*/          OPC_MoveChild7,
/*7583*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7586*/          OPC_MoveParent,
/*7587*/          OPC_EmitMergeInputChains1_0,
/*7588*/          OPC_EmitInteger, MVT::i16, 1, 
/*7591*/          OPC_EmitInteger, MVT::i1, 1, 
/*7594*/          OPC_EmitInteger, MVT::i1, 1, 
/*7597*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7600*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7603*/          OPC_EmitInteger, MVT::i1, 0, 
/*7606*/          OPC_EmitInteger, MVT::i1, 0, 
/*7609*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7612*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 412:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7629*/        0, /*End of Scope*/
/*7630*/      /*Scope*/ 71|128,1/*199*/, /*->7831*/
/*7632*/        OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*7635*/        OPC_RecordChild2, // #1 = $vdata
/*7636*/        OPC_RecordChild3, // #2 = $addr
/*7637*/        OPC_Scope, 63, /*->7702*/ // 3 children in Scope
/*7639*/          OPC_CheckChild3Type, MVT::i32,
/*7641*/          OPC_RecordChild4, // #3 = $rsrc
/*7642*/          OPC_RecordChild5, // #4 = $r128
/*7643*/          OPC_MoveChild5,
/*7644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7647*/          OPC_MoveParent,
/*7648*/          OPC_RecordChild6, // #5 = $da
/*7649*/          OPC_MoveChild6,
/*7650*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7653*/          OPC_MoveParent,
/*7654*/          OPC_RecordChild7, // #6 = $slc
/*7655*/          OPC_MoveChild7,
/*7656*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7659*/          OPC_MoveParent,
/*7660*/          OPC_EmitMergeInputChains1_0,
/*7661*/          OPC_EmitInteger, MVT::i16, 1, 
/*7664*/          OPC_EmitInteger, MVT::i1, 1, 
/*7667*/          OPC_EmitInteger, MVT::i1, 1, 
/*7670*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7673*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7676*/          OPC_EmitInteger, MVT::i1, 0, 
/*7679*/          OPC_EmitInteger, MVT::i1, 0, 
/*7682*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7685*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7702*/        /*Scope*/ 63, /*->7766*/
/*7703*/          OPC_CheckChild3Type, MVT::v2i32,
/*7705*/          OPC_RecordChild4, // #3 = $rsrc
/*7706*/          OPC_RecordChild5, // #4 = $r128
/*7707*/          OPC_MoveChild5,
/*7708*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7711*/          OPC_MoveParent,
/*7712*/          OPC_RecordChild6, // #5 = $da
/*7713*/          OPC_MoveChild6,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7717*/          OPC_MoveParent,
/*7718*/          OPC_RecordChild7, // #6 = $slc
/*7719*/          OPC_MoveChild7,
/*7720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7723*/          OPC_MoveParent,
/*7724*/          OPC_EmitMergeInputChains1_0,
/*7725*/          OPC_EmitInteger, MVT::i16, 1, 
/*7728*/          OPC_EmitInteger, MVT::i1, 1, 
/*7731*/          OPC_EmitInteger, MVT::i1, 1, 
/*7734*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7737*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7740*/          OPC_EmitInteger, MVT::i1, 0, 
/*7743*/          OPC_EmitInteger, MVT::i1, 0, 
/*7746*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7749*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7766*/        /*Scope*/ 63, /*->7830*/
/*7767*/          OPC_CheckChild3Type, MVT::v4i32,
/*7769*/          OPC_RecordChild4, // #3 = $rsrc
/*7770*/          OPC_RecordChild5, // #4 = $r128
/*7771*/          OPC_MoveChild5,
/*7772*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7775*/          OPC_MoveParent,
/*7776*/          OPC_RecordChild6, // #5 = $da
/*7777*/          OPC_MoveChild6,
/*7778*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7781*/          OPC_MoveParent,
/*7782*/          OPC_RecordChild7, // #6 = $slc
/*7783*/          OPC_MoveChild7,
/*7784*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7787*/          OPC_MoveParent,
/*7788*/          OPC_EmitMergeInputChains1_0,
/*7789*/          OPC_EmitInteger, MVT::i16, 1, 
/*7792*/          OPC_EmitInteger, MVT::i1, 1, 
/*7795*/          OPC_EmitInteger, MVT::i1, 1, 
/*7798*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7801*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7804*/          OPC_EmitInteger, MVT::i1, 0, 
/*7807*/          OPC_EmitInteger, MVT::i1, 0, 
/*7810*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7813*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7830*/        0, /*End of Scope*/
/*7831*/      /*Scope*/ 71|128,1/*199*/, /*->8032*/
/*7833*/        OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*7836*/        OPC_RecordChild2, // #1 = $vdata
/*7837*/        OPC_RecordChild3, // #2 = $addr
/*7838*/        OPC_Scope, 63, /*->7903*/ // 3 children in Scope
/*7840*/          OPC_CheckChild3Type, MVT::i32,
/*7842*/          OPC_RecordChild4, // #3 = $rsrc
/*7843*/          OPC_RecordChild5, // #4 = $r128
/*7844*/          OPC_MoveChild5,
/*7845*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7848*/          OPC_MoveParent,
/*7849*/          OPC_RecordChild6, // #5 = $da
/*7850*/          OPC_MoveChild6,
/*7851*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7854*/          OPC_MoveParent,
/*7855*/          OPC_RecordChild7, // #6 = $slc
/*7856*/          OPC_MoveChild7,
/*7857*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7860*/          OPC_MoveParent,
/*7861*/          OPC_EmitMergeInputChains1_0,
/*7862*/          OPC_EmitInteger, MVT::i16, 1, 
/*7865*/          OPC_EmitInteger, MVT::i1, 1, 
/*7868*/          OPC_EmitInteger, MVT::i1, 1, 
/*7871*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7874*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7877*/          OPC_EmitInteger, MVT::i1, 0, 
/*7880*/          OPC_EmitInteger, MVT::i1, 0, 
/*7883*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7886*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7903*/        /*Scope*/ 63, /*->7967*/
/*7904*/          OPC_CheckChild3Type, MVT::v2i32,
/*7906*/          OPC_RecordChild4, // #3 = $rsrc
/*7907*/          OPC_RecordChild5, // #4 = $r128
/*7908*/          OPC_MoveChild5,
/*7909*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_RecordChild6, // #5 = $da
/*7914*/          OPC_MoveChild6,
/*7915*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7918*/          OPC_MoveParent,
/*7919*/          OPC_RecordChild7, // #6 = $slc
/*7920*/          OPC_MoveChild7,
/*7921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_EmitMergeInputChains1_0,
/*7926*/          OPC_EmitInteger, MVT::i16, 1, 
/*7929*/          OPC_EmitInteger, MVT::i1, 1, 
/*7932*/          OPC_EmitInteger, MVT::i1, 1, 
/*7935*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7938*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7941*/          OPC_EmitInteger, MVT::i1, 0, 
/*7944*/          OPC_EmitInteger, MVT::i1, 0, 
/*7947*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7950*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7967*/        /*Scope*/ 63, /*->8031*/
/*7968*/          OPC_CheckChild3Type, MVT::v4i32,
/*7970*/          OPC_RecordChild4, // #3 = $rsrc
/*7971*/          OPC_RecordChild5, // #4 = $r128
/*7972*/          OPC_MoveChild5,
/*7973*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7976*/          OPC_MoveParent,
/*7977*/          OPC_RecordChild6, // #5 = $da
/*7978*/          OPC_MoveChild6,
/*7979*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7982*/          OPC_MoveParent,
/*7983*/          OPC_RecordChild7, // #6 = $slc
/*7984*/          OPC_MoveChild7,
/*7985*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7988*/          OPC_MoveParent,
/*7989*/          OPC_EmitMergeInputChains1_0,
/*7990*/          OPC_EmitInteger, MVT::i16, 1, 
/*7993*/          OPC_EmitInteger, MVT::i1, 1, 
/*7996*/          OPC_EmitInteger, MVT::i1, 1, 
/*7999*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8002*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8005*/          OPC_EmitInteger, MVT::i1, 0, 
/*8008*/          OPC_EmitInteger, MVT::i1, 0, 
/*8011*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8014*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8031*/        0, /*End of Scope*/
/*8032*/      /*Scope*/ 71|128,1/*199*/, /*->8233*/
/*8034*/        OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*8037*/        OPC_RecordChild2, // #1 = $vdata
/*8038*/        OPC_RecordChild3, // #2 = $addr
/*8039*/        OPC_Scope, 63, /*->8104*/ // 3 children in Scope
/*8041*/          OPC_CheckChild3Type, MVT::i32,
/*8043*/          OPC_RecordChild4, // #3 = $rsrc
/*8044*/          OPC_RecordChild5, // #4 = $r128
/*8045*/          OPC_MoveChild5,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8049*/          OPC_MoveParent,
/*8050*/          OPC_RecordChild6, // #5 = $da
/*8051*/          OPC_MoveChild6,
/*8052*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8055*/          OPC_MoveParent,
/*8056*/          OPC_RecordChild7, // #6 = $slc
/*8057*/          OPC_MoveChild7,
/*8058*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8061*/          OPC_MoveParent,
/*8062*/          OPC_EmitMergeInputChains1_0,
/*8063*/          OPC_EmitInteger, MVT::i16, 1, 
/*8066*/          OPC_EmitInteger, MVT::i1, 1, 
/*8069*/          OPC_EmitInteger, MVT::i1, 1, 
/*8072*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8075*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8078*/          OPC_EmitInteger, MVT::i1, 0, 
/*8081*/          OPC_EmitInteger, MVT::i1, 0, 
/*8084*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8104*/        /*Scope*/ 63, /*->8168*/
/*8105*/          OPC_CheckChild3Type, MVT::v2i32,
/*8107*/          OPC_RecordChild4, // #3 = $rsrc
/*8108*/          OPC_RecordChild5, // #4 = $r128
/*8109*/          OPC_MoveChild5,
/*8110*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8113*/          OPC_MoveParent,
/*8114*/          OPC_RecordChild6, // #5 = $da
/*8115*/          OPC_MoveChild6,
/*8116*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8119*/          OPC_MoveParent,
/*8120*/          OPC_RecordChild7, // #6 = $slc
/*8121*/          OPC_MoveChild7,
/*8122*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8125*/          OPC_MoveParent,
/*8126*/          OPC_EmitMergeInputChains1_0,
/*8127*/          OPC_EmitInteger, MVT::i16, 1, 
/*8130*/          OPC_EmitInteger, MVT::i1, 1, 
/*8133*/          OPC_EmitInteger, MVT::i1, 1, 
/*8136*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8139*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8142*/          OPC_EmitInteger, MVT::i1, 0, 
/*8145*/          OPC_EmitInteger, MVT::i1, 0, 
/*8148*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8151*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8168*/        /*Scope*/ 63, /*->8232*/
/*8169*/          OPC_CheckChild3Type, MVT::v4i32,
/*8171*/          OPC_RecordChild4, // #3 = $rsrc
/*8172*/          OPC_RecordChild5, // #4 = $r128
/*8173*/          OPC_MoveChild5,
/*8174*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8177*/          OPC_MoveParent,
/*8178*/          OPC_RecordChild6, // #5 = $da
/*8179*/          OPC_MoveChild6,
/*8180*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8183*/          OPC_MoveParent,
/*8184*/          OPC_RecordChild7, // #6 = $slc
/*8185*/          OPC_MoveChild7,
/*8186*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8189*/          OPC_MoveParent,
/*8190*/          OPC_EmitMergeInputChains1_0,
/*8191*/          OPC_EmitInteger, MVT::i16, 1, 
/*8194*/          OPC_EmitInteger, MVT::i1, 1, 
/*8197*/          OPC_EmitInteger, MVT::i1, 1, 
/*8200*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8203*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8206*/          OPC_EmitInteger, MVT::i1, 0, 
/*8209*/          OPC_EmitInteger, MVT::i1, 0, 
/*8212*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8215*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8232*/        0, /*End of Scope*/
/*8233*/      /*Scope*/ 71|128,1/*199*/, /*->8434*/
/*8235*/        OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*8238*/        OPC_RecordChild2, // #1 = $vdata
/*8239*/        OPC_RecordChild3, // #2 = $addr
/*8240*/        OPC_Scope, 63, /*->8305*/ // 3 children in Scope
/*8242*/          OPC_CheckChild3Type, MVT::i32,
/*8244*/          OPC_RecordChild4, // #3 = $rsrc
/*8245*/          OPC_RecordChild5, // #4 = $r128
/*8246*/          OPC_MoveChild5,
/*8247*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8250*/          OPC_MoveParent,
/*8251*/          OPC_RecordChild6, // #5 = $da
/*8252*/          OPC_MoveChild6,
/*8253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8256*/          OPC_MoveParent,
/*8257*/          OPC_RecordChild7, // #6 = $slc
/*8258*/          OPC_MoveChild7,
/*8259*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8262*/          OPC_MoveParent,
/*8263*/          OPC_EmitMergeInputChains1_0,
/*8264*/          OPC_EmitInteger, MVT::i16, 1, 
/*8267*/          OPC_EmitInteger, MVT::i1, 1, 
/*8270*/          OPC_EmitInteger, MVT::i1, 1, 
/*8273*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8276*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8279*/          OPC_EmitInteger, MVT::i1, 0, 
/*8282*/          OPC_EmitInteger, MVT::i1, 0, 
/*8285*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8288*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8305*/        /*Scope*/ 63, /*->8369*/
/*8306*/          OPC_CheckChild3Type, MVT::v2i32,
/*8308*/          OPC_RecordChild4, // #3 = $rsrc
/*8309*/          OPC_RecordChild5, // #4 = $r128
/*8310*/          OPC_MoveChild5,
/*8311*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8314*/          OPC_MoveParent,
/*8315*/          OPC_RecordChild6, // #5 = $da
/*8316*/          OPC_MoveChild6,
/*8317*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8320*/          OPC_MoveParent,
/*8321*/          OPC_RecordChild7, // #6 = $slc
/*8322*/          OPC_MoveChild7,
/*8323*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8326*/          OPC_MoveParent,
/*8327*/          OPC_EmitMergeInputChains1_0,
/*8328*/          OPC_EmitInteger, MVT::i16, 1, 
/*8331*/          OPC_EmitInteger, MVT::i1, 1, 
/*8334*/          OPC_EmitInteger, MVT::i1, 1, 
/*8337*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8340*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8343*/          OPC_EmitInteger, MVT::i1, 0, 
/*8346*/          OPC_EmitInteger, MVT::i1, 0, 
/*8349*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8369*/        /*Scope*/ 63, /*->8433*/
/*8370*/          OPC_CheckChild3Type, MVT::v4i32,
/*8372*/          OPC_RecordChild4, // #3 = $rsrc
/*8373*/          OPC_RecordChild5, // #4 = $r128
/*8374*/          OPC_MoveChild5,
/*8375*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8378*/          OPC_MoveParent,
/*8379*/          OPC_RecordChild6, // #5 = $da
/*8380*/          OPC_MoveChild6,
/*8381*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8384*/          OPC_MoveParent,
/*8385*/          OPC_RecordChild7, // #6 = $slc
/*8386*/          OPC_MoveChild7,
/*8387*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8390*/          OPC_MoveParent,
/*8391*/          OPC_EmitMergeInputChains1_0,
/*8392*/          OPC_EmitInteger, MVT::i16, 1, 
/*8395*/          OPC_EmitInteger, MVT::i1, 1, 
/*8398*/          OPC_EmitInteger, MVT::i1, 1, 
/*8401*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8404*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8407*/          OPC_EmitInteger, MVT::i1, 0, 
/*8410*/          OPC_EmitInteger, MVT::i1, 0, 
/*8413*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8416*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8433*/        0, /*End of Scope*/
/*8434*/      /*Scope*/ 71|128,1/*199*/, /*->8635*/
/*8436*/        OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*8439*/        OPC_RecordChild2, // #1 = $vdata
/*8440*/        OPC_RecordChild3, // #2 = $addr
/*8441*/        OPC_Scope, 63, /*->8506*/ // 3 children in Scope
/*8443*/          OPC_CheckChild3Type, MVT::i32,
/*8445*/          OPC_RecordChild4, // #3 = $rsrc
/*8446*/          OPC_RecordChild5, // #4 = $r128
/*8447*/          OPC_MoveChild5,
/*8448*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8451*/          OPC_MoveParent,
/*8452*/          OPC_RecordChild6, // #5 = $da
/*8453*/          OPC_MoveChild6,
/*8454*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8457*/          OPC_MoveParent,
/*8458*/          OPC_RecordChild7, // #6 = $slc
/*8459*/          OPC_MoveChild7,
/*8460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8463*/          OPC_MoveParent,
/*8464*/          OPC_EmitMergeInputChains1_0,
/*8465*/          OPC_EmitInteger, MVT::i16, 1, 
/*8468*/          OPC_EmitInteger, MVT::i1, 1, 
/*8471*/          OPC_EmitInteger, MVT::i1, 1, 
/*8474*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8477*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8480*/          OPC_EmitInteger, MVT::i1, 0, 
/*8483*/          OPC_EmitInteger, MVT::i1, 0, 
/*8486*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8489*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8506*/        /*Scope*/ 63, /*->8570*/
/*8507*/          OPC_CheckChild3Type, MVT::v2i32,
/*8509*/          OPC_RecordChild4, // #3 = $rsrc
/*8510*/          OPC_RecordChild5, // #4 = $r128
/*8511*/          OPC_MoveChild5,
/*8512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8515*/          OPC_MoveParent,
/*8516*/          OPC_RecordChild6, // #5 = $da
/*8517*/          OPC_MoveChild6,
/*8518*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8521*/          OPC_MoveParent,
/*8522*/          OPC_RecordChild7, // #6 = $slc
/*8523*/          OPC_MoveChild7,
/*8524*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8527*/          OPC_MoveParent,
/*8528*/          OPC_EmitMergeInputChains1_0,
/*8529*/          OPC_EmitInteger, MVT::i16, 1, 
/*8532*/          OPC_EmitInteger, MVT::i1, 1, 
/*8535*/          OPC_EmitInteger, MVT::i1, 1, 
/*8538*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8541*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8544*/          OPC_EmitInteger, MVT::i1, 0, 
/*8547*/          OPC_EmitInteger, MVT::i1, 0, 
/*8550*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8553*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8570*/        /*Scope*/ 63, /*->8634*/
/*8571*/          OPC_CheckChild3Type, MVT::v4i32,
/*8573*/          OPC_RecordChild4, // #3 = $rsrc
/*8574*/          OPC_RecordChild5, // #4 = $r128
/*8575*/          OPC_MoveChild5,
/*8576*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8579*/          OPC_MoveParent,
/*8580*/          OPC_RecordChild6, // #5 = $da
/*8581*/          OPC_MoveChild6,
/*8582*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8585*/          OPC_MoveParent,
/*8586*/          OPC_RecordChild7, // #6 = $slc
/*8587*/          OPC_MoveChild7,
/*8588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8591*/          OPC_MoveParent,
/*8592*/          OPC_EmitMergeInputChains1_0,
/*8593*/          OPC_EmitInteger, MVT::i16, 1, 
/*8596*/          OPC_EmitInteger, MVT::i1, 1, 
/*8599*/          OPC_EmitInteger, MVT::i1, 1, 
/*8602*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8605*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8608*/          OPC_EmitInteger, MVT::i1, 0, 
/*8611*/          OPC_EmitInteger, MVT::i1, 0, 
/*8614*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8634*/        0, /*End of Scope*/
/*8635*/      /*Scope*/ 71|128,1/*199*/, /*->8836*/
/*8637*/        OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*8640*/        OPC_RecordChild2, // #1 = $vdata
/*8641*/        OPC_RecordChild3, // #2 = $addr
/*8642*/        OPC_Scope, 63, /*->8707*/ // 3 children in Scope
/*8644*/          OPC_CheckChild3Type, MVT::i32,
/*8646*/          OPC_RecordChild4, // #3 = $rsrc
/*8647*/          OPC_RecordChild5, // #4 = $r128
/*8648*/          OPC_MoveChild5,
/*8649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8652*/          OPC_MoveParent,
/*8653*/          OPC_RecordChild6, // #5 = $da
/*8654*/          OPC_MoveChild6,
/*8655*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8658*/          OPC_MoveParent,
/*8659*/          OPC_RecordChild7, // #6 = $slc
/*8660*/          OPC_MoveChild7,
/*8661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_EmitMergeInputChains1_0,
/*8666*/          OPC_EmitInteger, MVT::i16, 1, 
/*8669*/          OPC_EmitInteger, MVT::i1, 1, 
/*8672*/          OPC_EmitInteger, MVT::i1, 1, 
/*8675*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8678*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8681*/          OPC_EmitInteger, MVT::i1, 0, 
/*8684*/          OPC_EmitInteger, MVT::i1, 0, 
/*8687*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8690*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 413:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8707*/        /*Scope*/ 63, /*->8771*/
/*8708*/          OPC_CheckChild3Type, MVT::v2i32,
/*8710*/          OPC_RecordChild4, // #3 = $rsrc
/*8711*/          OPC_RecordChild5, // #4 = $r128
/*8712*/          OPC_MoveChild5,
/*8713*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8716*/          OPC_MoveParent,
/*8717*/          OPC_RecordChild6, // #5 = $da
/*8718*/          OPC_MoveChild6,
/*8719*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8722*/          OPC_MoveParent,
/*8723*/          OPC_RecordChild7, // #6 = $slc
/*8724*/          OPC_MoveChild7,
/*8725*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8728*/          OPC_MoveParent,
/*8729*/          OPC_EmitMergeInputChains1_0,
/*8730*/          OPC_EmitInteger, MVT::i16, 1, 
/*8733*/          OPC_EmitInteger, MVT::i1, 1, 
/*8736*/          OPC_EmitInteger, MVT::i1, 1, 
/*8739*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8742*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8745*/          OPC_EmitInteger, MVT::i1, 0, 
/*8748*/          OPC_EmitInteger, MVT::i1, 0, 
/*8751*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8754*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 413:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8771*/        /*Scope*/ 63, /*->8835*/
/*8772*/          OPC_CheckChild3Type, MVT::v4i32,
/*8774*/          OPC_RecordChild4, // #3 = $rsrc
/*8775*/          OPC_RecordChild5, // #4 = $r128
/*8776*/          OPC_MoveChild5,
/*8777*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8780*/          OPC_MoveParent,
/*8781*/          OPC_RecordChild6, // #5 = $da
/*8782*/          OPC_MoveChild6,
/*8783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8786*/          OPC_MoveParent,
/*8787*/          OPC_RecordChild7, // #6 = $slc
/*8788*/          OPC_MoveChild7,
/*8789*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8792*/          OPC_MoveParent,
/*8793*/          OPC_EmitMergeInputChains1_0,
/*8794*/          OPC_EmitInteger, MVT::i16, 1, 
/*8797*/          OPC_EmitInteger, MVT::i1, 1, 
/*8800*/          OPC_EmitInteger, MVT::i1, 1, 
/*8803*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8806*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8809*/          OPC_EmitInteger, MVT::i1, 0, 
/*8812*/          OPC_EmitInteger, MVT::i1, 0, 
/*8815*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8818*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 413:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8835*/        0, /*End of Scope*/
/*8836*/      /*Scope*/ 71|128,1/*199*/, /*->9037*/
/*8838*/        OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*8841*/        OPC_RecordChild2, // #1 = $vdata
/*8842*/        OPC_RecordChild3, // #2 = $addr
/*8843*/        OPC_Scope, 63, /*->8908*/ // 3 children in Scope
/*8845*/          OPC_CheckChild3Type, MVT::i32,
/*8847*/          OPC_RecordChild4, // #3 = $rsrc
/*8848*/          OPC_RecordChild5, // #4 = $r128
/*8849*/          OPC_MoveChild5,
/*8850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8853*/          OPC_MoveParent,
/*8854*/          OPC_RecordChild6, // #5 = $da
/*8855*/          OPC_MoveChild6,
/*8856*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8859*/          OPC_MoveParent,
/*8860*/          OPC_RecordChild7, // #6 = $slc
/*8861*/          OPC_MoveChild7,
/*8862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8865*/          OPC_MoveParent,
/*8866*/          OPC_EmitMergeInputChains1_0,
/*8867*/          OPC_EmitInteger, MVT::i16, 1, 
/*8870*/          OPC_EmitInteger, MVT::i1, 1, 
/*8873*/          OPC_EmitInteger, MVT::i1, 1, 
/*8876*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8879*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8882*/          OPC_EmitInteger, MVT::i1, 0, 
/*8885*/          OPC_EmitInteger, MVT::i1, 0, 
/*8888*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8891*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8908*/        /*Scope*/ 63, /*->8972*/
/*8909*/          OPC_CheckChild3Type, MVT::v2i32,
/*8911*/          OPC_RecordChild4, // #3 = $rsrc
/*8912*/          OPC_RecordChild5, // #4 = $r128
/*8913*/          OPC_MoveChild5,
/*8914*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8917*/          OPC_MoveParent,
/*8918*/          OPC_RecordChild6, // #5 = $da
/*8919*/          OPC_MoveChild6,
/*8920*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8923*/          OPC_MoveParent,
/*8924*/          OPC_RecordChild7, // #6 = $slc
/*8925*/          OPC_MoveChild7,
/*8926*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8929*/          OPC_MoveParent,
/*8930*/          OPC_EmitMergeInputChains1_0,
/*8931*/          OPC_EmitInteger, MVT::i16, 1, 
/*8934*/          OPC_EmitInteger, MVT::i1, 1, 
/*8937*/          OPC_EmitInteger, MVT::i1, 1, 
/*8940*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8943*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8946*/          OPC_EmitInteger, MVT::i1, 0, 
/*8949*/          OPC_EmitInteger, MVT::i1, 0, 
/*8952*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8955*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8972*/        /*Scope*/ 63, /*->9036*/
/*8973*/          OPC_CheckChild3Type, MVT::v4i32,
/*8975*/          OPC_RecordChild4, // #3 = $rsrc
/*8976*/          OPC_RecordChild5, // #4 = $r128
/*8977*/          OPC_MoveChild5,
/*8978*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8981*/          OPC_MoveParent,
/*8982*/          OPC_RecordChild6, // #5 = $da
/*8983*/          OPC_MoveChild6,
/*8984*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8987*/          OPC_MoveParent,
/*8988*/          OPC_RecordChild7, // #6 = $slc
/*8989*/          OPC_MoveChild7,
/*8990*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8993*/          OPC_MoveParent,
/*8994*/          OPC_EmitMergeInputChains1_0,
/*8995*/          OPC_EmitInteger, MVT::i16, 1, 
/*8998*/          OPC_EmitInteger, MVT::i1, 1, 
/*9001*/          OPC_EmitInteger, MVT::i1, 1, 
/*9004*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9007*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9010*/          OPC_EmitInteger, MVT::i1, 0, 
/*9013*/          OPC_EmitInteger, MVT::i1, 0, 
/*9016*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9019*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9036*/        0, /*End of Scope*/
/*9037*/      /*Scope*/ 71|128,1/*199*/, /*->9238*/
/*9039*/        OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*9042*/        OPC_RecordChild2, // #1 = $vdata
/*9043*/        OPC_RecordChild3, // #2 = $addr
/*9044*/        OPC_Scope, 63, /*->9109*/ // 3 children in Scope
/*9046*/          OPC_CheckChild3Type, MVT::i32,
/*9048*/          OPC_RecordChild4, // #3 = $rsrc
/*9049*/          OPC_RecordChild5, // #4 = $r128
/*9050*/          OPC_MoveChild5,
/*9051*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9054*/          OPC_MoveParent,
/*9055*/          OPC_RecordChild6, // #5 = $da
/*9056*/          OPC_MoveChild6,
/*9057*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_RecordChild7, // #6 = $slc
/*9062*/          OPC_MoveChild7,
/*9063*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9066*/          OPC_MoveParent,
/*9067*/          OPC_EmitMergeInputChains1_0,
/*9068*/          OPC_EmitInteger, MVT::i16, 1, 
/*9071*/          OPC_EmitInteger, MVT::i1, 1, 
/*9074*/          OPC_EmitInteger, MVT::i1, 1, 
/*9077*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9080*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9083*/          OPC_EmitInteger, MVT::i1, 0, 
/*9086*/          OPC_EmitInteger, MVT::i1, 0, 
/*9089*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9092*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9109*/        /*Scope*/ 63, /*->9173*/
/*9110*/          OPC_CheckChild3Type, MVT::v2i32,
/*9112*/          OPC_RecordChild4, // #3 = $rsrc
/*9113*/          OPC_RecordChild5, // #4 = $r128
/*9114*/          OPC_MoveChild5,
/*9115*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9118*/          OPC_MoveParent,
/*9119*/          OPC_RecordChild6, // #5 = $da
/*9120*/          OPC_MoveChild6,
/*9121*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9124*/          OPC_MoveParent,
/*9125*/          OPC_RecordChild7, // #6 = $slc
/*9126*/          OPC_MoveChild7,
/*9127*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9130*/          OPC_MoveParent,
/*9131*/          OPC_EmitMergeInputChains1_0,
/*9132*/          OPC_EmitInteger, MVT::i16, 1, 
/*9135*/          OPC_EmitInteger, MVT::i1, 1, 
/*9138*/          OPC_EmitInteger, MVT::i1, 1, 
/*9141*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9144*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9147*/          OPC_EmitInteger, MVT::i1, 0, 
/*9150*/          OPC_EmitInteger, MVT::i1, 0, 
/*9153*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9156*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9173*/        /*Scope*/ 63, /*->9237*/
/*9174*/          OPC_CheckChild3Type, MVT::v4i32,
/*9176*/          OPC_RecordChild4, // #3 = $rsrc
/*9177*/          OPC_RecordChild5, // #4 = $r128
/*9178*/          OPC_MoveChild5,
/*9179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9182*/          OPC_MoveParent,
/*9183*/          OPC_RecordChild6, // #5 = $da
/*9184*/          OPC_MoveChild6,
/*9185*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9188*/          OPC_MoveParent,
/*9189*/          OPC_RecordChild7, // #6 = $slc
/*9190*/          OPC_MoveChild7,
/*9191*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9194*/          OPC_MoveParent,
/*9195*/          OPC_EmitMergeInputChains1_0,
/*9196*/          OPC_EmitInteger, MVT::i16, 1, 
/*9199*/          OPC_EmitInteger, MVT::i1, 1, 
/*9202*/          OPC_EmitInteger, MVT::i1, 1, 
/*9205*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9208*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9211*/          OPC_EmitInteger, MVT::i1, 0, 
/*9214*/          OPC_EmitInteger, MVT::i1, 0, 
/*9217*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9220*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9237*/        0, /*End of Scope*/
/*9238*/      /*Scope*/ 71|128,1/*199*/, /*->9439*/
/*9240*/        OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*9243*/        OPC_RecordChild2, // #1 = $vdata
/*9244*/        OPC_RecordChild3, // #2 = $addr
/*9245*/        OPC_Scope, 63, /*->9310*/ // 3 children in Scope
/*9247*/          OPC_CheckChild3Type, MVT::i32,
/*9249*/          OPC_RecordChild4, // #3 = $rsrc
/*9250*/          OPC_RecordChild5, // #4 = $r128
/*9251*/          OPC_MoveChild5,
/*9252*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9255*/          OPC_MoveParent,
/*9256*/          OPC_RecordChild6, // #5 = $da
/*9257*/          OPC_MoveChild6,
/*9258*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9261*/          OPC_MoveParent,
/*9262*/          OPC_RecordChild7, // #6 = $slc
/*9263*/          OPC_MoveChild7,
/*9264*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9267*/          OPC_MoveParent,
/*9268*/          OPC_EmitMergeInputChains1_0,
/*9269*/          OPC_EmitInteger, MVT::i16, 1, 
/*9272*/          OPC_EmitInteger, MVT::i1, 1, 
/*9275*/          OPC_EmitInteger, MVT::i1, 1, 
/*9278*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9281*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9284*/          OPC_EmitInteger, MVT::i1, 0, 
/*9287*/          OPC_EmitInteger, MVT::i1, 0, 
/*9290*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9293*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9310*/        /*Scope*/ 63, /*->9374*/
/*9311*/          OPC_CheckChild3Type, MVT::v2i32,
/*9313*/          OPC_RecordChild4, // #3 = $rsrc
/*9314*/          OPC_RecordChild5, // #4 = $r128
/*9315*/          OPC_MoveChild5,
/*9316*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9319*/          OPC_MoveParent,
/*9320*/          OPC_RecordChild6, // #5 = $da
/*9321*/          OPC_MoveChild6,
/*9322*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9325*/          OPC_MoveParent,
/*9326*/          OPC_RecordChild7, // #6 = $slc
/*9327*/          OPC_MoveChild7,
/*9328*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9331*/          OPC_MoveParent,
/*9332*/          OPC_EmitMergeInputChains1_0,
/*9333*/          OPC_EmitInteger, MVT::i16, 1, 
/*9336*/          OPC_EmitInteger, MVT::i1, 1, 
/*9339*/          OPC_EmitInteger, MVT::i1, 1, 
/*9342*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9345*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9348*/          OPC_EmitInteger, MVT::i1, 0, 
/*9351*/          OPC_EmitInteger, MVT::i1, 0, 
/*9354*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9357*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9374*/        /*Scope*/ 63, /*->9438*/
/*9375*/          OPC_CheckChild3Type, MVT::v4i32,
/*9377*/          OPC_RecordChild4, // #3 = $rsrc
/*9378*/          OPC_RecordChild5, // #4 = $r128
/*9379*/          OPC_MoveChild5,
/*9380*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9383*/          OPC_MoveParent,
/*9384*/          OPC_RecordChild6, // #5 = $da
/*9385*/          OPC_MoveChild6,
/*9386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9389*/          OPC_MoveParent,
/*9390*/          OPC_RecordChild7, // #6 = $slc
/*9391*/          OPC_MoveChild7,
/*9392*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9395*/          OPC_MoveParent,
/*9396*/          OPC_EmitMergeInputChains1_0,
/*9397*/          OPC_EmitInteger, MVT::i16, 1, 
/*9400*/          OPC_EmitInteger, MVT::i1, 1, 
/*9403*/          OPC_EmitInteger, MVT::i1, 1, 
/*9406*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9409*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9412*/          OPC_EmitInteger, MVT::i1, 0, 
/*9415*/          OPC_EmitInteger, MVT::i1, 0, 
/*9418*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9421*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9438*/        0, /*End of Scope*/
/*9439*/      /*Scope*/ 71|128,1/*199*/, /*->9640*/
/*9441*/        OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*9444*/        OPC_RecordChild2, // #1 = $vdata
/*9445*/        OPC_RecordChild3, // #2 = $addr
/*9446*/        OPC_Scope, 63, /*->9511*/ // 3 children in Scope
/*9448*/          OPC_CheckChild3Type, MVT::i32,
/*9450*/          OPC_RecordChild4, // #3 = $rsrc
/*9451*/          OPC_RecordChild5, // #4 = $r128
/*9452*/          OPC_MoveChild5,
/*9453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9456*/          OPC_MoveParent,
/*9457*/          OPC_RecordChild6, // #5 = $da
/*9458*/          OPC_MoveChild6,
/*9459*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9462*/          OPC_MoveParent,
/*9463*/          OPC_RecordChild7, // #6 = $slc
/*9464*/          OPC_MoveChild7,
/*9465*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9468*/          OPC_MoveParent,
/*9469*/          OPC_EmitMergeInputChains1_0,
/*9470*/          OPC_EmitInteger, MVT::i16, 1, 
/*9473*/          OPC_EmitInteger, MVT::i1, 1, 
/*9476*/          OPC_EmitInteger, MVT::i1, 1, 
/*9479*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9482*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9485*/          OPC_EmitInteger, MVT::i1, 0, 
/*9488*/          OPC_EmitInteger, MVT::i1, 0, 
/*9491*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9494*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9511*/        /*Scope*/ 63, /*->9575*/
/*9512*/          OPC_CheckChild3Type, MVT::v2i32,
/*9514*/          OPC_RecordChild4, // #3 = $rsrc
/*9515*/          OPC_RecordChild5, // #4 = $r128
/*9516*/          OPC_MoveChild5,
/*9517*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9520*/          OPC_MoveParent,
/*9521*/          OPC_RecordChild6, // #5 = $da
/*9522*/          OPC_MoveChild6,
/*9523*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9526*/          OPC_MoveParent,
/*9527*/          OPC_RecordChild7, // #6 = $slc
/*9528*/          OPC_MoveChild7,
/*9529*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_EmitMergeInputChains1_0,
/*9534*/          OPC_EmitInteger, MVT::i16, 1, 
/*9537*/          OPC_EmitInteger, MVT::i1, 1, 
/*9540*/          OPC_EmitInteger, MVT::i1, 1, 
/*9543*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9546*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9549*/          OPC_EmitInteger, MVT::i1, 0, 
/*9552*/          OPC_EmitInteger, MVT::i1, 0, 
/*9555*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9558*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9575*/        /*Scope*/ 63, /*->9639*/
/*9576*/          OPC_CheckChild3Type, MVT::v4i32,
/*9578*/          OPC_RecordChild4, // #3 = $rsrc
/*9579*/          OPC_RecordChild5, // #4 = $r128
/*9580*/          OPC_MoveChild5,
/*9581*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9584*/          OPC_MoveParent,
/*9585*/          OPC_RecordChild6, // #5 = $da
/*9586*/          OPC_MoveChild6,
/*9587*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9590*/          OPC_MoveParent,
/*9591*/          OPC_RecordChild7, // #6 = $slc
/*9592*/          OPC_MoveChild7,
/*9593*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9596*/          OPC_MoveParent,
/*9597*/          OPC_EmitMergeInputChains1_0,
/*9598*/          OPC_EmitInteger, MVT::i16, 1, 
/*9601*/          OPC_EmitInteger, MVT::i1, 1, 
/*9604*/          OPC_EmitInteger, MVT::i1, 1, 
/*9607*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9610*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9613*/          OPC_EmitInteger, MVT::i1, 0, 
/*9616*/          OPC_EmitInteger, MVT::i1, 0, 
/*9619*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9622*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9639*/        0, /*End of Scope*/
/*9640*/      /*Scope*/ 40|128,2/*296*/, /*->9938*/
/*9642*/        OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*9645*/        OPC_RecordChild2, // #1 = $vsrc
/*9646*/        OPC_RecordChild3, // #2 = $vcmp
/*9647*/        OPC_RecordChild4, // #3 = $addr
/*9648*/        OPC_Scope, 95, /*->9745*/ // 3 children in Scope
/*9650*/          OPC_CheckChild4Type, MVT::i32,
/*9652*/          OPC_RecordChild5, // #4 = $rsrc
/*9653*/          OPC_RecordChild6, // #5 = $r128
/*9654*/          OPC_MoveChild6,
/*9655*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9658*/          OPC_MoveParent,
/*9659*/          OPC_RecordChild7, // #6 = $da
/*9660*/          OPC_MoveChild7,
/*9661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9664*/          OPC_MoveParent,
/*9665*/          OPC_MoveChild, 8,
/*9667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9670*/          OPC_RecordNode, // #7 = $slc
/*9671*/          OPC_MoveParent,
/*9672*/          OPC_EmitMergeInputChains1_0,
/*9673*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9676*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9679*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9682*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9693*/          OPC_EmitInteger, MVT::i16, 3, 
/*9696*/          OPC_EmitInteger, MVT::i1, 1, 
/*9699*/          OPC_EmitInteger, MVT::i1, 1, 
/*9702*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9705*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9708*/          OPC_EmitInteger, MVT::i1, 0, 
/*9711*/          OPC_EmitInteger, MVT::i1, 0, 
/*9714*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9717*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9734*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9737*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9745*/        /*Scope*/ 95, /*->9841*/
/*9746*/          OPC_CheckChild4Type, MVT::v2i32,
/*9748*/          OPC_RecordChild5, // #4 = $rsrc
/*9749*/          OPC_RecordChild6, // #5 = $r128
/*9750*/          OPC_MoveChild6,
/*9751*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9754*/          OPC_MoveParent,
/*9755*/          OPC_RecordChild7, // #6 = $da
/*9756*/          OPC_MoveChild7,
/*9757*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9760*/          OPC_MoveParent,
/*9761*/          OPC_MoveChild, 8,
/*9763*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9766*/          OPC_RecordNode, // #7 = $slc
/*9767*/          OPC_MoveParent,
/*9768*/          OPC_EmitMergeInputChains1_0,
/*9769*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9772*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9775*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9778*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9789*/          OPC_EmitInteger, MVT::i16, 3, 
/*9792*/          OPC_EmitInteger, MVT::i1, 1, 
/*9795*/          OPC_EmitInteger, MVT::i1, 1, 
/*9798*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9801*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9804*/          OPC_EmitInteger, MVT::i1, 0, 
/*9807*/          OPC_EmitInteger, MVT::i1, 0, 
/*9810*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9813*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9830*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9833*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9841*/        /*Scope*/ 95, /*->9937*/
/*9842*/          OPC_CheckChild4Type, MVT::v4i32,
/*9844*/          OPC_RecordChild5, // #4 = $rsrc
/*9845*/          OPC_RecordChild6, // #5 = $r128
/*9846*/          OPC_MoveChild6,
/*9847*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9850*/          OPC_MoveParent,
/*9851*/          OPC_RecordChild7, // #6 = $da
/*9852*/          OPC_MoveChild7,
/*9853*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9856*/          OPC_MoveParent,
/*9857*/          OPC_MoveChild, 8,
/*9859*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9862*/          OPC_RecordNode, // #7 = $slc
/*9863*/          OPC_MoveParent,
/*9864*/          OPC_EmitMergeInputChains1_0,
/*9865*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9868*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9871*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9874*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9885*/          OPC_EmitInteger, MVT::i16, 3, 
/*9888*/          OPC_EmitInteger, MVT::i1, 1, 
/*9891*/          OPC_EmitInteger, MVT::i1, 1, 
/*9894*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9897*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9900*/          OPC_EmitInteger, MVT::i1, 0, 
/*9903*/          OPC_EmitInteger, MVT::i1, 0, 
/*9906*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9909*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9926*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9929*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9937*/        0, /*End of Scope*/
/*9938*/      /*Scope*/ 22, /*->9961*/
/*9939*/        OPC_CheckChild1Integer, 18|128,4/*530*/, 
/*9942*/        OPC_RecordChild2, // #1 = $simm16
/*9943*/        OPC_MoveChild2,
/*9944*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9947*/        OPC_MoveParent,
/*9948*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9950*/        OPC_EmitMergeInputChains1_0,
/*9951*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9954*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 530:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9961*/      /*Scope*/ 12, /*->9974*/
/*9962*/        OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*9965*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9967*/        OPC_EmitMergeInputChains1_0,
/*9968*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 533:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9974*/      /*Scope*/ 12, /*->9987*/
/*9975*/        OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*9978*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9980*/        OPC_EmitMergeInputChains1_0,
/*9981*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 532:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9987*/      /*Scope*/ 23|128,6/*791*/, /*->10780*/
/*9989*/        OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*9992*/        OPC_RecordChild2, // #1 = $addr
/*9993*/        OPC_Scope, 27|128,1/*155*/, /*->10151*/ // 5 children in Scope
/*9996*/          OPC_CheckChild2Type, MVT::f32,
/*9998*/          OPC_RecordChild3, // #2 = $rsrc
/*9999*/          OPC_CheckChild3Type, MVT::v8i32,
/*10001*/         OPC_RecordChild4, // #3 = $sampler
/*10002*/         OPC_RecordChild5, // #4 = $dmask
/*10003*/         OPC_RecordChild6, // #5 = $unorm
/*10004*/         OPC_RecordChild7, // #6 = $glc
/*10005*/         OPC_MoveChild, 8,
/*10007*/         OPC_RecordNode, // #7 = $slc
/*10008*/         OPC_MoveParent,
/*10009*/         OPC_MoveChild, 9,
/*10011*/         OPC_RecordNode, // #8 = $lwe
/*10012*/         OPC_MoveParent,
/*10013*/         OPC_MoveChild, 10,
/*10015*/         OPC_RecordNode, // #9 = $da
/*10016*/         OPC_MoveParent,
/*10017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10062
/*10020*/           OPC_EmitMergeInputChains1_0,
/*10021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10033*/           OPC_EmitInteger, MVT::i1, 0, 
/*10036*/           OPC_EmitInteger, MVT::i1, 0, 
/*10039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10062*/         /*SwitchType*/ 42, MVT::v2f32,// ->10106
/*10064*/           OPC_EmitMergeInputChains1_0,
/*10065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10077*/           OPC_EmitInteger, MVT::i1, 0, 
/*10080*/           OPC_EmitInteger, MVT::i1, 0, 
/*10083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10106*/         /*SwitchType*/ 42, MVT::v4f32,// ->10150
/*10108*/           OPC_EmitMergeInputChains1_0,
/*10109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10121*/           OPC_EmitInteger, MVT::i1, 0, 
/*10124*/           OPC_EmitInteger, MVT::i1, 0, 
/*10127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10150*/         0, // EndSwitchType
/*10151*/       /*Scope*/ 27|128,1/*155*/, /*->10308*/
/*10153*/         OPC_CheckChild2Type, MVT::v2f32,
/*10155*/         OPC_RecordChild3, // #2 = $rsrc
/*10156*/         OPC_CheckChild3Type, MVT::v8i32,
/*10158*/         OPC_RecordChild4, // #3 = $sampler
/*10159*/         OPC_RecordChild5, // #4 = $dmask
/*10160*/         OPC_RecordChild6, // #5 = $unorm
/*10161*/         OPC_RecordChild7, // #6 = $glc
/*10162*/         OPC_MoveChild, 8,
/*10164*/         OPC_RecordNode, // #7 = $slc
/*10165*/         OPC_MoveParent,
/*10166*/         OPC_MoveChild, 9,
/*10168*/         OPC_RecordNode, // #8 = $lwe
/*10169*/         OPC_MoveParent,
/*10170*/         OPC_MoveChild, 10,
/*10172*/         OPC_RecordNode, // #9 = $da
/*10173*/         OPC_MoveParent,
/*10174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10219
/*10177*/           OPC_EmitMergeInputChains1_0,
/*10178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10190*/           OPC_EmitInteger, MVT::i1, 0, 
/*10193*/           OPC_EmitInteger, MVT::i1, 0, 
/*10196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10219*/         /*SwitchType*/ 42, MVT::v2f32,// ->10263
/*10221*/           OPC_EmitMergeInputChains1_0,
/*10222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10234*/           OPC_EmitInteger, MVT::i1, 0, 
/*10237*/           OPC_EmitInteger, MVT::i1, 0, 
/*10240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10263*/         /*SwitchType*/ 42, MVT::v4f32,// ->10307
/*10265*/           OPC_EmitMergeInputChains1_0,
/*10266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10278*/           OPC_EmitInteger, MVT::i1, 0, 
/*10281*/           OPC_EmitInteger, MVT::i1, 0, 
/*10284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10307*/         0, // EndSwitchType
/*10308*/       /*Scope*/ 27|128,1/*155*/, /*->10465*/
/*10310*/         OPC_CheckChild2Type, MVT::v4f32,
/*10312*/         OPC_RecordChild3, // #2 = $rsrc
/*10313*/         OPC_CheckChild3Type, MVT::v8i32,
/*10315*/         OPC_RecordChild4, // #3 = $sampler
/*10316*/         OPC_RecordChild5, // #4 = $dmask
/*10317*/         OPC_RecordChild6, // #5 = $unorm
/*10318*/         OPC_RecordChild7, // #6 = $glc
/*10319*/         OPC_MoveChild, 8,
/*10321*/         OPC_RecordNode, // #7 = $slc
/*10322*/         OPC_MoveParent,
/*10323*/         OPC_MoveChild, 9,
/*10325*/         OPC_RecordNode, // #8 = $lwe
/*10326*/         OPC_MoveParent,
/*10327*/         OPC_MoveChild, 10,
/*10329*/         OPC_RecordNode, // #9 = $da
/*10330*/         OPC_MoveParent,
/*10331*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10376
/*10334*/           OPC_EmitMergeInputChains1_0,
/*10335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10347*/           OPC_EmitInteger, MVT::i1, 0, 
/*10350*/           OPC_EmitInteger, MVT::i1, 0, 
/*10353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10376*/         /*SwitchType*/ 42, MVT::v2f32,// ->10420
/*10378*/           OPC_EmitMergeInputChains1_0,
/*10379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10391*/           OPC_EmitInteger, MVT::i1, 0, 
/*10394*/           OPC_EmitInteger, MVT::i1, 0, 
/*10397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10420*/         /*SwitchType*/ 42, MVT::v4f32,// ->10464
/*10422*/           OPC_EmitMergeInputChains1_0,
/*10423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10435*/           OPC_EmitInteger, MVT::i1, 0, 
/*10438*/           OPC_EmitInteger, MVT::i1, 0, 
/*10441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10464*/         0, // EndSwitchType
/*10465*/       /*Scope*/ 27|128,1/*155*/, /*->10622*/
/*10467*/         OPC_CheckChild2Type, MVT::v8f32,
/*10469*/         OPC_RecordChild3, // #2 = $rsrc
/*10470*/         OPC_CheckChild3Type, MVT::v8i32,
/*10472*/         OPC_RecordChild4, // #3 = $sampler
/*10473*/         OPC_RecordChild5, // #4 = $dmask
/*10474*/         OPC_RecordChild6, // #5 = $unorm
/*10475*/         OPC_RecordChild7, // #6 = $glc
/*10476*/         OPC_MoveChild, 8,
/*10478*/         OPC_RecordNode, // #7 = $slc
/*10479*/         OPC_MoveParent,
/*10480*/         OPC_MoveChild, 9,
/*10482*/         OPC_RecordNode, // #8 = $lwe
/*10483*/         OPC_MoveParent,
/*10484*/         OPC_MoveChild, 10,
/*10486*/         OPC_RecordNode, // #9 = $da
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10533
/*10491*/           OPC_EmitMergeInputChains1_0,
/*10492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10504*/           OPC_EmitInteger, MVT::i1, 0, 
/*10507*/           OPC_EmitInteger, MVT::i1, 0, 
/*10510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10533*/         /*SwitchType*/ 42, MVT::v2f32,// ->10577
/*10535*/           OPC_EmitMergeInputChains1_0,
/*10536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10548*/           OPC_EmitInteger, MVT::i1, 0, 
/*10551*/           OPC_EmitInteger, MVT::i1, 0, 
/*10554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10577*/         /*SwitchType*/ 42, MVT::v4f32,// ->10621
/*10579*/           OPC_EmitMergeInputChains1_0,
/*10580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10592*/           OPC_EmitInteger, MVT::i1, 0, 
/*10595*/           OPC_EmitInteger, MVT::i1, 0, 
/*10598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10621*/         0, // EndSwitchType
/*10622*/       /*Scope*/ 27|128,1/*155*/, /*->10779*/
/*10624*/         OPC_CheckChild2Type, MVT::v16f32,
/*10626*/         OPC_RecordChild3, // #2 = $rsrc
/*10627*/         OPC_CheckChild3Type, MVT::v8i32,
/*10629*/         OPC_RecordChild4, // #3 = $sampler
/*10630*/         OPC_RecordChild5, // #4 = $dmask
/*10631*/         OPC_RecordChild6, // #5 = $unorm
/*10632*/         OPC_RecordChild7, // #6 = $glc
/*10633*/         OPC_MoveChild, 8,
/*10635*/         OPC_RecordNode, // #7 = $slc
/*10636*/         OPC_MoveParent,
/*10637*/         OPC_MoveChild, 9,
/*10639*/         OPC_RecordNode, // #8 = $lwe
/*10640*/         OPC_MoveParent,
/*10641*/         OPC_MoveChild, 10,
/*10643*/         OPC_RecordNode, // #9 = $da
/*10644*/         OPC_MoveParent,
/*10645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10690
/*10648*/           OPC_EmitMergeInputChains1_0,
/*10649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10661*/           OPC_EmitInteger, MVT::i1, 0, 
/*10664*/           OPC_EmitInteger, MVT::i1, 0, 
/*10667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10690*/         /*SwitchType*/ 42, MVT::v2f32,// ->10734
/*10692*/           OPC_EmitMergeInputChains1_0,
/*10693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10705*/           OPC_EmitInteger, MVT::i1, 0, 
/*10708*/           OPC_EmitInteger, MVT::i1, 0, 
/*10711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10734*/         /*SwitchType*/ 42, MVT::v4f32,// ->10778
/*10736*/           OPC_EmitMergeInputChains1_0,
/*10737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10749*/           OPC_EmitInteger, MVT::i1, 0, 
/*10752*/           OPC_EmitInteger, MVT::i1, 0, 
/*10755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10778*/         0, // EndSwitchType
/*10779*/       0, /*End of Scope*/
/*10780*/     /*Scope*/ 23|128,6/*791*/, /*->11573*/
/*10782*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*10785*/       OPC_RecordChild2, // #1 = $addr
/*10786*/       OPC_Scope, 27|128,1/*155*/, /*->10944*/ // 5 children in Scope
/*10789*/         OPC_CheckChild2Type, MVT::f32,
/*10791*/         OPC_RecordChild3, // #2 = $rsrc
/*10792*/         OPC_CheckChild3Type, MVT::v8i32,
/*10794*/         OPC_RecordChild4, // #3 = $sampler
/*10795*/         OPC_RecordChild5, // #4 = $dmask
/*10796*/         OPC_RecordChild6, // #5 = $unorm
/*10797*/         OPC_RecordChild7, // #6 = $glc
/*10798*/         OPC_MoveChild, 8,
/*10800*/         OPC_RecordNode, // #7 = $slc
/*10801*/         OPC_MoveParent,
/*10802*/         OPC_MoveChild, 9,
/*10804*/         OPC_RecordNode, // #8 = $lwe
/*10805*/         OPC_MoveParent,
/*10806*/         OPC_MoveChild, 10,
/*10808*/         OPC_RecordNode, // #9 = $da
/*10809*/         OPC_MoveParent,
/*10810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10855
/*10813*/           OPC_EmitMergeInputChains1_0,
/*10814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10826*/           OPC_EmitInteger, MVT::i1, 0, 
/*10829*/           OPC_EmitInteger, MVT::i1, 0, 
/*10832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10855*/         /*SwitchType*/ 42, MVT::v2f32,// ->10899
/*10857*/           OPC_EmitMergeInputChains1_0,
/*10858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10870*/           OPC_EmitInteger, MVT::i1, 0, 
/*10873*/           OPC_EmitInteger, MVT::i1, 0, 
/*10876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10899*/         /*SwitchType*/ 42, MVT::v4f32,// ->10943
/*10901*/           OPC_EmitMergeInputChains1_0,
/*10902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10914*/           OPC_EmitInteger, MVT::i1, 0, 
/*10917*/           OPC_EmitInteger, MVT::i1, 0, 
/*10920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10943*/         0, // EndSwitchType
/*10944*/       /*Scope*/ 27|128,1/*155*/, /*->11101*/
/*10946*/         OPC_CheckChild2Type, MVT::v2f32,
/*10948*/         OPC_RecordChild3, // #2 = $rsrc
/*10949*/         OPC_CheckChild3Type, MVT::v8i32,
/*10951*/         OPC_RecordChild4, // #3 = $sampler
/*10952*/         OPC_RecordChild5, // #4 = $dmask
/*10953*/         OPC_RecordChild6, // #5 = $unorm
/*10954*/         OPC_RecordChild7, // #6 = $glc
/*10955*/         OPC_MoveChild, 8,
/*10957*/         OPC_RecordNode, // #7 = $slc
/*10958*/         OPC_MoveParent,
/*10959*/         OPC_MoveChild, 9,
/*10961*/         OPC_RecordNode, // #8 = $lwe
/*10962*/         OPC_MoveParent,
/*10963*/         OPC_MoveChild, 10,
/*10965*/         OPC_RecordNode, // #9 = $da
/*10966*/         OPC_MoveParent,
/*10967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11012
/*10970*/           OPC_EmitMergeInputChains1_0,
/*10971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10983*/           OPC_EmitInteger, MVT::i1, 0, 
/*10986*/           OPC_EmitInteger, MVT::i1, 0, 
/*10989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11012*/         /*SwitchType*/ 42, MVT::v2f32,// ->11056
/*11014*/           OPC_EmitMergeInputChains1_0,
/*11015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11027*/           OPC_EmitInteger, MVT::i1, 0, 
/*11030*/           OPC_EmitInteger, MVT::i1, 0, 
/*11033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11056*/         /*SwitchType*/ 42, MVT::v4f32,// ->11100
/*11058*/           OPC_EmitMergeInputChains1_0,
/*11059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11071*/           OPC_EmitInteger, MVT::i1, 0, 
/*11074*/           OPC_EmitInteger, MVT::i1, 0, 
/*11077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11100*/         0, // EndSwitchType
/*11101*/       /*Scope*/ 27|128,1/*155*/, /*->11258*/
/*11103*/         OPC_CheckChild2Type, MVT::v4f32,
/*11105*/         OPC_RecordChild3, // #2 = $rsrc
/*11106*/         OPC_CheckChild3Type, MVT::v8i32,
/*11108*/         OPC_RecordChild4, // #3 = $sampler
/*11109*/         OPC_RecordChild5, // #4 = $dmask
/*11110*/         OPC_RecordChild6, // #5 = $unorm
/*11111*/         OPC_RecordChild7, // #6 = $glc
/*11112*/         OPC_MoveChild, 8,
/*11114*/         OPC_RecordNode, // #7 = $slc
/*11115*/         OPC_MoveParent,
/*11116*/         OPC_MoveChild, 9,
/*11118*/         OPC_RecordNode, // #8 = $lwe
/*11119*/         OPC_MoveParent,
/*11120*/         OPC_MoveChild, 10,
/*11122*/         OPC_RecordNode, // #9 = $da
/*11123*/         OPC_MoveParent,
/*11124*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11169
/*11127*/           OPC_EmitMergeInputChains1_0,
/*11128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11140*/           OPC_EmitInteger, MVT::i1, 0, 
/*11143*/           OPC_EmitInteger, MVT::i1, 0, 
/*11146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11169*/         /*SwitchType*/ 42, MVT::v2f32,// ->11213
/*11171*/           OPC_EmitMergeInputChains1_0,
/*11172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11184*/           OPC_EmitInteger, MVT::i1, 0, 
/*11187*/           OPC_EmitInteger, MVT::i1, 0, 
/*11190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11213*/         /*SwitchType*/ 42, MVT::v4f32,// ->11257
/*11215*/           OPC_EmitMergeInputChains1_0,
/*11216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11228*/           OPC_EmitInteger, MVT::i1, 0, 
/*11231*/           OPC_EmitInteger, MVT::i1, 0, 
/*11234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11257*/         0, // EndSwitchType
/*11258*/       /*Scope*/ 27|128,1/*155*/, /*->11415*/
/*11260*/         OPC_CheckChild2Type, MVT::v8f32,
/*11262*/         OPC_RecordChild3, // #2 = $rsrc
/*11263*/         OPC_CheckChild3Type, MVT::v8i32,
/*11265*/         OPC_RecordChild4, // #3 = $sampler
/*11266*/         OPC_RecordChild5, // #4 = $dmask
/*11267*/         OPC_RecordChild6, // #5 = $unorm
/*11268*/         OPC_RecordChild7, // #6 = $glc
/*11269*/         OPC_MoveChild, 8,
/*11271*/         OPC_RecordNode, // #7 = $slc
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveChild, 9,
/*11275*/         OPC_RecordNode, // #8 = $lwe
/*11276*/         OPC_MoveParent,
/*11277*/         OPC_MoveChild, 10,
/*11279*/         OPC_RecordNode, // #9 = $da
/*11280*/         OPC_MoveParent,
/*11281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11326
/*11284*/           OPC_EmitMergeInputChains1_0,
/*11285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11297*/           OPC_EmitInteger, MVT::i1, 0, 
/*11300*/           OPC_EmitInteger, MVT::i1, 0, 
/*11303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11326*/         /*SwitchType*/ 42, MVT::v2f32,// ->11370
/*11328*/           OPC_EmitMergeInputChains1_0,
/*11329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11341*/           OPC_EmitInteger, MVT::i1, 0, 
/*11344*/           OPC_EmitInteger, MVT::i1, 0, 
/*11347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11370*/         /*SwitchType*/ 42, MVT::v4f32,// ->11414
/*11372*/           OPC_EmitMergeInputChains1_0,
/*11373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11385*/           OPC_EmitInteger, MVT::i1, 0, 
/*11388*/           OPC_EmitInteger, MVT::i1, 0, 
/*11391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11414*/         0, // EndSwitchType
/*11415*/       /*Scope*/ 27|128,1/*155*/, /*->11572*/
/*11417*/         OPC_CheckChild2Type, MVT::v16f32,
/*11419*/         OPC_RecordChild3, // #2 = $rsrc
/*11420*/         OPC_CheckChild3Type, MVT::v8i32,
/*11422*/         OPC_RecordChild4, // #3 = $sampler
/*11423*/         OPC_RecordChild5, // #4 = $dmask
/*11424*/         OPC_RecordChild6, // #5 = $unorm
/*11425*/         OPC_RecordChild7, // #6 = $glc
/*11426*/         OPC_MoveChild, 8,
/*11428*/         OPC_RecordNode, // #7 = $slc
/*11429*/         OPC_MoveParent,
/*11430*/         OPC_MoveChild, 9,
/*11432*/         OPC_RecordNode, // #8 = $lwe
/*11433*/         OPC_MoveParent,
/*11434*/         OPC_MoveChild, 10,
/*11436*/         OPC_RecordNode, // #9 = $da
/*11437*/         OPC_MoveParent,
/*11438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11483
/*11441*/           OPC_EmitMergeInputChains1_0,
/*11442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11454*/           OPC_EmitInteger, MVT::i1, 0, 
/*11457*/           OPC_EmitInteger, MVT::i1, 0, 
/*11460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11483*/         /*SwitchType*/ 42, MVT::v2f32,// ->11527
/*11485*/           OPC_EmitMergeInputChains1_0,
/*11486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11498*/           OPC_EmitInteger, MVT::i1, 0, 
/*11501*/           OPC_EmitInteger, MVT::i1, 0, 
/*11504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11527*/         /*SwitchType*/ 42, MVT::v4f32,// ->11571
/*11529*/           OPC_EmitMergeInputChains1_0,
/*11530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11542*/           OPC_EmitInteger, MVT::i1, 0, 
/*11545*/           OPC_EmitInteger, MVT::i1, 0, 
/*11548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11571*/         0, // EndSwitchType
/*11572*/       0, /*End of Scope*/
/*11573*/     /*Scope*/ 23|128,6/*791*/, /*->12366*/
/*11575*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*11578*/       OPC_RecordChild2, // #1 = $addr
/*11579*/       OPC_Scope, 27|128,1/*155*/, /*->11737*/ // 5 children in Scope
/*11582*/         OPC_CheckChild2Type, MVT::f32,
/*11584*/         OPC_RecordChild3, // #2 = $rsrc
/*11585*/         OPC_CheckChild3Type, MVT::v8i32,
/*11587*/         OPC_RecordChild4, // #3 = $sampler
/*11588*/         OPC_RecordChild5, // #4 = $dmask
/*11589*/         OPC_RecordChild6, // #5 = $unorm
/*11590*/         OPC_RecordChild7, // #6 = $glc
/*11591*/         OPC_MoveChild, 8,
/*11593*/         OPC_RecordNode, // #7 = $slc
/*11594*/         OPC_MoveParent,
/*11595*/         OPC_MoveChild, 9,
/*11597*/         OPC_RecordNode, // #8 = $lwe
/*11598*/         OPC_MoveParent,
/*11599*/         OPC_MoveChild, 10,
/*11601*/         OPC_RecordNode, // #9 = $da
/*11602*/         OPC_MoveParent,
/*11603*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11648
/*11606*/           OPC_EmitMergeInputChains1_0,
/*11607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11619*/           OPC_EmitInteger, MVT::i1, 0, 
/*11622*/           OPC_EmitInteger, MVT::i1, 0, 
/*11625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11648*/         /*SwitchType*/ 42, MVT::v2f32,// ->11692
/*11650*/           OPC_EmitMergeInputChains1_0,
/*11651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11663*/           OPC_EmitInteger, MVT::i1, 0, 
/*11666*/           OPC_EmitInteger, MVT::i1, 0, 
/*11669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11692*/         /*SwitchType*/ 42, MVT::v4f32,// ->11736
/*11694*/           OPC_EmitMergeInputChains1_0,
/*11695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11707*/           OPC_EmitInteger, MVT::i1, 0, 
/*11710*/           OPC_EmitInteger, MVT::i1, 0, 
/*11713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11736*/         0, // EndSwitchType
/*11737*/       /*Scope*/ 27|128,1/*155*/, /*->11894*/
/*11739*/         OPC_CheckChild2Type, MVT::v2f32,
/*11741*/         OPC_RecordChild3, // #2 = $rsrc
/*11742*/         OPC_CheckChild3Type, MVT::v8i32,
/*11744*/         OPC_RecordChild4, // #3 = $sampler
/*11745*/         OPC_RecordChild5, // #4 = $dmask
/*11746*/         OPC_RecordChild6, // #5 = $unorm
/*11747*/         OPC_RecordChild7, // #6 = $glc
/*11748*/         OPC_MoveChild, 8,
/*11750*/         OPC_RecordNode, // #7 = $slc
/*11751*/         OPC_MoveParent,
/*11752*/         OPC_MoveChild, 9,
/*11754*/         OPC_RecordNode, // #8 = $lwe
/*11755*/         OPC_MoveParent,
/*11756*/         OPC_MoveChild, 10,
/*11758*/         OPC_RecordNode, // #9 = $da
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11805
/*11763*/           OPC_EmitMergeInputChains1_0,
/*11764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11776*/           OPC_EmitInteger, MVT::i1, 0, 
/*11779*/           OPC_EmitInteger, MVT::i1, 0, 
/*11782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11805*/         /*SwitchType*/ 42, MVT::v2f32,// ->11849
/*11807*/           OPC_EmitMergeInputChains1_0,
/*11808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11820*/           OPC_EmitInteger, MVT::i1, 0, 
/*11823*/           OPC_EmitInteger, MVT::i1, 0, 
/*11826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11849*/         /*SwitchType*/ 42, MVT::v4f32,// ->11893
/*11851*/           OPC_EmitMergeInputChains1_0,
/*11852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11864*/           OPC_EmitInteger, MVT::i1, 0, 
/*11867*/           OPC_EmitInteger, MVT::i1, 0, 
/*11870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11893*/         0, // EndSwitchType
/*11894*/       /*Scope*/ 27|128,1/*155*/, /*->12051*/
/*11896*/         OPC_CheckChild2Type, MVT::v4f32,
/*11898*/         OPC_RecordChild3, // #2 = $rsrc
/*11899*/         OPC_CheckChild3Type, MVT::v8i32,
/*11901*/         OPC_RecordChild4, // #3 = $sampler
/*11902*/         OPC_RecordChild5, // #4 = $dmask
/*11903*/         OPC_RecordChild6, // #5 = $unorm
/*11904*/         OPC_RecordChild7, // #6 = $glc
/*11905*/         OPC_MoveChild, 8,
/*11907*/         OPC_RecordNode, // #7 = $slc
/*11908*/         OPC_MoveParent,
/*11909*/         OPC_MoveChild, 9,
/*11911*/         OPC_RecordNode, // #8 = $lwe
/*11912*/         OPC_MoveParent,
/*11913*/         OPC_MoveChild, 10,
/*11915*/         OPC_RecordNode, // #9 = $da
/*11916*/         OPC_MoveParent,
/*11917*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11962
/*11920*/           OPC_EmitMergeInputChains1_0,
/*11921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11933*/           OPC_EmitInteger, MVT::i1, 0, 
/*11936*/           OPC_EmitInteger, MVT::i1, 0, 
/*11939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11962*/         /*SwitchType*/ 42, MVT::v2f32,// ->12006
/*11964*/           OPC_EmitMergeInputChains1_0,
/*11965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11977*/           OPC_EmitInteger, MVT::i1, 0, 
/*11980*/           OPC_EmitInteger, MVT::i1, 0, 
/*11983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12006*/         /*SwitchType*/ 42, MVT::v4f32,// ->12050
/*12008*/           OPC_EmitMergeInputChains1_0,
/*12009*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12012*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12021*/           OPC_EmitInteger, MVT::i1, 0, 
/*12024*/           OPC_EmitInteger, MVT::i1, 0, 
/*12027*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12030*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12050*/         0, // EndSwitchType
/*12051*/       /*Scope*/ 27|128,1/*155*/, /*->12208*/
/*12053*/         OPC_CheckChild2Type, MVT::v8f32,
/*12055*/         OPC_RecordChild3, // #2 = $rsrc
/*12056*/         OPC_CheckChild3Type, MVT::v8i32,
/*12058*/         OPC_RecordChild4, // #3 = $sampler
/*12059*/         OPC_RecordChild5, // #4 = $dmask
/*12060*/         OPC_RecordChild6, // #5 = $unorm
/*12061*/         OPC_RecordChild7, // #6 = $glc
/*12062*/         OPC_MoveChild, 8,
/*12064*/         OPC_RecordNode, // #7 = $slc
/*12065*/         OPC_MoveParent,
/*12066*/         OPC_MoveChild, 9,
/*12068*/         OPC_RecordNode, // #8 = $lwe
/*12069*/         OPC_MoveParent,
/*12070*/         OPC_MoveChild, 10,
/*12072*/         OPC_RecordNode, // #9 = $da
/*12073*/         OPC_MoveParent,
/*12074*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12119
/*12077*/           OPC_EmitMergeInputChains1_0,
/*12078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12090*/           OPC_EmitInteger, MVT::i1, 0, 
/*12093*/           OPC_EmitInteger, MVT::i1, 0, 
/*12096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12119*/         /*SwitchType*/ 42, MVT::v2f32,// ->12163
/*12121*/           OPC_EmitMergeInputChains1_0,
/*12122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12134*/           OPC_EmitInteger, MVT::i1, 0, 
/*12137*/           OPC_EmitInteger, MVT::i1, 0, 
/*12140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12163*/         /*SwitchType*/ 42, MVT::v4f32,// ->12207
/*12165*/           OPC_EmitMergeInputChains1_0,
/*12166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12178*/           OPC_EmitInteger, MVT::i1, 0, 
/*12181*/           OPC_EmitInteger, MVT::i1, 0, 
/*12184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12207*/         0, // EndSwitchType
/*12208*/       /*Scope*/ 27|128,1/*155*/, /*->12365*/
/*12210*/         OPC_CheckChild2Type, MVT::v16f32,
/*12212*/         OPC_RecordChild3, // #2 = $rsrc
/*12213*/         OPC_CheckChild3Type, MVT::v8i32,
/*12215*/         OPC_RecordChild4, // #3 = $sampler
/*12216*/         OPC_RecordChild5, // #4 = $dmask
/*12217*/         OPC_RecordChild6, // #5 = $unorm
/*12218*/         OPC_RecordChild7, // #6 = $glc
/*12219*/         OPC_MoveChild, 8,
/*12221*/         OPC_RecordNode, // #7 = $slc
/*12222*/         OPC_MoveParent,
/*12223*/         OPC_MoveChild, 9,
/*12225*/         OPC_RecordNode, // #8 = $lwe
/*12226*/         OPC_MoveParent,
/*12227*/         OPC_MoveChild, 10,
/*12229*/         OPC_RecordNode, // #9 = $da
/*12230*/         OPC_MoveParent,
/*12231*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12276
/*12234*/           OPC_EmitMergeInputChains1_0,
/*12235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12247*/           OPC_EmitInteger, MVT::i1, 0, 
/*12250*/           OPC_EmitInteger, MVT::i1, 0, 
/*12253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12276*/         /*SwitchType*/ 42, MVT::v2f32,// ->12320
/*12278*/           OPC_EmitMergeInputChains1_0,
/*12279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12291*/           OPC_EmitInteger, MVT::i1, 0, 
/*12294*/           OPC_EmitInteger, MVT::i1, 0, 
/*12297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12320*/         /*SwitchType*/ 42, MVT::v4f32,// ->12364
/*12322*/           OPC_EmitMergeInputChains1_0,
/*12323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12335*/           OPC_EmitInteger, MVT::i1, 0, 
/*12338*/           OPC_EmitInteger, MVT::i1, 0, 
/*12341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12364*/         0, // EndSwitchType
/*12365*/       0, /*End of Scope*/
/*12366*/     /*Scope*/ 23|128,6/*791*/, /*->13159*/
/*12368*/       OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*12371*/       OPC_RecordChild2, // #1 = $addr
/*12372*/       OPC_Scope, 27|128,1/*155*/, /*->12530*/ // 5 children in Scope
/*12375*/         OPC_CheckChild2Type, MVT::f32,
/*12377*/         OPC_RecordChild3, // #2 = $rsrc
/*12378*/         OPC_CheckChild3Type, MVT::v8i32,
/*12380*/         OPC_RecordChild4, // #3 = $sampler
/*12381*/         OPC_RecordChild5, // #4 = $dmask
/*12382*/         OPC_RecordChild6, // #5 = $unorm
/*12383*/         OPC_RecordChild7, // #6 = $glc
/*12384*/         OPC_MoveChild, 8,
/*12386*/         OPC_RecordNode, // #7 = $slc
/*12387*/         OPC_MoveParent,
/*12388*/         OPC_MoveChild, 9,
/*12390*/         OPC_RecordNode, // #8 = $lwe
/*12391*/         OPC_MoveParent,
/*12392*/         OPC_MoveChild, 10,
/*12394*/         OPC_RecordNode, // #9 = $da
/*12395*/         OPC_MoveParent,
/*12396*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12441
/*12399*/           OPC_EmitMergeInputChains1_0,
/*12400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12412*/           OPC_EmitInteger, MVT::i1, 0, 
/*12415*/           OPC_EmitInteger, MVT::i1, 0, 
/*12418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12441*/         /*SwitchType*/ 42, MVT::v2f32,// ->12485
/*12443*/           OPC_EmitMergeInputChains1_0,
/*12444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12456*/           OPC_EmitInteger, MVT::i1, 0, 
/*12459*/           OPC_EmitInteger, MVT::i1, 0, 
/*12462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12485*/         /*SwitchType*/ 42, MVT::v4f32,// ->12529
/*12487*/           OPC_EmitMergeInputChains1_0,
/*12488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12500*/           OPC_EmitInteger, MVT::i1, 0, 
/*12503*/           OPC_EmitInteger, MVT::i1, 0, 
/*12506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12529*/         0, // EndSwitchType
/*12530*/       /*Scope*/ 27|128,1/*155*/, /*->12687*/
/*12532*/         OPC_CheckChild2Type, MVT::v2f32,
/*12534*/         OPC_RecordChild3, // #2 = $rsrc
/*12535*/         OPC_CheckChild3Type, MVT::v8i32,
/*12537*/         OPC_RecordChild4, // #3 = $sampler
/*12538*/         OPC_RecordChild5, // #4 = $dmask
/*12539*/         OPC_RecordChild6, // #5 = $unorm
/*12540*/         OPC_RecordChild7, // #6 = $glc
/*12541*/         OPC_MoveChild, 8,
/*12543*/         OPC_RecordNode, // #7 = $slc
/*12544*/         OPC_MoveParent,
/*12545*/         OPC_MoveChild, 9,
/*12547*/         OPC_RecordNode, // #8 = $lwe
/*12548*/         OPC_MoveParent,
/*12549*/         OPC_MoveChild, 10,
/*12551*/         OPC_RecordNode, // #9 = $da
/*12552*/         OPC_MoveParent,
/*12553*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12598
/*12556*/           OPC_EmitMergeInputChains1_0,
/*12557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12569*/           OPC_EmitInteger, MVT::i1, 0, 
/*12572*/           OPC_EmitInteger, MVT::i1, 0, 
/*12575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12598*/         /*SwitchType*/ 42, MVT::v2f32,// ->12642
/*12600*/           OPC_EmitMergeInputChains1_0,
/*12601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12613*/           OPC_EmitInteger, MVT::i1, 0, 
/*12616*/           OPC_EmitInteger, MVT::i1, 0, 
/*12619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12642*/         /*SwitchType*/ 42, MVT::v4f32,// ->12686
/*12644*/           OPC_EmitMergeInputChains1_0,
/*12645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12657*/           OPC_EmitInteger, MVT::i1, 0, 
/*12660*/           OPC_EmitInteger, MVT::i1, 0, 
/*12663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12686*/         0, // EndSwitchType
/*12687*/       /*Scope*/ 27|128,1/*155*/, /*->12844*/
/*12689*/         OPC_CheckChild2Type, MVT::v4f32,
/*12691*/         OPC_RecordChild3, // #2 = $rsrc
/*12692*/         OPC_CheckChild3Type, MVT::v8i32,
/*12694*/         OPC_RecordChild4, // #3 = $sampler
/*12695*/         OPC_RecordChild5, // #4 = $dmask
/*12696*/         OPC_RecordChild6, // #5 = $unorm
/*12697*/         OPC_RecordChild7, // #6 = $glc
/*12698*/         OPC_MoveChild, 8,
/*12700*/         OPC_RecordNode, // #7 = $slc
/*12701*/         OPC_MoveParent,
/*12702*/         OPC_MoveChild, 9,
/*12704*/         OPC_RecordNode, // #8 = $lwe
/*12705*/         OPC_MoveParent,
/*12706*/         OPC_MoveChild, 10,
/*12708*/         OPC_RecordNode, // #9 = $da
/*12709*/         OPC_MoveParent,
/*12710*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12755
/*12713*/           OPC_EmitMergeInputChains1_0,
/*12714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12726*/           OPC_EmitInteger, MVT::i1, 0, 
/*12729*/           OPC_EmitInteger, MVT::i1, 0, 
/*12732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12755*/         /*SwitchType*/ 42, MVT::v2f32,// ->12799
/*12757*/           OPC_EmitMergeInputChains1_0,
/*12758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12770*/           OPC_EmitInteger, MVT::i1, 0, 
/*12773*/           OPC_EmitInteger, MVT::i1, 0, 
/*12776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12799*/         /*SwitchType*/ 42, MVT::v4f32,// ->12843
/*12801*/           OPC_EmitMergeInputChains1_0,
/*12802*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12805*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12808*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12811*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12814*/           OPC_EmitInteger, MVT::i1, 0, 
/*12817*/           OPC_EmitInteger, MVT::i1, 0, 
/*12820*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12823*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12843*/         0, // EndSwitchType
/*12844*/       /*Scope*/ 27|128,1/*155*/, /*->13001*/
/*12846*/         OPC_CheckChild2Type, MVT::v8f32,
/*12848*/         OPC_RecordChild3, // #2 = $rsrc
/*12849*/         OPC_CheckChild3Type, MVT::v8i32,
/*12851*/         OPC_RecordChild4, // #3 = $sampler
/*12852*/         OPC_RecordChild5, // #4 = $dmask
/*12853*/         OPC_RecordChild6, // #5 = $unorm
/*12854*/         OPC_RecordChild7, // #6 = $glc
/*12855*/         OPC_MoveChild, 8,
/*12857*/         OPC_RecordNode, // #7 = $slc
/*12858*/         OPC_MoveParent,
/*12859*/         OPC_MoveChild, 9,
/*12861*/         OPC_RecordNode, // #8 = $lwe
/*12862*/         OPC_MoveParent,
/*12863*/         OPC_MoveChild, 10,
/*12865*/         OPC_RecordNode, // #9 = $da
/*12866*/         OPC_MoveParent,
/*12867*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12912
/*12870*/           OPC_EmitMergeInputChains1_0,
/*12871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12883*/           OPC_EmitInteger, MVT::i1, 0, 
/*12886*/           OPC_EmitInteger, MVT::i1, 0, 
/*12889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12912*/         /*SwitchType*/ 42, MVT::v2f32,// ->12956
/*12914*/           OPC_EmitMergeInputChains1_0,
/*12915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12927*/           OPC_EmitInteger, MVT::i1, 0, 
/*12930*/           OPC_EmitInteger, MVT::i1, 0, 
/*12933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12956*/         /*SwitchType*/ 42, MVT::v4f32,// ->13000
/*12958*/           OPC_EmitMergeInputChains1_0,
/*12959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12971*/           OPC_EmitInteger, MVT::i1, 0, 
/*12974*/           OPC_EmitInteger, MVT::i1, 0, 
/*12977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13000*/         0, // EndSwitchType
/*13001*/       /*Scope*/ 27|128,1/*155*/, /*->13158*/
/*13003*/         OPC_CheckChild2Type, MVT::v16f32,
/*13005*/         OPC_RecordChild3, // #2 = $rsrc
/*13006*/         OPC_CheckChild3Type, MVT::v8i32,
/*13008*/         OPC_RecordChild4, // #3 = $sampler
/*13009*/         OPC_RecordChild5, // #4 = $dmask
/*13010*/         OPC_RecordChild6, // #5 = $unorm
/*13011*/         OPC_RecordChild7, // #6 = $glc
/*13012*/         OPC_MoveChild, 8,
/*13014*/         OPC_RecordNode, // #7 = $slc
/*13015*/         OPC_MoveParent,
/*13016*/         OPC_MoveChild, 9,
/*13018*/         OPC_RecordNode, // #8 = $lwe
/*13019*/         OPC_MoveParent,
/*13020*/         OPC_MoveChild, 10,
/*13022*/         OPC_RecordNode, // #9 = $da
/*13023*/         OPC_MoveParent,
/*13024*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13069
/*13027*/           OPC_EmitMergeInputChains1_0,
/*13028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13040*/           OPC_EmitInteger, MVT::i1, 0, 
/*13043*/           OPC_EmitInteger, MVT::i1, 0, 
/*13046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13069*/         /*SwitchType*/ 42, MVT::v2f32,// ->13113
/*13071*/           OPC_EmitMergeInputChains1_0,
/*13072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13084*/           OPC_EmitInteger, MVT::i1, 0, 
/*13087*/           OPC_EmitInteger, MVT::i1, 0, 
/*13090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13113*/         /*SwitchType*/ 42, MVT::v4f32,// ->13157
/*13115*/           OPC_EmitMergeInputChains1_0,
/*13116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13128*/           OPC_EmitInteger, MVT::i1, 0, 
/*13131*/           OPC_EmitInteger, MVT::i1, 0, 
/*13134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13157*/         0, // EndSwitchType
/*13158*/       0, /*End of Scope*/
/*13159*/     /*Scope*/ 23|128,6/*791*/, /*->13952*/
/*13161*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*13164*/       OPC_RecordChild2, // #1 = $addr
/*13165*/       OPC_Scope, 27|128,1/*155*/, /*->13323*/ // 5 children in Scope
/*13168*/         OPC_CheckChild2Type, MVT::f32,
/*13170*/         OPC_RecordChild3, // #2 = $rsrc
/*13171*/         OPC_CheckChild3Type, MVT::v8i32,
/*13173*/         OPC_RecordChild4, // #3 = $sampler
/*13174*/         OPC_RecordChild5, // #4 = $dmask
/*13175*/         OPC_RecordChild6, // #5 = $unorm
/*13176*/         OPC_RecordChild7, // #6 = $glc
/*13177*/         OPC_MoveChild, 8,
/*13179*/         OPC_RecordNode, // #7 = $slc
/*13180*/         OPC_MoveParent,
/*13181*/         OPC_MoveChild, 9,
/*13183*/         OPC_RecordNode, // #8 = $lwe
/*13184*/         OPC_MoveParent,
/*13185*/         OPC_MoveChild, 10,
/*13187*/         OPC_RecordNode, // #9 = $da
/*13188*/         OPC_MoveParent,
/*13189*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13234
/*13192*/           OPC_EmitMergeInputChains1_0,
/*13193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13205*/           OPC_EmitInteger, MVT::i1, 0, 
/*13208*/           OPC_EmitInteger, MVT::i1, 0, 
/*13211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13234*/         /*SwitchType*/ 42, MVT::v2f32,// ->13278
/*13236*/           OPC_EmitMergeInputChains1_0,
/*13237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13249*/           OPC_EmitInteger, MVT::i1, 0, 
/*13252*/           OPC_EmitInteger, MVT::i1, 0, 
/*13255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13278*/         /*SwitchType*/ 42, MVT::v4f32,// ->13322
/*13280*/           OPC_EmitMergeInputChains1_0,
/*13281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13293*/           OPC_EmitInteger, MVT::i1, 0, 
/*13296*/           OPC_EmitInteger, MVT::i1, 0, 
/*13299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13322*/         0, // EndSwitchType
/*13323*/       /*Scope*/ 27|128,1/*155*/, /*->13480*/
/*13325*/         OPC_CheckChild2Type, MVT::v2f32,
/*13327*/         OPC_RecordChild3, // #2 = $rsrc
/*13328*/         OPC_CheckChild3Type, MVT::v8i32,
/*13330*/         OPC_RecordChild4, // #3 = $sampler
/*13331*/         OPC_RecordChild5, // #4 = $dmask
/*13332*/         OPC_RecordChild6, // #5 = $unorm
/*13333*/         OPC_RecordChild7, // #6 = $glc
/*13334*/         OPC_MoveChild, 8,
/*13336*/         OPC_RecordNode, // #7 = $slc
/*13337*/         OPC_MoveParent,
/*13338*/         OPC_MoveChild, 9,
/*13340*/         OPC_RecordNode, // #8 = $lwe
/*13341*/         OPC_MoveParent,
/*13342*/         OPC_MoveChild, 10,
/*13344*/         OPC_RecordNode, // #9 = $da
/*13345*/         OPC_MoveParent,
/*13346*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13391
/*13349*/           OPC_EmitMergeInputChains1_0,
/*13350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13362*/           OPC_EmitInteger, MVT::i1, 0, 
/*13365*/           OPC_EmitInteger, MVT::i1, 0, 
/*13368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13391*/         /*SwitchType*/ 42, MVT::v2f32,// ->13435
/*13393*/           OPC_EmitMergeInputChains1_0,
/*13394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13406*/           OPC_EmitInteger, MVT::i1, 0, 
/*13409*/           OPC_EmitInteger, MVT::i1, 0, 
/*13412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13435*/         /*SwitchType*/ 42, MVT::v4f32,// ->13479
/*13437*/           OPC_EmitMergeInputChains1_0,
/*13438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13450*/           OPC_EmitInteger, MVT::i1, 0, 
/*13453*/           OPC_EmitInteger, MVT::i1, 0, 
/*13456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13479*/         0, // EndSwitchType
/*13480*/       /*Scope*/ 27|128,1/*155*/, /*->13637*/
/*13482*/         OPC_CheckChild2Type, MVT::v4f32,
/*13484*/         OPC_RecordChild3, // #2 = $rsrc
/*13485*/         OPC_CheckChild3Type, MVT::v8i32,
/*13487*/         OPC_RecordChild4, // #3 = $sampler
/*13488*/         OPC_RecordChild5, // #4 = $dmask
/*13489*/         OPC_RecordChild6, // #5 = $unorm
/*13490*/         OPC_RecordChild7, // #6 = $glc
/*13491*/         OPC_MoveChild, 8,
/*13493*/         OPC_RecordNode, // #7 = $slc
/*13494*/         OPC_MoveParent,
/*13495*/         OPC_MoveChild, 9,
/*13497*/         OPC_RecordNode, // #8 = $lwe
/*13498*/         OPC_MoveParent,
/*13499*/         OPC_MoveChild, 10,
/*13501*/         OPC_RecordNode, // #9 = $da
/*13502*/         OPC_MoveParent,
/*13503*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13548
/*13506*/           OPC_EmitMergeInputChains1_0,
/*13507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13519*/           OPC_EmitInteger, MVT::i1, 0, 
/*13522*/           OPC_EmitInteger, MVT::i1, 0, 
/*13525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13548*/         /*SwitchType*/ 42, MVT::v2f32,// ->13592
/*13550*/           OPC_EmitMergeInputChains1_0,
/*13551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13563*/           OPC_EmitInteger, MVT::i1, 0, 
/*13566*/           OPC_EmitInteger, MVT::i1, 0, 
/*13569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13592*/         /*SwitchType*/ 42, MVT::v4f32,// ->13636
/*13594*/           OPC_EmitMergeInputChains1_0,
/*13595*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13601*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13607*/           OPC_EmitInteger, MVT::i1, 0, 
/*13610*/           OPC_EmitInteger, MVT::i1, 0, 
/*13613*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13616*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13636*/         0, // EndSwitchType
/*13637*/       /*Scope*/ 27|128,1/*155*/, /*->13794*/
/*13639*/         OPC_CheckChild2Type, MVT::v8f32,
/*13641*/         OPC_RecordChild3, // #2 = $rsrc
/*13642*/         OPC_CheckChild3Type, MVT::v8i32,
/*13644*/         OPC_RecordChild4, // #3 = $sampler
/*13645*/         OPC_RecordChild5, // #4 = $dmask
/*13646*/         OPC_RecordChild6, // #5 = $unorm
/*13647*/         OPC_RecordChild7, // #6 = $glc
/*13648*/         OPC_MoveChild, 8,
/*13650*/         OPC_RecordNode, // #7 = $slc
/*13651*/         OPC_MoveParent,
/*13652*/         OPC_MoveChild, 9,
/*13654*/         OPC_RecordNode, // #8 = $lwe
/*13655*/         OPC_MoveParent,
/*13656*/         OPC_MoveChild, 10,
/*13658*/         OPC_RecordNode, // #9 = $da
/*13659*/         OPC_MoveParent,
/*13660*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13705
/*13663*/           OPC_EmitMergeInputChains1_0,
/*13664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13676*/           OPC_EmitInteger, MVT::i1, 0, 
/*13679*/           OPC_EmitInteger, MVT::i1, 0, 
/*13682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13705*/         /*SwitchType*/ 42, MVT::v2f32,// ->13749
/*13707*/           OPC_EmitMergeInputChains1_0,
/*13708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13720*/           OPC_EmitInteger, MVT::i1, 0, 
/*13723*/           OPC_EmitInteger, MVT::i1, 0, 
/*13726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13749*/         /*SwitchType*/ 42, MVT::v4f32,// ->13793
/*13751*/           OPC_EmitMergeInputChains1_0,
/*13752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13764*/           OPC_EmitInteger, MVT::i1, 0, 
/*13767*/           OPC_EmitInteger, MVT::i1, 0, 
/*13770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13793*/         0, // EndSwitchType
/*13794*/       /*Scope*/ 27|128,1/*155*/, /*->13951*/
/*13796*/         OPC_CheckChild2Type, MVT::v16f32,
/*13798*/         OPC_RecordChild3, // #2 = $rsrc
/*13799*/         OPC_CheckChild3Type, MVT::v8i32,
/*13801*/         OPC_RecordChild4, // #3 = $sampler
/*13802*/         OPC_RecordChild5, // #4 = $dmask
/*13803*/         OPC_RecordChild6, // #5 = $unorm
/*13804*/         OPC_RecordChild7, // #6 = $glc
/*13805*/         OPC_MoveChild, 8,
/*13807*/         OPC_RecordNode, // #7 = $slc
/*13808*/         OPC_MoveParent,
/*13809*/         OPC_MoveChild, 9,
/*13811*/         OPC_RecordNode, // #8 = $lwe
/*13812*/         OPC_MoveParent,
/*13813*/         OPC_MoveChild, 10,
/*13815*/         OPC_RecordNode, // #9 = $da
/*13816*/         OPC_MoveParent,
/*13817*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13862
/*13820*/           OPC_EmitMergeInputChains1_0,
/*13821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13833*/           OPC_EmitInteger, MVT::i1, 0, 
/*13836*/           OPC_EmitInteger, MVT::i1, 0, 
/*13839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13862*/         /*SwitchType*/ 42, MVT::v2f32,// ->13906
/*13864*/           OPC_EmitMergeInputChains1_0,
/*13865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13877*/           OPC_EmitInteger, MVT::i1, 0, 
/*13880*/           OPC_EmitInteger, MVT::i1, 0, 
/*13883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13906*/         /*SwitchType*/ 42, MVT::v4f32,// ->13950
/*13908*/           OPC_EmitMergeInputChains1_0,
/*13909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13921*/           OPC_EmitInteger, MVT::i1, 0, 
/*13924*/           OPC_EmitInteger, MVT::i1, 0, 
/*13927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13950*/         0, // EndSwitchType
/*13951*/       0, /*End of Scope*/
/*13952*/     /*Scope*/ 23|128,6/*791*/, /*->14745*/
/*13954*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*13957*/       OPC_RecordChild2, // #1 = $addr
/*13958*/       OPC_Scope, 27|128,1/*155*/, /*->14116*/ // 5 children in Scope
/*13961*/         OPC_CheckChild2Type, MVT::f32,
/*13963*/         OPC_RecordChild3, // #2 = $rsrc
/*13964*/         OPC_CheckChild3Type, MVT::v8i32,
/*13966*/         OPC_RecordChild4, // #3 = $sampler
/*13967*/         OPC_RecordChild5, // #4 = $dmask
/*13968*/         OPC_RecordChild6, // #5 = $unorm
/*13969*/         OPC_RecordChild7, // #6 = $glc
/*13970*/         OPC_MoveChild, 8,
/*13972*/         OPC_RecordNode, // #7 = $slc
/*13973*/         OPC_MoveParent,
/*13974*/         OPC_MoveChild, 9,
/*13976*/         OPC_RecordNode, // #8 = $lwe
/*13977*/         OPC_MoveParent,
/*13978*/         OPC_MoveChild, 10,
/*13980*/         OPC_RecordNode, // #9 = $da
/*13981*/         OPC_MoveParent,
/*13982*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14027
/*13985*/           OPC_EmitMergeInputChains1_0,
/*13986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13998*/           OPC_EmitInteger, MVT::i1, 0, 
/*14001*/           OPC_EmitInteger, MVT::i1, 0, 
/*14004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14027*/         /*SwitchType*/ 42, MVT::v2f32,// ->14071
/*14029*/           OPC_EmitMergeInputChains1_0,
/*14030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14042*/           OPC_EmitInteger, MVT::i1, 0, 
/*14045*/           OPC_EmitInteger, MVT::i1, 0, 
/*14048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14071*/         /*SwitchType*/ 42, MVT::v4f32,// ->14115
/*14073*/           OPC_EmitMergeInputChains1_0,
/*14074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14086*/           OPC_EmitInteger, MVT::i1, 0, 
/*14089*/           OPC_EmitInteger, MVT::i1, 0, 
/*14092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14115*/         0, // EndSwitchType
/*14116*/       /*Scope*/ 27|128,1/*155*/, /*->14273*/
/*14118*/         OPC_CheckChild2Type, MVT::v2f32,
/*14120*/         OPC_RecordChild3, // #2 = $rsrc
/*14121*/         OPC_CheckChild3Type, MVT::v8i32,
/*14123*/         OPC_RecordChild4, // #3 = $sampler
/*14124*/         OPC_RecordChild5, // #4 = $dmask
/*14125*/         OPC_RecordChild6, // #5 = $unorm
/*14126*/         OPC_RecordChild7, // #6 = $glc
/*14127*/         OPC_MoveChild, 8,
/*14129*/         OPC_RecordNode, // #7 = $slc
/*14130*/         OPC_MoveParent,
/*14131*/         OPC_MoveChild, 9,
/*14133*/         OPC_RecordNode, // #8 = $lwe
/*14134*/         OPC_MoveParent,
/*14135*/         OPC_MoveChild, 10,
/*14137*/         OPC_RecordNode, // #9 = $da
/*14138*/         OPC_MoveParent,
/*14139*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14184
/*14142*/           OPC_EmitMergeInputChains1_0,
/*14143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14155*/           OPC_EmitInteger, MVT::i1, 0, 
/*14158*/           OPC_EmitInteger, MVT::i1, 0, 
/*14161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14184*/         /*SwitchType*/ 42, MVT::v2f32,// ->14228
/*14186*/           OPC_EmitMergeInputChains1_0,
/*14187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14199*/           OPC_EmitInteger, MVT::i1, 0, 
/*14202*/           OPC_EmitInteger, MVT::i1, 0, 
/*14205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14228*/         /*SwitchType*/ 42, MVT::v4f32,// ->14272
/*14230*/           OPC_EmitMergeInputChains1_0,
/*14231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14243*/           OPC_EmitInteger, MVT::i1, 0, 
/*14246*/           OPC_EmitInteger, MVT::i1, 0, 
/*14249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14272*/         0, // EndSwitchType
/*14273*/       /*Scope*/ 27|128,1/*155*/, /*->14430*/
/*14275*/         OPC_CheckChild2Type, MVT::v4f32,
/*14277*/         OPC_RecordChild3, // #2 = $rsrc
/*14278*/         OPC_CheckChild3Type, MVT::v8i32,
/*14280*/         OPC_RecordChild4, // #3 = $sampler
/*14281*/         OPC_RecordChild5, // #4 = $dmask
/*14282*/         OPC_RecordChild6, // #5 = $unorm
/*14283*/         OPC_RecordChild7, // #6 = $glc
/*14284*/         OPC_MoveChild, 8,
/*14286*/         OPC_RecordNode, // #7 = $slc
/*14287*/         OPC_MoveParent,
/*14288*/         OPC_MoveChild, 9,
/*14290*/         OPC_RecordNode, // #8 = $lwe
/*14291*/         OPC_MoveParent,
/*14292*/         OPC_MoveChild, 10,
/*14294*/         OPC_RecordNode, // #9 = $da
/*14295*/         OPC_MoveParent,
/*14296*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14341
/*14299*/           OPC_EmitMergeInputChains1_0,
/*14300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14312*/           OPC_EmitInteger, MVT::i1, 0, 
/*14315*/           OPC_EmitInteger, MVT::i1, 0, 
/*14318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14341*/         /*SwitchType*/ 42, MVT::v2f32,// ->14385
/*14343*/           OPC_EmitMergeInputChains1_0,
/*14344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14356*/           OPC_EmitInteger, MVT::i1, 0, 
/*14359*/           OPC_EmitInteger, MVT::i1, 0, 
/*14362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14385*/         /*SwitchType*/ 42, MVT::v4f32,// ->14429
/*14387*/           OPC_EmitMergeInputChains1_0,
/*14388*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14397*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14400*/           OPC_EmitInteger, MVT::i1, 0, 
/*14403*/           OPC_EmitInteger, MVT::i1, 0, 
/*14406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14409*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14429*/         0, // EndSwitchType
/*14430*/       /*Scope*/ 27|128,1/*155*/, /*->14587*/
/*14432*/         OPC_CheckChild2Type, MVT::v8f32,
/*14434*/         OPC_RecordChild3, // #2 = $rsrc
/*14435*/         OPC_CheckChild3Type, MVT::v8i32,
/*14437*/         OPC_RecordChild4, // #3 = $sampler
/*14438*/         OPC_RecordChild5, // #4 = $dmask
/*14439*/         OPC_RecordChild6, // #5 = $unorm
/*14440*/         OPC_RecordChild7, // #6 = $glc
/*14441*/         OPC_MoveChild, 8,
/*14443*/         OPC_RecordNode, // #7 = $slc
/*14444*/         OPC_MoveParent,
/*14445*/         OPC_MoveChild, 9,
/*14447*/         OPC_RecordNode, // #8 = $lwe
/*14448*/         OPC_MoveParent,
/*14449*/         OPC_MoveChild, 10,
/*14451*/         OPC_RecordNode, // #9 = $da
/*14452*/         OPC_MoveParent,
/*14453*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14498
/*14456*/           OPC_EmitMergeInputChains1_0,
/*14457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14469*/           OPC_EmitInteger, MVT::i1, 0, 
/*14472*/           OPC_EmitInteger, MVT::i1, 0, 
/*14475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14498*/         /*SwitchType*/ 42, MVT::v2f32,// ->14542
/*14500*/           OPC_EmitMergeInputChains1_0,
/*14501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14513*/           OPC_EmitInteger, MVT::i1, 0, 
/*14516*/           OPC_EmitInteger, MVT::i1, 0, 
/*14519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14542*/         /*SwitchType*/ 42, MVT::v4f32,// ->14586
/*14544*/           OPC_EmitMergeInputChains1_0,
/*14545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14557*/           OPC_EmitInteger, MVT::i1, 0, 
/*14560*/           OPC_EmitInteger, MVT::i1, 0, 
/*14563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14586*/         0, // EndSwitchType
/*14587*/       /*Scope*/ 27|128,1/*155*/, /*->14744*/
/*14589*/         OPC_CheckChild2Type, MVT::v16f32,
/*14591*/         OPC_RecordChild3, // #2 = $rsrc
/*14592*/         OPC_CheckChild3Type, MVT::v8i32,
/*14594*/         OPC_RecordChild4, // #3 = $sampler
/*14595*/         OPC_RecordChild5, // #4 = $dmask
/*14596*/         OPC_RecordChild6, // #5 = $unorm
/*14597*/         OPC_RecordChild7, // #6 = $glc
/*14598*/         OPC_MoveChild, 8,
/*14600*/         OPC_RecordNode, // #7 = $slc
/*14601*/         OPC_MoveParent,
/*14602*/         OPC_MoveChild, 9,
/*14604*/         OPC_RecordNode, // #8 = $lwe
/*14605*/         OPC_MoveParent,
/*14606*/         OPC_MoveChild, 10,
/*14608*/         OPC_RecordNode, // #9 = $da
/*14609*/         OPC_MoveParent,
/*14610*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14655
/*14613*/           OPC_EmitMergeInputChains1_0,
/*14614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14626*/           OPC_EmitInteger, MVT::i1, 0, 
/*14629*/           OPC_EmitInteger, MVT::i1, 0, 
/*14632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14655*/         /*SwitchType*/ 42, MVT::v2f32,// ->14699
/*14657*/           OPC_EmitMergeInputChains1_0,
/*14658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14670*/           OPC_EmitInteger, MVT::i1, 0, 
/*14673*/           OPC_EmitInteger, MVT::i1, 0, 
/*14676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14699*/         /*SwitchType*/ 42, MVT::v4f32,// ->14743
/*14701*/           OPC_EmitMergeInputChains1_0,
/*14702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14714*/           OPC_EmitInteger, MVT::i1, 0, 
/*14717*/           OPC_EmitInteger, MVT::i1, 0, 
/*14720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14743*/         0, // EndSwitchType
/*14744*/       0, /*End of Scope*/
/*14745*/     /*Scope*/ 23|128,6/*791*/, /*->15538*/
/*14747*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*14750*/       OPC_RecordChild2, // #1 = $addr
/*14751*/       OPC_Scope, 27|128,1/*155*/, /*->14909*/ // 5 children in Scope
/*14754*/         OPC_CheckChild2Type, MVT::f32,
/*14756*/         OPC_RecordChild3, // #2 = $rsrc
/*14757*/         OPC_CheckChild3Type, MVT::v8i32,
/*14759*/         OPC_RecordChild4, // #3 = $sampler
/*14760*/         OPC_RecordChild5, // #4 = $dmask
/*14761*/         OPC_RecordChild6, // #5 = $unorm
/*14762*/         OPC_RecordChild7, // #6 = $glc
/*14763*/         OPC_MoveChild, 8,
/*14765*/         OPC_RecordNode, // #7 = $slc
/*14766*/         OPC_MoveParent,
/*14767*/         OPC_MoveChild, 9,
/*14769*/         OPC_RecordNode, // #8 = $lwe
/*14770*/         OPC_MoveParent,
/*14771*/         OPC_MoveChild, 10,
/*14773*/         OPC_RecordNode, // #9 = $da
/*14774*/         OPC_MoveParent,
/*14775*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14820
/*14778*/           OPC_EmitMergeInputChains1_0,
/*14779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14791*/           OPC_EmitInteger, MVT::i1, 0, 
/*14794*/           OPC_EmitInteger, MVT::i1, 0, 
/*14797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14820*/         /*SwitchType*/ 42, MVT::v2f32,// ->14864
/*14822*/           OPC_EmitMergeInputChains1_0,
/*14823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14835*/           OPC_EmitInteger, MVT::i1, 0, 
/*14838*/           OPC_EmitInteger, MVT::i1, 0, 
/*14841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14864*/         /*SwitchType*/ 42, MVT::v4f32,// ->14908
/*14866*/           OPC_EmitMergeInputChains1_0,
/*14867*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14870*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14873*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14876*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14879*/           OPC_EmitInteger, MVT::i1, 0, 
/*14882*/           OPC_EmitInteger, MVT::i1, 0, 
/*14885*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14888*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14908*/         0, // EndSwitchType
/*14909*/       /*Scope*/ 27|128,1/*155*/, /*->15066*/
/*14911*/         OPC_CheckChild2Type, MVT::v2f32,
/*14913*/         OPC_RecordChild3, // #2 = $rsrc
/*14914*/         OPC_CheckChild3Type, MVT::v8i32,
/*14916*/         OPC_RecordChild4, // #3 = $sampler
/*14917*/         OPC_RecordChild5, // #4 = $dmask
/*14918*/         OPC_RecordChild6, // #5 = $unorm
/*14919*/         OPC_RecordChild7, // #6 = $glc
/*14920*/         OPC_MoveChild, 8,
/*14922*/         OPC_RecordNode, // #7 = $slc
/*14923*/         OPC_MoveParent,
/*14924*/         OPC_MoveChild, 9,
/*14926*/         OPC_RecordNode, // #8 = $lwe
/*14927*/         OPC_MoveParent,
/*14928*/         OPC_MoveChild, 10,
/*14930*/         OPC_RecordNode, // #9 = $da
/*14931*/         OPC_MoveParent,
/*14932*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14977
/*14935*/           OPC_EmitMergeInputChains1_0,
/*14936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14948*/           OPC_EmitInteger, MVT::i1, 0, 
/*14951*/           OPC_EmitInteger, MVT::i1, 0, 
/*14954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14977*/         /*SwitchType*/ 42, MVT::v2f32,// ->15021
/*14979*/           OPC_EmitMergeInputChains1_0,
/*14980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14992*/           OPC_EmitInteger, MVT::i1, 0, 
/*14995*/           OPC_EmitInteger, MVT::i1, 0, 
/*14998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15021*/         /*SwitchType*/ 42, MVT::v4f32,// ->15065
/*15023*/           OPC_EmitMergeInputChains1_0,
/*15024*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15030*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15036*/           OPC_EmitInteger, MVT::i1, 0, 
/*15039*/           OPC_EmitInteger, MVT::i1, 0, 
/*15042*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15045*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15065*/         0, // EndSwitchType
/*15066*/       /*Scope*/ 27|128,1/*155*/, /*->15223*/
/*15068*/         OPC_CheckChild2Type, MVT::v4f32,
/*15070*/         OPC_RecordChild3, // #2 = $rsrc
/*15071*/         OPC_CheckChild3Type, MVT::v8i32,
/*15073*/         OPC_RecordChild4, // #3 = $sampler
/*15074*/         OPC_RecordChild5, // #4 = $dmask
/*15075*/         OPC_RecordChild6, // #5 = $unorm
/*15076*/         OPC_RecordChild7, // #6 = $glc
/*15077*/         OPC_MoveChild, 8,
/*15079*/         OPC_RecordNode, // #7 = $slc
/*15080*/         OPC_MoveParent,
/*15081*/         OPC_MoveChild, 9,
/*15083*/         OPC_RecordNode, // #8 = $lwe
/*15084*/         OPC_MoveParent,
/*15085*/         OPC_MoveChild, 10,
/*15087*/         OPC_RecordNode, // #9 = $da
/*15088*/         OPC_MoveParent,
/*15089*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15134
/*15092*/           OPC_EmitMergeInputChains1_0,
/*15093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15105*/           OPC_EmitInteger, MVT::i1, 0, 
/*15108*/           OPC_EmitInteger, MVT::i1, 0, 
/*15111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15134*/         /*SwitchType*/ 42, MVT::v2f32,// ->15178
/*15136*/           OPC_EmitMergeInputChains1_0,
/*15137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15149*/           OPC_EmitInteger, MVT::i1, 0, 
/*15152*/           OPC_EmitInteger, MVT::i1, 0, 
/*15155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15178*/         /*SwitchType*/ 42, MVT::v4f32,// ->15222
/*15180*/           OPC_EmitMergeInputChains1_0,
/*15181*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15184*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15193*/           OPC_EmitInteger, MVT::i1, 0, 
/*15196*/           OPC_EmitInteger, MVT::i1, 0, 
/*15199*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15202*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15222*/         0, // EndSwitchType
/*15223*/       /*Scope*/ 27|128,1/*155*/, /*->15380*/
/*15225*/         OPC_CheckChild2Type, MVT::v8f32,
/*15227*/         OPC_RecordChild3, // #2 = $rsrc
/*15228*/         OPC_CheckChild3Type, MVT::v8i32,
/*15230*/         OPC_RecordChild4, // #3 = $sampler
/*15231*/         OPC_RecordChild5, // #4 = $dmask
/*15232*/         OPC_RecordChild6, // #5 = $unorm
/*15233*/         OPC_RecordChild7, // #6 = $glc
/*15234*/         OPC_MoveChild, 8,
/*15236*/         OPC_RecordNode, // #7 = $slc
/*15237*/         OPC_MoveParent,
/*15238*/         OPC_MoveChild, 9,
/*15240*/         OPC_RecordNode, // #8 = $lwe
/*15241*/         OPC_MoveParent,
/*15242*/         OPC_MoveChild, 10,
/*15244*/         OPC_RecordNode, // #9 = $da
/*15245*/         OPC_MoveParent,
/*15246*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15291
/*15249*/           OPC_EmitMergeInputChains1_0,
/*15250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15262*/           OPC_EmitInteger, MVT::i1, 0, 
/*15265*/           OPC_EmitInteger, MVT::i1, 0, 
/*15268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15291*/         /*SwitchType*/ 42, MVT::v2f32,// ->15335
/*15293*/           OPC_EmitMergeInputChains1_0,
/*15294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15306*/           OPC_EmitInteger, MVT::i1, 0, 
/*15309*/           OPC_EmitInteger, MVT::i1, 0, 
/*15312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15335*/         /*SwitchType*/ 42, MVT::v4f32,// ->15379
/*15337*/           OPC_EmitMergeInputChains1_0,
/*15338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15350*/           OPC_EmitInteger, MVT::i1, 0, 
/*15353*/           OPC_EmitInteger, MVT::i1, 0, 
/*15356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15379*/         0, // EndSwitchType
/*15380*/       /*Scope*/ 27|128,1/*155*/, /*->15537*/
/*15382*/         OPC_CheckChild2Type, MVT::v16f32,
/*15384*/         OPC_RecordChild3, // #2 = $rsrc
/*15385*/         OPC_CheckChild3Type, MVT::v8i32,
/*15387*/         OPC_RecordChild4, // #3 = $sampler
/*15388*/         OPC_RecordChild5, // #4 = $dmask
/*15389*/         OPC_RecordChild6, // #5 = $unorm
/*15390*/         OPC_RecordChild7, // #6 = $glc
/*15391*/         OPC_MoveChild, 8,
/*15393*/         OPC_RecordNode, // #7 = $slc
/*15394*/         OPC_MoveParent,
/*15395*/         OPC_MoveChild, 9,
/*15397*/         OPC_RecordNode, // #8 = $lwe
/*15398*/         OPC_MoveParent,
/*15399*/         OPC_MoveChild, 10,
/*15401*/         OPC_RecordNode, // #9 = $da
/*15402*/         OPC_MoveParent,
/*15403*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15448
/*15406*/           OPC_EmitMergeInputChains1_0,
/*15407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15419*/           OPC_EmitInteger, MVT::i1, 0, 
/*15422*/           OPC_EmitInteger, MVT::i1, 0, 
/*15425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15448*/         /*SwitchType*/ 42, MVT::v2f32,// ->15492
/*15450*/           OPC_EmitMergeInputChains1_0,
/*15451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15463*/           OPC_EmitInteger, MVT::i1, 0, 
/*15466*/           OPC_EmitInteger, MVT::i1, 0, 
/*15469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15492*/         /*SwitchType*/ 42, MVT::v4f32,// ->15536
/*15494*/           OPC_EmitMergeInputChains1_0,
/*15495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15507*/           OPC_EmitInteger, MVT::i1, 0, 
/*15510*/           OPC_EmitInteger, MVT::i1, 0, 
/*15513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15536*/         0, // EndSwitchType
/*15537*/       0, /*End of Scope*/
/*15538*/     /*Scope*/ 23|128,6/*791*/, /*->16331*/
/*15540*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*15543*/       OPC_RecordChild2, // #1 = $addr
/*15544*/       OPC_Scope, 27|128,1/*155*/, /*->15702*/ // 5 children in Scope
/*15547*/         OPC_CheckChild2Type, MVT::f32,
/*15549*/         OPC_RecordChild3, // #2 = $rsrc
/*15550*/         OPC_CheckChild3Type, MVT::v8i32,
/*15552*/         OPC_RecordChild4, // #3 = $sampler
/*15553*/         OPC_RecordChild5, // #4 = $dmask
/*15554*/         OPC_RecordChild6, // #5 = $unorm
/*15555*/         OPC_RecordChild7, // #6 = $glc
/*15556*/         OPC_MoveChild, 8,
/*15558*/         OPC_RecordNode, // #7 = $slc
/*15559*/         OPC_MoveParent,
/*15560*/         OPC_MoveChild, 9,
/*15562*/         OPC_RecordNode, // #8 = $lwe
/*15563*/         OPC_MoveParent,
/*15564*/         OPC_MoveChild, 10,
/*15566*/         OPC_RecordNode, // #9 = $da
/*15567*/         OPC_MoveParent,
/*15568*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15613
/*15571*/           OPC_EmitMergeInputChains1_0,
/*15572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15584*/           OPC_EmitInteger, MVT::i1, 0, 
/*15587*/           OPC_EmitInteger, MVT::i1, 0, 
/*15590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15613*/         /*SwitchType*/ 42, MVT::v2f32,// ->15657
/*15615*/           OPC_EmitMergeInputChains1_0,
/*15616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15628*/           OPC_EmitInteger, MVT::i1, 0, 
/*15631*/           OPC_EmitInteger, MVT::i1, 0, 
/*15634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15657*/         /*SwitchType*/ 42, MVT::v4f32,// ->15701
/*15659*/           OPC_EmitMergeInputChains1_0,
/*15660*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15663*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15666*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15669*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15672*/           OPC_EmitInteger, MVT::i1, 0, 
/*15675*/           OPC_EmitInteger, MVT::i1, 0, 
/*15678*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15681*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15701*/         0, // EndSwitchType
/*15702*/       /*Scope*/ 27|128,1/*155*/, /*->15859*/
/*15704*/         OPC_CheckChild2Type, MVT::v2f32,
/*15706*/         OPC_RecordChild3, // #2 = $rsrc
/*15707*/         OPC_CheckChild3Type, MVT::v8i32,
/*15709*/         OPC_RecordChild4, // #3 = $sampler
/*15710*/         OPC_RecordChild5, // #4 = $dmask
/*15711*/         OPC_RecordChild6, // #5 = $unorm
/*15712*/         OPC_RecordChild7, // #6 = $glc
/*15713*/         OPC_MoveChild, 8,
/*15715*/         OPC_RecordNode, // #7 = $slc
/*15716*/         OPC_MoveParent,
/*15717*/         OPC_MoveChild, 9,
/*15719*/         OPC_RecordNode, // #8 = $lwe
/*15720*/         OPC_MoveParent,
/*15721*/         OPC_MoveChild, 10,
/*15723*/         OPC_RecordNode, // #9 = $da
/*15724*/         OPC_MoveParent,
/*15725*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15770
/*15728*/           OPC_EmitMergeInputChains1_0,
/*15729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15741*/           OPC_EmitInteger, MVT::i1, 0, 
/*15744*/           OPC_EmitInteger, MVT::i1, 0, 
/*15747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15770*/         /*SwitchType*/ 42, MVT::v2f32,// ->15814
/*15772*/           OPC_EmitMergeInputChains1_0,
/*15773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15785*/           OPC_EmitInteger, MVT::i1, 0, 
/*15788*/           OPC_EmitInteger, MVT::i1, 0, 
/*15791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15814*/         /*SwitchType*/ 42, MVT::v4f32,// ->15858
/*15816*/           OPC_EmitMergeInputChains1_0,
/*15817*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15820*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15823*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15826*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15829*/           OPC_EmitInteger, MVT::i1, 0, 
/*15832*/           OPC_EmitInteger, MVT::i1, 0, 
/*15835*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15838*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15841*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15858*/         0, // EndSwitchType
/*15859*/       /*Scope*/ 27|128,1/*155*/, /*->16016*/
/*15861*/         OPC_CheckChild2Type, MVT::v4f32,
/*15863*/         OPC_RecordChild3, // #2 = $rsrc
/*15864*/         OPC_CheckChild3Type, MVT::v8i32,
/*15866*/         OPC_RecordChild4, // #3 = $sampler
/*15867*/         OPC_RecordChild5, // #4 = $dmask
/*15868*/         OPC_RecordChild6, // #5 = $unorm
/*15869*/         OPC_RecordChild7, // #6 = $glc
/*15870*/         OPC_MoveChild, 8,
/*15872*/         OPC_RecordNode, // #7 = $slc
/*15873*/         OPC_MoveParent,
/*15874*/         OPC_MoveChild, 9,
/*15876*/         OPC_RecordNode, // #8 = $lwe
/*15877*/         OPC_MoveParent,
/*15878*/         OPC_MoveChild, 10,
/*15880*/         OPC_RecordNode, // #9 = $da
/*15881*/         OPC_MoveParent,
/*15882*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15927
/*15885*/           OPC_EmitMergeInputChains1_0,
/*15886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15898*/           OPC_EmitInteger, MVT::i1, 0, 
/*15901*/           OPC_EmitInteger, MVT::i1, 0, 
/*15904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15927*/         /*SwitchType*/ 42, MVT::v2f32,// ->15971
/*15929*/           OPC_EmitMergeInputChains1_0,
/*15930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15942*/           OPC_EmitInteger, MVT::i1, 0, 
/*15945*/           OPC_EmitInteger, MVT::i1, 0, 
/*15948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15971*/         /*SwitchType*/ 42, MVT::v4f32,// ->16015
/*15973*/           OPC_EmitMergeInputChains1_0,
/*15974*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15977*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15980*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15983*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15986*/           OPC_EmitInteger, MVT::i1, 0, 
/*15989*/           OPC_EmitInteger, MVT::i1, 0, 
/*15992*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15995*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16015*/         0, // EndSwitchType
/*16016*/       /*Scope*/ 27|128,1/*155*/, /*->16173*/
/*16018*/         OPC_CheckChild2Type, MVT::v8f32,
/*16020*/         OPC_RecordChild3, // #2 = $rsrc
/*16021*/         OPC_CheckChild3Type, MVT::v8i32,
/*16023*/         OPC_RecordChild4, // #3 = $sampler
/*16024*/         OPC_RecordChild5, // #4 = $dmask
/*16025*/         OPC_RecordChild6, // #5 = $unorm
/*16026*/         OPC_RecordChild7, // #6 = $glc
/*16027*/         OPC_MoveChild, 8,
/*16029*/         OPC_RecordNode, // #7 = $slc
/*16030*/         OPC_MoveParent,
/*16031*/         OPC_MoveChild, 9,
/*16033*/         OPC_RecordNode, // #8 = $lwe
/*16034*/         OPC_MoveParent,
/*16035*/         OPC_MoveChild, 10,
/*16037*/         OPC_RecordNode, // #9 = $da
/*16038*/         OPC_MoveParent,
/*16039*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16084
/*16042*/           OPC_EmitMergeInputChains1_0,
/*16043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16055*/           OPC_EmitInteger, MVT::i1, 0, 
/*16058*/           OPC_EmitInteger, MVT::i1, 0, 
/*16061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16084*/         /*SwitchType*/ 42, MVT::v2f32,// ->16128
/*16086*/           OPC_EmitMergeInputChains1_0,
/*16087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16099*/           OPC_EmitInteger, MVT::i1, 0, 
/*16102*/           OPC_EmitInteger, MVT::i1, 0, 
/*16105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16128*/         /*SwitchType*/ 42, MVT::v4f32,// ->16172
/*16130*/           OPC_EmitMergeInputChains1_0,
/*16131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16143*/           OPC_EmitInteger, MVT::i1, 0, 
/*16146*/           OPC_EmitInteger, MVT::i1, 0, 
/*16149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16172*/         0, // EndSwitchType
/*16173*/       /*Scope*/ 27|128,1/*155*/, /*->16330*/
/*16175*/         OPC_CheckChild2Type, MVT::v16f32,
/*16177*/         OPC_RecordChild3, // #2 = $rsrc
/*16178*/         OPC_CheckChild3Type, MVT::v8i32,
/*16180*/         OPC_RecordChild4, // #3 = $sampler
/*16181*/         OPC_RecordChild5, // #4 = $dmask
/*16182*/         OPC_RecordChild6, // #5 = $unorm
/*16183*/         OPC_RecordChild7, // #6 = $glc
/*16184*/         OPC_MoveChild, 8,
/*16186*/         OPC_RecordNode, // #7 = $slc
/*16187*/         OPC_MoveParent,
/*16188*/         OPC_MoveChild, 9,
/*16190*/         OPC_RecordNode, // #8 = $lwe
/*16191*/         OPC_MoveParent,
/*16192*/         OPC_MoveChild, 10,
/*16194*/         OPC_RecordNode, // #9 = $da
/*16195*/         OPC_MoveParent,
/*16196*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16241
/*16199*/           OPC_EmitMergeInputChains1_0,
/*16200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16212*/           OPC_EmitInteger, MVT::i1, 0, 
/*16215*/           OPC_EmitInteger, MVT::i1, 0, 
/*16218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16241*/         /*SwitchType*/ 42, MVT::v2f32,// ->16285
/*16243*/           OPC_EmitMergeInputChains1_0,
/*16244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16256*/           OPC_EmitInteger, MVT::i1, 0, 
/*16259*/           OPC_EmitInteger, MVT::i1, 0, 
/*16262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16285*/         /*SwitchType*/ 42, MVT::v4f32,// ->16329
/*16287*/           OPC_EmitMergeInputChains1_0,
/*16288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16300*/           OPC_EmitInteger, MVT::i1, 0, 
/*16303*/           OPC_EmitInteger, MVT::i1, 0, 
/*16306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16329*/         0, // EndSwitchType
/*16330*/       0, /*End of Scope*/
/*16331*/     /*Scope*/ 23|128,6/*791*/, /*->17124*/
/*16333*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*16336*/       OPC_RecordChild2, // #1 = $addr
/*16337*/       OPC_Scope, 27|128,1/*155*/, /*->16495*/ // 5 children in Scope
/*16340*/         OPC_CheckChild2Type, MVT::f32,
/*16342*/         OPC_RecordChild3, // #2 = $rsrc
/*16343*/         OPC_CheckChild3Type, MVT::v8i32,
/*16345*/         OPC_RecordChild4, // #3 = $sampler
/*16346*/         OPC_RecordChild5, // #4 = $dmask
/*16347*/         OPC_RecordChild6, // #5 = $unorm
/*16348*/         OPC_RecordChild7, // #6 = $glc
/*16349*/         OPC_MoveChild, 8,
/*16351*/         OPC_RecordNode, // #7 = $slc
/*16352*/         OPC_MoveParent,
/*16353*/         OPC_MoveChild, 9,
/*16355*/         OPC_RecordNode, // #8 = $lwe
/*16356*/         OPC_MoveParent,
/*16357*/         OPC_MoveChild, 10,
/*16359*/         OPC_RecordNode, // #9 = $da
/*16360*/         OPC_MoveParent,
/*16361*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16406
/*16364*/           OPC_EmitMergeInputChains1_0,
/*16365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16377*/           OPC_EmitInteger, MVT::i1, 0, 
/*16380*/           OPC_EmitInteger, MVT::i1, 0, 
/*16383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16406*/         /*SwitchType*/ 42, MVT::v2f32,// ->16450
/*16408*/           OPC_EmitMergeInputChains1_0,
/*16409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16421*/           OPC_EmitInteger, MVT::i1, 0, 
/*16424*/           OPC_EmitInteger, MVT::i1, 0, 
/*16427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16450*/         /*SwitchType*/ 42, MVT::v4f32,// ->16494
/*16452*/           OPC_EmitMergeInputChains1_0,
/*16453*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16456*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16459*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16465*/           OPC_EmitInteger, MVT::i1, 0, 
/*16468*/           OPC_EmitInteger, MVT::i1, 0, 
/*16471*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16474*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16494*/         0, // EndSwitchType
/*16495*/       /*Scope*/ 27|128,1/*155*/, /*->16652*/
/*16497*/         OPC_CheckChild2Type, MVT::v2f32,
/*16499*/         OPC_RecordChild3, // #2 = $rsrc
/*16500*/         OPC_CheckChild3Type, MVT::v8i32,
/*16502*/         OPC_RecordChild4, // #3 = $sampler
/*16503*/         OPC_RecordChild5, // #4 = $dmask
/*16504*/         OPC_RecordChild6, // #5 = $unorm
/*16505*/         OPC_RecordChild7, // #6 = $glc
/*16506*/         OPC_MoveChild, 8,
/*16508*/         OPC_RecordNode, // #7 = $slc
/*16509*/         OPC_MoveParent,
/*16510*/         OPC_MoveChild, 9,
/*16512*/         OPC_RecordNode, // #8 = $lwe
/*16513*/         OPC_MoveParent,
/*16514*/         OPC_MoveChild, 10,
/*16516*/         OPC_RecordNode, // #9 = $da
/*16517*/         OPC_MoveParent,
/*16518*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16563
/*16521*/           OPC_EmitMergeInputChains1_0,
/*16522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16534*/           OPC_EmitInteger, MVT::i1, 0, 
/*16537*/           OPC_EmitInteger, MVT::i1, 0, 
/*16540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16563*/         /*SwitchType*/ 42, MVT::v2f32,// ->16607
/*16565*/           OPC_EmitMergeInputChains1_0,
/*16566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16578*/           OPC_EmitInteger, MVT::i1, 0, 
/*16581*/           OPC_EmitInteger, MVT::i1, 0, 
/*16584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16607*/         /*SwitchType*/ 42, MVT::v4f32,// ->16651
/*16609*/           OPC_EmitMergeInputChains1_0,
/*16610*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16613*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16616*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16619*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16622*/           OPC_EmitInteger, MVT::i1, 0, 
/*16625*/           OPC_EmitInteger, MVT::i1, 0, 
/*16628*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16631*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16651*/         0, // EndSwitchType
/*16652*/       /*Scope*/ 27|128,1/*155*/, /*->16809*/
/*16654*/         OPC_CheckChild2Type, MVT::v4f32,
/*16656*/         OPC_RecordChild3, // #2 = $rsrc
/*16657*/         OPC_CheckChild3Type, MVT::v8i32,
/*16659*/         OPC_RecordChild4, // #3 = $sampler
/*16660*/         OPC_RecordChild5, // #4 = $dmask
/*16661*/         OPC_RecordChild6, // #5 = $unorm
/*16662*/         OPC_RecordChild7, // #6 = $glc
/*16663*/         OPC_MoveChild, 8,
/*16665*/         OPC_RecordNode, // #7 = $slc
/*16666*/         OPC_MoveParent,
/*16667*/         OPC_MoveChild, 9,
/*16669*/         OPC_RecordNode, // #8 = $lwe
/*16670*/         OPC_MoveParent,
/*16671*/         OPC_MoveChild, 10,
/*16673*/         OPC_RecordNode, // #9 = $da
/*16674*/         OPC_MoveParent,
/*16675*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16720
/*16678*/           OPC_EmitMergeInputChains1_0,
/*16679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16691*/           OPC_EmitInteger, MVT::i1, 0, 
/*16694*/           OPC_EmitInteger, MVT::i1, 0, 
/*16697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16720*/         /*SwitchType*/ 42, MVT::v2f32,// ->16764
/*16722*/           OPC_EmitMergeInputChains1_0,
/*16723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16735*/           OPC_EmitInteger, MVT::i1, 0, 
/*16738*/           OPC_EmitInteger, MVT::i1, 0, 
/*16741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16764*/         /*SwitchType*/ 42, MVT::v4f32,// ->16808
/*16766*/           OPC_EmitMergeInputChains1_0,
/*16767*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16773*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16779*/           OPC_EmitInteger, MVT::i1, 0, 
/*16782*/           OPC_EmitInteger, MVT::i1, 0, 
/*16785*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16788*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16808*/         0, // EndSwitchType
/*16809*/       /*Scope*/ 27|128,1/*155*/, /*->16966*/
/*16811*/         OPC_CheckChild2Type, MVT::v8f32,
/*16813*/         OPC_RecordChild3, // #2 = $rsrc
/*16814*/         OPC_CheckChild3Type, MVT::v8i32,
/*16816*/         OPC_RecordChild4, // #3 = $sampler
/*16817*/         OPC_RecordChild5, // #4 = $dmask
/*16818*/         OPC_RecordChild6, // #5 = $unorm
/*16819*/         OPC_RecordChild7, // #6 = $glc
/*16820*/         OPC_MoveChild, 8,
/*16822*/         OPC_RecordNode, // #7 = $slc
/*16823*/         OPC_MoveParent,
/*16824*/         OPC_MoveChild, 9,
/*16826*/         OPC_RecordNode, // #8 = $lwe
/*16827*/         OPC_MoveParent,
/*16828*/         OPC_MoveChild, 10,
/*16830*/         OPC_RecordNode, // #9 = $da
/*16831*/         OPC_MoveParent,
/*16832*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16877
/*16835*/           OPC_EmitMergeInputChains1_0,
/*16836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16848*/           OPC_EmitInteger, MVT::i1, 0, 
/*16851*/           OPC_EmitInteger, MVT::i1, 0, 
/*16854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16877*/         /*SwitchType*/ 42, MVT::v2f32,// ->16921
/*16879*/           OPC_EmitMergeInputChains1_0,
/*16880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16892*/           OPC_EmitInteger, MVT::i1, 0, 
/*16895*/           OPC_EmitInteger, MVT::i1, 0, 
/*16898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16921*/         /*SwitchType*/ 42, MVT::v4f32,// ->16965
/*16923*/           OPC_EmitMergeInputChains1_0,
/*16924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16936*/           OPC_EmitInteger, MVT::i1, 0, 
/*16939*/           OPC_EmitInteger, MVT::i1, 0, 
/*16942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16965*/         0, // EndSwitchType
/*16966*/       /*Scope*/ 27|128,1/*155*/, /*->17123*/
/*16968*/         OPC_CheckChild2Type, MVT::v16f32,
/*16970*/         OPC_RecordChild3, // #2 = $rsrc
/*16971*/         OPC_CheckChild3Type, MVT::v8i32,
/*16973*/         OPC_RecordChild4, // #3 = $sampler
/*16974*/         OPC_RecordChild5, // #4 = $dmask
/*16975*/         OPC_RecordChild6, // #5 = $unorm
/*16976*/         OPC_RecordChild7, // #6 = $glc
/*16977*/         OPC_MoveChild, 8,
/*16979*/         OPC_RecordNode, // #7 = $slc
/*16980*/         OPC_MoveParent,
/*16981*/         OPC_MoveChild, 9,
/*16983*/         OPC_RecordNode, // #8 = $lwe
/*16984*/         OPC_MoveParent,
/*16985*/         OPC_MoveChild, 10,
/*16987*/         OPC_RecordNode, // #9 = $da
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17034
/*16992*/           OPC_EmitMergeInputChains1_0,
/*16993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17005*/           OPC_EmitInteger, MVT::i1, 0, 
/*17008*/           OPC_EmitInteger, MVT::i1, 0, 
/*17011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17034*/         /*SwitchType*/ 42, MVT::v2f32,// ->17078
/*17036*/           OPC_EmitMergeInputChains1_0,
/*17037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17049*/           OPC_EmitInteger, MVT::i1, 0, 
/*17052*/           OPC_EmitInteger, MVT::i1, 0, 
/*17055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17078*/         /*SwitchType*/ 42, MVT::v4f32,// ->17122
/*17080*/           OPC_EmitMergeInputChains1_0,
/*17081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17093*/           OPC_EmitInteger, MVT::i1, 0, 
/*17096*/           OPC_EmitInteger, MVT::i1, 0, 
/*17099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17122*/         0, // EndSwitchType
/*17123*/       0, /*End of Scope*/
/*17124*/     /*Scope*/ 23|128,6/*791*/, /*->17917*/
/*17126*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*17129*/       OPC_RecordChild2, // #1 = $addr
/*17130*/       OPC_Scope, 27|128,1/*155*/, /*->17288*/ // 5 children in Scope
/*17133*/         OPC_CheckChild2Type, MVT::f32,
/*17135*/         OPC_RecordChild3, // #2 = $rsrc
/*17136*/         OPC_CheckChild3Type, MVT::v8i32,
/*17138*/         OPC_RecordChild4, // #3 = $sampler
/*17139*/         OPC_RecordChild5, // #4 = $dmask
/*17140*/         OPC_RecordChild6, // #5 = $unorm
/*17141*/         OPC_RecordChild7, // #6 = $glc
/*17142*/         OPC_MoveChild, 8,
/*17144*/         OPC_RecordNode, // #7 = $slc
/*17145*/         OPC_MoveParent,
/*17146*/         OPC_MoveChild, 9,
/*17148*/         OPC_RecordNode, // #8 = $lwe
/*17149*/         OPC_MoveParent,
/*17150*/         OPC_MoveChild, 10,
/*17152*/         OPC_RecordNode, // #9 = $da
/*17153*/         OPC_MoveParent,
/*17154*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17199
/*17157*/           OPC_EmitMergeInputChains1_0,
/*17158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17170*/           OPC_EmitInteger, MVT::i1, 0, 
/*17173*/           OPC_EmitInteger, MVT::i1, 0, 
/*17176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17199*/         /*SwitchType*/ 42, MVT::v2f32,// ->17243
/*17201*/           OPC_EmitMergeInputChains1_0,
/*17202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17214*/           OPC_EmitInteger, MVT::i1, 0, 
/*17217*/           OPC_EmitInteger, MVT::i1, 0, 
/*17220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17243*/         /*SwitchType*/ 42, MVT::v4f32,// ->17287
/*17245*/           OPC_EmitMergeInputChains1_0,
/*17246*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17249*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17258*/           OPC_EmitInteger, MVT::i1, 0, 
/*17261*/           OPC_EmitInteger, MVT::i1, 0, 
/*17264*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17267*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17287*/         0, // EndSwitchType
/*17288*/       /*Scope*/ 27|128,1/*155*/, /*->17445*/
/*17290*/         OPC_CheckChild2Type, MVT::v2f32,
/*17292*/         OPC_RecordChild3, // #2 = $rsrc
/*17293*/         OPC_CheckChild3Type, MVT::v8i32,
/*17295*/         OPC_RecordChild4, // #3 = $sampler
/*17296*/         OPC_RecordChild5, // #4 = $dmask
/*17297*/         OPC_RecordChild6, // #5 = $unorm
/*17298*/         OPC_RecordChild7, // #6 = $glc
/*17299*/         OPC_MoveChild, 8,
/*17301*/         OPC_RecordNode, // #7 = $slc
/*17302*/         OPC_MoveParent,
/*17303*/         OPC_MoveChild, 9,
/*17305*/         OPC_RecordNode, // #8 = $lwe
/*17306*/         OPC_MoveParent,
/*17307*/         OPC_MoveChild, 10,
/*17309*/         OPC_RecordNode, // #9 = $da
/*17310*/         OPC_MoveParent,
/*17311*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17356
/*17314*/           OPC_EmitMergeInputChains1_0,
/*17315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17327*/           OPC_EmitInteger, MVT::i1, 0, 
/*17330*/           OPC_EmitInteger, MVT::i1, 0, 
/*17333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17356*/         /*SwitchType*/ 42, MVT::v2f32,// ->17400
/*17358*/           OPC_EmitMergeInputChains1_0,
/*17359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17371*/           OPC_EmitInteger, MVT::i1, 0, 
/*17374*/           OPC_EmitInteger, MVT::i1, 0, 
/*17377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17400*/         /*SwitchType*/ 42, MVT::v4f32,// ->17444
/*17402*/           OPC_EmitMergeInputChains1_0,
/*17403*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17406*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17409*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17412*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17415*/           OPC_EmitInteger, MVT::i1, 0, 
/*17418*/           OPC_EmitInteger, MVT::i1, 0, 
/*17421*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17424*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17444*/         0, // EndSwitchType
/*17445*/       /*Scope*/ 27|128,1/*155*/, /*->17602*/
/*17447*/         OPC_CheckChild2Type, MVT::v4f32,
/*17449*/         OPC_RecordChild3, // #2 = $rsrc
/*17450*/         OPC_CheckChild3Type, MVT::v8i32,
/*17452*/         OPC_RecordChild4, // #3 = $sampler
/*17453*/         OPC_RecordChild5, // #4 = $dmask
/*17454*/         OPC_RecordChild6, // #5 = $unorm
/*17455*/         OPC_RecordChild7, // #6 = $glc
/*17456*/         OPC_MoveChild, 8,
/*17458*/         OPC_RecordNode, // #7 = $slc
/*17459*/         OPC_MoveParent,
/*17460*/         OPC_MoveChild, 9,
/*17462*/         OPC_RecordNode, // #8 = $lwe
/*17463*/         OPC_MoveParent,
/*17464*/         OPC_MoveChild, 10,
/*17466*/         OPC_RecordNode, // #9 = $da
/*17467*/         OPC_MoveParent,
/*17468*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17513
/*17471*/           OPC_EmitMergeInputChains1_0,
/*17472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17484*/           OPC_EmitInteger, MVT::i1, 0, 
/*17487*/           OPC_EmitInteger, MVT::i1, 0, 
/*17490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17513*/         /*SwitchType*/ 42, MVT::v2f32,// ->17557
/*17515*/           OPC_EmitMergeInputChains1_0,
/*17516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17528*/           OPC_EmitInteger, MVT::i1, 0, 
/*17531*/           OPC_EmitInteger, MVT::i1, 0, 
/*17534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17557*/         /*SwitchType*/ 42, MVT::v4f32,// ->17601
/*17559*/           OPC_EmitMergeInputChains1_0,
/*17560*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17563*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17566*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17569*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17572*/           OPC_EmitInteger, MVT::i1, 0, 
/*17575*/           OPC_EmitInteger, MVT::i1, 0, 
/*17578*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17581*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17601*/         0, // EndSwitchType
/*17602*/       /*Scope*/ 27|128,1/*155*/, /*->17759*/
/*17604*/         OPC_CheckChild2Type, MVT::v8f32,
/*17606*/         OPC_RecordChild3, // #2 = $rsrc
/*17607*/         OPC_CheckChild3Type, MVT::v8i32,
/*17609*/         OPC_RecordChild4, // #3 = $sampler
/*17610*/         OPC_RecordChild5, // #4 = $dmask
/*17611*/         OPC_RecordChild6, // #5 = $unorm
/*17612*/         OPC_RecordChild7, // #6 = $glc
/*17613*/         OPC_MoveChild, 8,
/*17615*/         OPC_RecordNode, // #7 = $slc
/*17616*/         OPC_MoveParent,
/*17617*/         OPC_MoveChild, 9,
/*17619*/         OPC_RecordNode, // #8 = $lwe
/*17620*/         OPC_MoveParent,
/*17621*/         OPC_MoveChild, 10,
/*17623*/         OPC_RecordNode, // #9 = $da
/*17624*/         OPC_MoveParent,
/*17625*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17670
/*17628*/           OPC_EmitMergeInputChains1_0,
/*17629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17641*/           OPC_EmitInteger, MVT::i1, 0, 
/*17644*/           OPC_EmitInteger, MVT::i1, 0, 
/*17647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17670*/         /*SwitchType*/ 42, MVT::v2f32,// ->17714
/*17672*/           OPC_EmitMergeInputChains1_0,
/*17673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17685*/           OPC_EmitInteger, MVT::i1, 0, 
/*17688*/           OPC_EmitInteger, MVT::i1, 0, 
/*17691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17714*/         /*SwitchType*/ 42, MVT::v4f32,// ->17758
/*17716*/           OPC_EmitMergeInputChains1_0,
/*17717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17729*/           OPC_EmitInteger, MVT::i1, 0, 
/*17732*/           OPC_EmitInteger, MVT::i1, 0, 
/*17735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17758*/         0, // EndSwitchType
/*17759*/       /*Scope*/ 27|128,1/*155*/, /*->17916*/
/*17761*/         OPC_CheckChild2Type, MVT::v16f32,
/*17763*/         OPC_RecordChild3, // #2 = $rsrc
/*17764*/         OPC_CheckChild3Type, MVT::v8i32,
/*17766*/         OPC_RecordChild4, // #3 = $sampler
/*17767*/         OPC_RecordChild5, // #4 = $dmask
/*17768*/         OPC_RecordChild6, // #5 = $unorm
/*17769*/         OPC_RecordChild7, // #6 = $glc
/*17770*/         OPC_MoveChild, 8,
/*17772*/         OPC_RecordNode, // #7 = $slc
/*17773*/         OPC_MoveParent,
/*17774*/         OPC_MoveChild, 9,
/*17776*/         OPC_RecordNode, // #8 = $lwe
/*17777*/         OPC_MoveParent,
/*17778*/         OPC_MoveChild, 10,
/*17780*/         OPC_RecordNode, // #9 = $da
/*17781*/         OPC_MoveParent,
/*17782*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17827
/*17785*/           OPC_EmitMergeInputChains1_0,
/*17786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17798*/           OPC_EmitInteger, MVT::i1, 0, 
/*17801*/           OPC_EmitInteger, MVT::i1, 0, 
/*17804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17827*/         /*SwitchType*/ 42, MVT::v2f32,// ->17871
/*17829*/           OPC_EmitMergeInputChains1_0,
/*17830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17842*/           OPC_EmitInteger, MVT::i1, 0, 
/*17845*/           OPC_EmitInteger, MVT::i1, 0, 
/*17848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17871*/         /*SwitchType*/ 42, MVT::v4f32,// ->17915
/*17873*/           OPC_EmitMergeInputChains1_0,
/*17874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17886*/           OPC_EmitInteger, MVT::i1, 0, 
/*17889*/           OPC_EmitInteger, MVT::i1, 0, 
/*17892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17915*/         0, // EndSwitchType
/*17916*/       0, /*End of Scope*/
/*17917*/     /*Scope*/ 23|128,6/*791*/, /*->18710*/
/*17919*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*17922*/       OPC_RecordChild2, // #1 = $addr
/*17923*/       OPC_Scope, 27|128,1/*155*/, /*->18081*/ // 5 children in Scope
/*17926*/         OPC_CheckChild2Type, MVT::f32,
/*17928*/         OPC_RecordChild3, // #2 = $rsrc
/*17929*/         OPC_CheckChild3Type, MVT::v8i32,
/*17931*/         OPC_RecordChild4, // #3 = $sampler
/*17932*/         OPC_RecordChild5, // #4 = $dmask
/*17933*/         OPC_RecordChild6, // #5 = $unorm
/*17934*/         OPC_RecordChild7, // #6 = $glc
/*17935*/         OPC_MoveChild, 8,
/*17937*/         OPC_RecordNode, // #7 = $slc
/*17938*/         OPC_MoveParent,
/*17939*/         OPC_MoveChild, 9,
/*17941*/         OPC_RecordNode, // #8 = $lwe
/*17942*/         OPC_MoveParent,
/*17943*/         OPC_MoveChild, 10,
/*17945*/         OPC_RecordNode, // #9 = $da
/*17946*/         OPC_MoveParent,
/*17947*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17992
/*17950*/           OPC_EmitMergeInputChains1_0,
/*17951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17963*/           OPC_EmitInteger, MVT::i1, 0, 
/*17966*/           OPC_EmitInteger, MVT::i1, 0, 
/*17969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17992*/         /*SwitchType*/ 42, MVT::v2f32,// ->18036
/*17994*/           OPC_EmitMergeInputChains1_0,
/*17995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18007*/           OPC_EmitInteger, MVT::i1, 0, 
/*18010*/           OPC_EmitInteger, MVT::i1, 0, 
/*18013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18036*/         /*SwitchType*/ 42, MVT::v4f32,// ->18080
/*18038*/           OPC_EmitMergeInputChains1_0,
/*18039*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18042*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18045*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18048*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18051*/           OPC_EmitInteger, MVT::i1, 0, 
/*18054*/           OPC_EmitInteger, MVT::i1, 0, 
/*18057*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18060*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18080*/         0, // EndSwitchType
/*18081*/       /*Scope*/ 27|128,1/*155*/, /*->18238*/
/*18083*/         OPC_CheckChild2Type, MVT::v2f32,
/*18085*/         OPC_RecordChild3, // #2 = $rsrc
/*18086*/         OPC_CheckChild3Type, MVT::v8i32,
/*18088*/         OPC_RecordChild4, // #3 = $sampler
/*18089*/         OPC_RecordChild5, // #4 = $dmask
/*18090*/         OPC_RecordChild6, // #5 = $unorm
/*18091*/         OPC_RecordChild7, // #6 = $glc
/*18092*/         OPC_MoveChild, 8,
/*18094*/         OPC_RecordNode, // #7 = $slc
/*18095*/         OPC_MoveParent,
/*18096*/         OPC_MoveChild, 9,
/*18098*/         OPC_RecordNode, // #8 = $lwe
/*18099*/         OPC_MoveParent,
/*18100*/         OPC_MoveChild, 10,
/*18102*/         OPC_RecordNode, // #9 = $da
/*18103*/         OPC_MoveParent,
/*18104*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18149
/*18107*/           OPC_EmitMergeInputChains1_0,
/*18108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18120*/           OPC_EmitInteger, MVT::i1, 0, 
/*18123*/           OPC_EmitInteger, MVT::i1, 0, 
/*18126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18149*/         /*SwitchType*/ 42, MVT::v2f32,// ->18193
/*18151*/           OPC_EmitMergeInputChains1_0,
/*18152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18164*/           OPC_EmitInteger, MVT::i1, 0, 
/*18167*/           OPC_EmitInteger, MVT::i1, 0, 
/*18170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18193*/         /*SwitchType*/ 42, MVT::v4f32,// ->18237
/*18195*/           OPC_EmitMergeInputChains1_0,
/*18196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18199*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18202*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18205*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18208*/           OPC_EmitInteger, MVT::i1, 0, 
/*18211*/           OPC_EmitInteger, MVT::i1, 0, 
/*18214*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18217*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18220*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18237*/         0, // EndSwitchType
/*18238*/       /*Scope*/ 27|128,1/*155*/, /*->18395*/
/*18240*/         OPC_CheckChild2Type, MVT::v4f32,
/*18242*/         OPC_RecordChild3, // #2 = $rsrc
/*18243*/         OPC_CheckChild3Type, MVT::v8i32,
/*18245*/         OPC_RecordChild4, // #3 = $sampler
/*18246*/         OPC_RecordChild5, // #4 = $dmask
/*18247*/         OPC_RecordChild6, // #5 = $unorm
/*18248*/         OPC_RecordChild7, // #6 = $glc
/*18249*/         OPC_MoveChild, 8,
/*18251*/         OPC_RecordNode, // #7 = $slc
/*18252*/         OPC_MoveParent,
/*18253*/         OPC_MoveChild, 9,
/*18255*/         OPC_RecordNode, // #8 = $lwe
/*18256*/         OPC_MoveParent,
/*18257*/         OPC_MoveChild, 10,
/*18259*/         OPC_RecordNode, // #9 = $da
/*18260*/         OPC_MoveParent,
/*18261*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18306
/*18264*/           OPC_EmitMergeInputChains1_0,
/*18265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18277*/           OPC_EmitInteger, MVT::i1, 0, 
/*18280*/           OPC_EmitInteger, MVT::i1, 0, 
/*18283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18306*/         /*SwitchType*/ 42, MVT::v2f32,// ->18350
/*18308*/           OPC_EmitMergeInputChains1_0,
/*18309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18321*/           OPC_EmitInteger, MVT::i1, 0, 
/*18324*/           OPC_EmitInteger, MVT::i1, 0, 
/*18327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18350*/         /*SwitchType*/ 42, MVT::v4f32,// ->18394
/*18352*/           OPC_EmitMergeInputChains1_0,
/*18353*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18356*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18365*/           OPC_EmitInteger, MVT::i1, 0, 
/*18368*/           OPC_EmitInteger, MVT::i1, 0, 
/*18371*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18374*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18394*/         0, // EndSwitchType
/*18395*/       /*Scope*/ 27|128,1/*155*/, /*->18552*/
/*18397*/         OPC_CheckChild2Type, MVT::v8f32,
/*18399*/         OPC_RecordChild3, // #2 = $rsrc
/*18400*/         OPC_CheckChild3Type, MVT::v8i32,
/*18402*/         OPC_RecordChild4, // #3 = $sampler
/*18403*/         OPC_RecordChild5, // #4 = $dmask
/*18404*/         OPC_RecordChild6, // #5 = $unorm
/*18405*/         OPC_RecordChild7, // #6 = $glc
/*18406*/         OPC_MoveChild, 8,
/*18408*/         OPC_RecordNode, // #7 = $slc
/*18409*/         OPC_MoveParent,
/*18410*/         OPC_MoveChild, 9,
/*18412*/         OPC_RecordNode, // #8 = $lwe
/*18413*/         OPC_MoveParent,
/*18414*/         OPC_MoveChild, 10,
/*18416*/         OPC_RecordNode, // #9 = $da
/*18417*/         OPC_MoveParent,
/*18418*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18463
/*18421*/           OPC_EmitMergeInputChains1_0,
/*18422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18434*/           OPC_EmitInteger, MVT::i1, 0, 
/*18437*/           OPC_EmitInteger, MVT::i1, 0, 
/*18440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18463*/         /*SwitchType*/ 42, MVT::v2f32,// ->18507
/*18465*/           OPC_EmitMergeInputChains1_0,
/*18466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18478*/           OPC_EmitInteger, MVT::i1, 0, 
/*18481*/           OPC_EmitInteger, MVT::i1, 0, 
/*18484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18507*/         /*SwitchType*/ 42, MVT::v4f32,// ->18551
/*18509*/           OPC_EmitMergeInputChains1_0,
/*18510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18522*/           OPC_EmitInteger, MVT::i1, 0, 
/*18525*/           OPC_EmitInteger, MVT::i1, 0, 
/*18528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18551*/         0, // EndSwitchType
/*18552*/       /*Scope*/ 27|128,1/*155*/, /*->18709*/
/*18554*/         OPC_CheckChild2Type, MVT::v16f32,
/*18556*/         OPC_RecordChild3, // #2 = $rsrc
/*18557*/         OPC_CheckChild3Type, MVT::v8i32,
/*18559*/         OPC_RecordChild4, // #3 = $sampler
/*18560*/         OPC_RecordChild5, // #4 = $dmask
/*18561*/         OPC_RecordChild6, // #5 = $unorm
/*18562*/         OPC_RecordChild7, // #6 = $glc
/*18563*/         OPC_MoveChild, 8,
/*18565*/         OPC_RecordNode, // #7 = $slc
/*18566*/         OPC_MoveParent,
/*18567*/         OPC_MoveChild, 9,
/*18569*/         OPC_RecordNode, // #8 = $lwe
/*18570*/         OPC_MoveParent,
/*18571*/         OPC_MoveChild, 10,
/*18573*/         OPC_RecordNode, // #9 = $da
/*18574*/         OPC_MoveParent,
/*18575*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18620
/*18578*/           OPC_EmitMergeInputChains1_0,
/*18579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18591*/           OPC_EmitInteger, MVT::i1, 0, 
/*18594*/           OPC_EmitInteger, MVT::i1, 0, 
/*18597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18620*/         /*SwitchType*/ 42, MVT::v2f32,// ->18664
/*18622*/           OPC_EmitMergeInputChains1_0,
/*18623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18635*/           OPC_EmitInteger, MVT::i1, 0, 
/*18638*/           OPC_EmitInteger, MVT::i1, 0, 
/*18641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18664*/         /*SwitchType*/ 42, MVT::v4f32,// ->18708
/*18666*/           OPC_EmitMergeInputChains1_0,
/*18667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18679*/           OPC_EmitInteger, MVT::i1, 0, 
/*18682*/           OPC_EmitInteger, MVT::i1, 0, 
/*18685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18708*/         0, // EndSwitchType
/*18709*/       0, /*End of Scope*/
/*18710*/     /*Scope*/ 23|128,6/*791*/, /*->19503*/
/*18712*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*18715*/       OPC_RecordChild2, // #1 = $addr
/*18716*/       OPC_Scope, 27|128,1/*155*/, /*->18874*/ // 5 children in Scope
/*18719*/         OPC_CheckChild2Type, MVT::f32,
/*18721*/         OPC_RecordChild3, // #2 = $rsrc
/*18722*/         OPC_CheckChild3Type, MVT::v8i32,
/*18724*/         OPC_RecordChild4, // #3 = $sampler
/*18725*/         OPC_RecordChild5, // #4 = $dmask
/*18726*/         OPC_RecordChild6, // #5 = $unorm
/*18727*/         OPC_RecordChild7, // #6 = $glc
/*18728*/         OPC_MoveChild, 8,
/*18730*/         OPC_RecordNode, // #7 = $slc
/*18731*/         OPC_MoveParent,
/*18732*/         OPC_MoveChild, 9,
/*18734*/         OPC_RecordNode, // #8 = $lwe
/*18735*/         OPC_MoveParent,
/*18736*/         OPC_MoveChild, 10,
/*18738*/         OPC_RecordNode, // #9 = $da
/*18739*/         OPC_MoveParent,
/*18740*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18785
/*18743*/           OPC_EmitMergeInputChains1_0,
/*18744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18756*/           OPC_EmitInteger, MVT::i1, 0, 
/*18759*/           OPC_EmitInteger, MVT::i1, 0, 
/*18762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18785*/         /*SwitchType*/ 42, MVT::v2f32,// ->18829
/*18787*/           OPC_EmitMergeInputChains1_0,
/*18788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18800*/           OPC_EmitInteger, MVT::i1, 0, 
/*18803*/           OPC_EmitInteger, MVT::i1, 0, 
/*18806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18829*/         /*SwitchType*/ 42, MVT::v4f32,// ->18873
/*18831*/           OPC_EmitMergeInputChains1_0,
/*18832*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18838*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18841*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18844*/           OPC_EmitInteger, MVT::i1, 0, 
/*18847*/           OPC_EmitInteger, MVT::i1, 0, 
/*18850*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18853*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18873*/         0, // EndSwitchType
/*18874*/       /*Scope*/ 27|128,1/*155*/, /*->19031*/
/*18876*/         OPC_CheckChild2Type, MVT::v2f32,
/*18878*/         OPC_RecordChild3, // #2 = $rsrc
/*18879*/         OPC_CheckChild3Type, MVT::v8i32,
/*18881*/         OPC_RecordChild4, // #3 = $sampler
/*18882*/         OPC_RecordChild5, // #4 = $dmask
/*18883*/         OPC_RecordChild6, // #5 = $unorm
/*18884*/         OPC_RecordChild7, // #6 = $glc
/*18885*/         OPC_MoveChild, 8,
/*18887*/         OPC_RecordNode, // #7 = $slc
/*18888*/         OPC_MoveParent,
/*18889*/         OPC_MoveChild, 9,
/*18891*/         OPC_RecordNode, // #8 = $lwe
/*18892*/         OPC_MoveParent,
/*18893*/         OPC_MoveChild, 10,
/*18895*/         OPC_RecordNode, // #9 = $da
/*18896*/         OPC_MoveParent,
/*18897*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18942
/*18900*/           OPC_EmitMergeInputChains1_0,
/*18901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18913*/           OPC_EmitInteger, MVT::i1, 0, 
/*18916*/           OPC_EmitInteger, MVT::i1, 0, 
/*18919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18942*/         /*SwitchType*/ 42, MVT::v2f32,// ->18986
/*18944*/           OPC_EmitMergeInputChains1_0,
/*18945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18957*/           OPC_EmitInteger, MVT::i1, 0, 
/*18960*/           OPC_EmitInteger, MVT::i1, 0, 
/*18963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18986*/         /*SwitchType*/ 42, MVT::v4f32,// ->19030
/*18988*/           OPC_EmitMergeInputChains1_0,
/*18989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19001*/           OPC_EmitInteger, MVT::i1, 0, 
/*19004*/           OPC_EmitInteger, MVT::i1, 0, 
/*19007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19030*/         0, // EndSwitchType
/*19031*/       /*Scope*/ 27|128,1/*155*/, /*->19188*/
/*19033*/         OPC_CheckChild2Type, MVT::v4f32,
/*19035*/         OPC_RecordChild3, // #2 = $rsrc
/*19036*/         OPC_CheckChild3Type, MVT::v8i32,
/*19038*/         OPC_RecordChild4, // #3 = $sampler
/*19039*/         OPC_RecordChild5, // #4 = $dmask
/*19040*/         OPC_RecordChild6, // #5 = $unorm
/*19041*/         OPC_RecordChild7, // #6 = $glc
/*19042*/         OPC_MoveChild, 8,
/*19044*/         OPC_RecordNode, // #7 = $slc
/*19045*/         OPC_MoveParent,
/*19046*/         OPC_MoveChild, 9,
/*19048*/         OPC_RecordNode, // #8 = $lwe
/*19049*/         OPC_MoveParent,
/*19050*/         OPC_MoveChild, 10,
/*19052*/         OPC_RecordNode, // #9 = $da
/*19053*/         OPC_MoveParent,
/*19054*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19099
/*19057*/           OPC_EmitMergeInputChains1_0,
/*19058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19070*/           OPC_EmitInteger, MVT::i1, 0, 
/*19073*/           OPC_EmitInteger, MVT::i1, 0, 
/*19076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19099*/         /*SwitchType*/ 42, MVT::v2f32,// ->19143
/*19101*/           OPC_EmitMergeInputChains1_0,
/*19102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19114*/           OPC_EmitInteger, MVT::i1, 0, 
/*19117*/           OPC_EmitInteger, MVT::i1, 0, 
/*19120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19143*/         /*SwitchType*/ 42, MVT::v4f32,// ->19187
/*19145*/           OPC_EmitMergeInputChains1_0,
/*19146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19158*/           OPC_EmitInteger, MVT::i1, 0, 
/*19161*/           OPC_EmitInteger, MVT::i1, 0, 
/*19164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19187*/         0, // EndSwitchType
/*19188*/       /*Scope*/ 27|128,1/*155*/, /*->19345*/
/*19190*/         OPC_CheckChild2Type, MVT::v8f32,
/*19192*/         OPC_RecordChild3, // #2 = $rsrc
/*19193*/         OPC_CheckChild3Type, MVT::v8i32,
/*19195*/         OPC_RecordChild4, // #3 = $sampler
/*19196*/         OPC_RecordChild5, // #4 = $dmask
/*19197*/         OPC_RecordChild6, // #5 = $unorm
/*19198*/         OPC_RecordChild7, // #6 = $glc
/*19199*/         OPC_MoveChild, 8,
/*19201*/         OPC_RecordNode, // #7 = $slc
/*19202*/         OPC_MoveParent,
/*19203*/         OPC_MoveChild, 9,
/*19205*/         OPC_RecordNode, // #8 = $lwe
/*19206*/         OPC_MoveParent,
/*19207*/         OPC_MoveChild, 10,
/*19209*/         OPC_RecordNode, // #9 = $da
/*19210*/         OPC_MoveParent,
/*19211*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19256
/*19214*/           OPC_EmitMergeInputChains1_0,
/*19215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19227*/           OPC_EmitInteger, MVT::i1, 0, 
/*19230*/           OPC_EmitInteger, MVT::i1, 0, 
/*19233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19256*/         /*SwitchType*/ 42, MVT::v2f32,// ->19300
/*19258*/           OPC_EmitMergeInputChains1_0,
/*19259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19271*/           OPC_EmitInteger, MVT::i1, 0, 
/*19274*/           OPC_EmitInteger, MVT::i1, 0, 
/*19277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19300*/         /*SwitchType*/ 42, MVT::v4f32,// ->19344
/*19302*/           OPC_EmitMergeInputChains1_0,
/*19303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19315*/           OPC_EmitInteger, MVT::i1, 0, 
/*19318*/           OPC_EmitInteger, MVT::i1, 0, 
/*19321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19344*/         0, // EndSwitchType
/*19345*/       /*Scope*/ 27|128,1/*155*/, /*->19502*/
/*19347*/         OPC_CheckChild2Type, MVT::v16f32,
/*19349*/         OPC_RecordChild3, // #2 = $rsrc
/*19350*/         OPC_CheckChild3Type, MVT::v8i32,
/*19352*/         OPC_RecordChild4, // #3 = $sampler
/*19353*/         OPC_RecordChild5, // #4 = $dmask
/*19354*/         OPC_RecordChild6, // #5 = $unorm
/*19355*/         OPC_RecordChild7, // #6 = $glc
/*19356*/         OPC_MoveChild, 8,
/*19358*/         OPC_RecordNode, // #7 = $slc
/*19359*/         OPC_MoveParent,
/*19360*/         OPC_MoveChild, 9,
/*19362*/         OPC_RecordNode, // #8 = $lwe
/*19363*/         OPC_MoveParent,
/*19364*/         OPC_MoveChild, 10,
/*19366*/         OPC_RecordNode, // #9 = $da
/*19367*/         OPC_MoveParent,
/*19368*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19413
/*19371*/           OPC_EmitMergeInputChains1_0,
/*19372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19384*/           OPC_EmitInteger, MVT::i1, 0, 
/*19387*/           OPC_EmitInteger, MVT::i1, 0, 
/*19390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19413*/         /*SwitchType*/ 42, MVT::v2f32,// ->19457
/*19415*/           OPC_EmitMergeInputChains1_0,
/*19416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19428*/           OPC_EmitInteger, MVT::i1, 0, 
/*19431*/           OPC_EmitInteger, MVT::i1, 0, 
/*19434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19457*/         /*SwitchType*/ 42, MVT::v4f32,// ->19501
/*19459*/           OPC_EmitMergeInputChains1_0,
/*19460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19472*/           OPC_EmitInteger, MVT::i1, 0, 
/*19475*/           OPC_EmitInteger, MVT::i1, 0, 
/*19478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19501*/         0, // EndSwitchType
/*19502*/       0, /*End of Scope*/
/*19503*/     /*Scope*/ 23|128,6/*791*/, /*->20296*/
/*19505*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*19508*/       OPC_RecordChild2, // #1 = $addr
/*19509*/       OPC_Scope, 27|128,1/*155*/, /*->19667*/ // 5 children in Scope
/*19512*/         OPC_CheckChild2Type, MVT::f32,
/*19514*/         OPC_RecordChild3, // #2 = $rsrc
/*19515*/         OPC_CheckChild3Type, MVT::v8i32,
/*19517*/         OPC_RecordChild4, // #3 = $sampler
/*19518*/         OPC_RecordChild5, // #4 = $dmask
/*19519*/         OPC_RecordChild6, // #5 = $unorm
/*19520*/         OPC_RecordChild7, // #6 = $glc
/*19521*/         OPC_MoveChild, 8,
/*19523*/         OPC_RecordNode, // #7 = $slc
/*19524*/         OPC_MoveParent,
/*19525*/         OPC_MoveChild, 9,
/*19527*/         OPC_RecordNode, // #8 = $lwe
/*19528*/         OPC_MoveParent,
/*19529*/         OPC_MoveChild, 10,
/*19531*/         OPC_RecordNode, // #9 = $da
/*19532*/         OPC_MoveParent,
/*19533*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19578
/*19536*/           OPC_EmitMergeInputChains1_0,
/*19537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19549*/           OPC_EmitInteger, MVT::i1, 0, 
/*19552*/           OPC_EmitInteger, MVT::i1, 0, 
/*19555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19578*/         /*SwitchType*/ 42, MVT::v2f32,// ->19622
/*19580*/           OPC_EmitMergeInputChains1_0,
/*19581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19593*/           OPC_EmitInteger, MVT::i1, 0, 
/*19596*/           OPC_EmitInteger, MVT::i1, 0, 
/*19599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19622*/         /*SwitchType*/ 42, MVT::v4f32,// ->19666
/*19624*/           OPC_EmitMergeInputChains1_0,
/*19625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19628*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19631*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19634*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19637*/           OPC_EmitInteger, MVT::i1, 0, 
/*19640*/           OPC_EmitInteger, MVT::i1, 0, 
/*19643*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19646*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19649*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19666*/         0, // EndSwitchType
/*19667*/       /*Scope*/ 27|128,1/*155*/, /*->19824*/
/*19669*/         OPC_CheckChild2Type, MVT::v2f32,
/*19671*/         OPC_RecordChild3, // #2 = $rsrc
/*19672*/         OPC_CheckChild3Type, MVT::v8i32,
/*19674*/         OPC_RecordChild4, // #3 = $sampler
/*19675*/         OPC_RecordChild5, // #4 = $dmask
/*19676*/         OPC_RecordChild6, // #5 = $unorm
/*19677*/         OPC_RecordChild7, // #6 = $glc
/*19678*/         OPC_MoveChild, 8,
/*19680*/         OPC_RecordNode, // #7 = $slc
/*19681*/         OPC_MoveParent,
/*19682*/         OPC_MoveChild, 9,
/*19684*/         OPC_RecordNode, // #8 = $lwe
/*19685*/         OPC_MoveParent,
/*19686*/         OPC_MoveChild, 10,
/*19688*/         OPC_RecordNode, // #9 = $da
/*19689*/         OPC_MoveParent,
/*19690*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19735
/*19693*/           OPC_EmitMergeInputChains1_0,
/*19694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19706*/           OPC_EmitInteger, MVT::i1, 0, 
/*19709*/           OPC_EmitInteger, MVT::i1, 0, 
/*19712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19735*/         /*SwitchType*/ 42, MVT::v2f32,// ->19779
/*19737*/           OPC_EmitMergeInputChains1_0,
/*19738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19750*/           OPC_EmitInteger, MVT::i1, 0, 
/*19753*/           OPC_EmitInteger, MVT::i1, 0, 
/*19756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19779*/         /*SwitchType*/ 42, MVT::v4f32,// ->19823
/*19781*/           OPC_EmitMergeInputChains1_0,
/*19782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19794*/           OPC_EmitInteger, MVT::i1, 0, 
/*19797*/           OPC_EmitInteger, MVT::i1, 0, 
/*19800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19823*/         0, // EndSwitchType
/*19824*/       /*Scope*/ 27|128,1/*155*/, /*->19981*/
/*19826*/         OPC_CheckChild2Type, MVT::v4f32,
/*19828*/         OPC_RecordChild3, // #2 = $rsrc
/*19829*/         OPC_CheckChild3Type, MVT::v8i32,
/*19831*/         OPC_RecordChild4, // #3 = $sampler
/*19832*/         OPC_RecordChild5, // #4 = $dmask
/*19833*/         OPC_RecordChild6, // #5 = $unorm
/*19834*/         OPC_RecordChild7, // #6 = $glc
/*19835*/         OPC_MoveChild, 8,
/*19837*/         OPC_RecordNode, // #7 = $slc
/*19838*/         OPC_MoveParent,
/*19839*/         OPC_MoveChild, 9,
/*19841*/         OPC_RecordNode, // #8 = $lwe
/*19842*/         OPC_MoveParent,
/*19843*/         OPC_MoveChild, 10,
/*19845*/         OPC_RecordNode, // #9 = $da
/*19846*/         OPC_MoveParent,
/*19847*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19892
/*19850*/           OPC_EmitMergeInputChains1_0,
/*19851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19863*/           OPC_EmitInteger, MVT::i1, 0, 
/*19866*/           OPC_EmitInteger, MVT::i1, 0, 
/*19869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19892*/         /*SwitchType*/ 42, MVT::v2f32,// ->19936
/*19894*/           OPC_EmitMergeInputChains1_0,
/*19895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19907*/           OPC_EmitInteger, MVT::i1, 0, 
/*19910*/           OPC_EmitInteger, MVT::i1, 0, 
/*19913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19936*/         /*SwitchType*/ 42, MVT::v4f32,// ->19980
/*19938*/           OPC_EmitMergeInputChains1_0,
/*19939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19951*/           OPC_EmitInteger, MVT::i1, 0, 
/*19954*/           OPC_EmitInteger, MVT::i1, 0, 
/*19957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19980*/         0, // EndSwitchType
/*19981*/       /*Scope*/ 27|128,1/*155*/, /*->20138*/
/*19983*/         OPC_CheckChild2Type, MVT::v8f32,
/*19985*/         OPC_RecordChild3, // #2 = $rsrc
/*19986*/         OPC_CheckChild3Type, MVT::v8i32,
/*19988*/         OPC_RecordChild4, // #3 = $sampler
/*19989*/         OPC_RecordChild5, // #4 = $dmask
/*19990*/         OPC_RecordChild6, // #5 = $unorm
/*19991*/         OPC_RecordChild7, // #6 = $glc
/*19992*/         OPC_MoveChild, 8,
/*19994*/         OPC_RecordNode, // #7 = $slc
/*19995*/         OPC_MoveParent,
/*19996*/         OPC_MoveChild, 9,
/*19998*/         OPC_RecordNode, // #8 = $lwe
/*19999*/         OPC_MoveParent,
/*20000*/         OPC_MoveChild, 10,
/*20002*/         OPC_RecordNode, // #9 = $da
/*20003*/         OPC_MoveParent,
/*20004*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20049
/*20007*/           OPC_EmitMergeInputChains1_0,
/*20008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20020*/           OPC_EmitInteger, MVT::i1, 0, 
/*20023*/           OPC_EmitInteger, MVT::i1, 0, 
/*20026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20049*/         /*SwitchType*/ 42, MVT::v2f32,// ->20093
/*20051*/           OPC_EmitMergeInputChains1_0,
/*20052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20064*/           OPC_EmitInteger, MVT::i1, 0, 
/*20067*/           OPC_EmitInteger, MVT::i1, 0, 
/*20070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20093*/         /*SwitchType*/ 42, MVT::v4f32,// ->20137
/*20095*/           OPC_EmitMergeInputChains1_0,
/*20096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20108*/           OPC_EmitInteger, MVT::i1, 0, 
/*20111*/           OPC_EmitInteger, MVT::i1, 0, 
/*20114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20137*/         0, // EndSwitchType
/*20138*/       /*Scope*/ 27|128,1/*155*/, /*->20295*/
/*20140*/         OPC_CheckChild2Type, MVT::v16f32,
/*20142*/         OPC_RecordChild3, // #2 = $rsrc
/*20143*/         OPC_CheckChild3Type, MVT::v8i32,
/*20145*/         OPC_RecordChild4, // #3 = $sampler
/*20146*/         OPC_RecordChild5, // #4 = $dmask
/*20147*/         OPC_RecordChild6, // #5 = $unorm
/*20148*/         OPC_RecordChild7, // #6 = $glc
/*20149*/         OPC_MoveChild, 8,
/*20151*/         OPC_RecordNode, // #7 = $slc
/*20152*/         OPC_MoveParent,
/*20153*/         OPC_MoveChild, 9,
/*20155*/         OPC_RecordNode, // #8 = $lwe
/*20156*/         OPC_MoveParent,
/*20157*/         OPC_MoveChild, 10,
/*20159*/         OPC_RecordNode, // #9 = $da
/*20160*/         OPC_MoveParent,
/*20161*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20206
/*20164*/           OPC_EmitMergeInputChains1_0,
/*20165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20177*/           OPC_EmitInteger, MVT::i1, 0, 
/*20180*/           OPC_EmitInteger, MVT::i1, 0, 
/*20183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20206*/         /*SwitchType*/ 42, MVT::v2f32,// ->20250
/*20208*/           OPC_EmitMergeInputChains1_0,
/*20209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20221*/           OPC_EmitInteger, MVT::i1, 0, 
/*20224*/           OPC_EmitInteger, MVT::i1, 0, 
/*20227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20250*/         /*SwitchType*/ 42, MVT::v4f32,// ->20294
/*20252*/           OPC_EmitMergeInputChains1_0,
/*20253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20265*/           OPC_EmitInteger, MVT::i1, 0, 
/*20268*/           OPC_EmitInteger, MVT::i1, 0, 
/*20271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20294*/         0, // EndSwitchType
/*20295*/       0, /*End of Scope*/
/*20296*/     /*Scope*/ 23|128,6/*791*/, /*->21089*/
/*20298*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*20301*/       OPC_RecordChild2, // #1 = $addr
/*20302*/       OPC_Scope, 27|128,1/*155*/, /*->20460*/ // 5 children in Scope
/*20305*/         OPC_CheckChild2Type, MVT::f32,
/*20307*/         OPC_RecordChild3, // #2 = $rsrc
/*20308*/         OPC_CheckChild3Type, MVT::v8i32,
/*20310*/         OPC_RecordChild4, // #3 = $sampler
/*20311*/         OPC_RecordChild5, // #4 = $dmask
/*20312*/         OPC_RecordChild6, // #5 = $unorm
/*20313*/         OPC_RecordChild7, // #6 = $glc
/*20314*/         OPC_MoveChild, 8,
/*20316*/         OPC_RecordNode, // #7 = $slc
/*20317*/         OPC_MoveParent,
/*20318*/         OPC_MoveChild, 9,
/*20320*/         OPC_RecordNode, // #8 = $lwe
/*20321*/         OPC_MoveParent,
/*20322*/         OPC_MoveChild, 10,
/*20324*/         OPC_RecordNode, // #9 = $da
/*20325*/         OPC_MoveParent,
/*20326*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20371
/*20329*/           OPC_EmitMergeInputChains1_0,
/*20330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20342*/           OPC_EmitInteger, MVT::i1, 0, 
/*20345*/           OPC_EmitInteger, MVT::i1, 0, 
/*20348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20371*/         /*SwitchType*/ 42, MVT::v2f32,// ->20415
/*20373*/           OPC_EmitMergeInputChains1_0,
/*20374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20386*/           OPC_EmitInteger, MVT::i1, 0, 
/*20389*/           OPC_EmitInteger, MVT::i1, 0, 
/*20392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20415*/         /*SwitchType*/ 42, MVT::v4f32,// ->20459
/*20417*/           OPC_EmitMergeInputChains1_0,
/*20418*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20421*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20424*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20427*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20430*/           OPC_EmitInteger, MVT::i1, 0, 
/*20433*/           OPC_EmitInteger, MVT::i1, 0, 
/*20436*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20439*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20459*/         0, // EndSwitchType
/*20460*/       /*Scope*/ 27|128,1/*155*/, /*->20617*/
/*20462*/         OPC_CheckChild2Type, MVT::v2f32,
/*20464*/         OPC_RecordChild3, // #2 = $rsrc
/*20465*/         OPC_CheckChild3Type, MVT::v8i32,
/*20467*/         OPC_RecordChild4, // #3 = $sampler
/*20468*/         OPC_RecordChild5, // #4 = $dmask
/*20469*/         OPC_RecordChild6, // #5 = $unorm
/*20470*/         OPC_RecordChild7, // #6 = $glc
/*20471*/         OPC_MoveChild, 8,
/*20473*/         OPC_RecordNode, // #7 = $slc
/*20474*/         OPC_MoveParent,
/*20475*/         OPC_MoveChild, 9,
/*20477*/         OPC_RecordNode, // #8 = $lwe
/*20478*/         OPC_MoveParent,
/*20479*/         OPC_MoveChild, 10,
/*20481*/         OPC_RecordNode, // #9 = $da
/*20482*/         OPC_MoveParent,
/*20483*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20528
/*20486*/           OPC_EmitMergeInputChains1_0,
/*20487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20499*/           OPC_EmitInteger, MVT::i1, 0, 
/*20502*/           OPC_EmitInteger, MVT::i1, 0, 
/*20505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20528*/         /*SwitchType*/ 42, MVT::v2f32,// ->20572
/*20530*/           OPC_EmitMergeInputChains1_0,
/*20531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20543*/           OPC_EmitInteger, MVT::i1, 0, 
/*20546*/           OPC_EmitInteger, MVT::i1, 0, 
/*20549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20572*/         /*SwitchType*/ 42, MVT::v4f32,// ->20616
/*20574*/           OPC_EmitMergeInputChains1_0,
/*20575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20587*/           OPC_EmitInteger, MVT::i1, 0, 
/*20590*/           OPC_EmitInteger, MVT::i1, 0, 
/*20593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20616*/         0, // EndSwitchType
/*20617*/       /*Scope*/ 27|128,1/*155*/, /*->20774*/
/*20619*/         OPC_CheckChild2Type, MVT::v4f32,
/*20621*/         OPC_RecordChild3, // #2 = $rsrc
/*20622*/         OPC_CheckChild3Type, MVT::v8i32,
/*20624*/         OPC_RecordChild4, // #3 = $sampler
/*20625*/         OPC_RecordChild5, // #4 = $dmask
/*20626*/         OPC_RecordChild6, // #5 = $unorm
/*20627*/         OPC_RecordChild7, // #6 = $glc
/*20628*/         OPC_MoveChild, 8,
/*20630*/         OPC_RecordNode, // #7 = $slc
/*20631*/         OPC_MoveParent,
/*20632*/         OPC_MoveChild, 9,
/*20634*/         OPC_RecordNode, // #8 = $lwe
/*20635*/         OPC_MoveParent,
/*20636*/         OPC_MoveChild, 10,
/*20638*/         OPC_RecordNode, // #9 = $da
/*20639*/         OPC_MoveParent,
/*20640*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20685
/*20643*/           OPC_EmitMergeInputChains1_0,
/*20644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20656*/           OPC_EmitInteger, MVT::i1, 0, 
/*20659*/           OPC_EmitInteger, MVT::i1, 0, 
/*20662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20685*/         /*SwitchType*/ 42, MVT::v2f32,// ->20729
/*20687*/           OPC_EmitMergeInputChains1_0,
/*20688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20700*/           OPC_EmitInteger, MVT::i1, 0, 
/*20703*/           OPC_EmitInteger, MVT::i1, 0, 
/*20706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20729*/         /*SwitchType*/ 42, MVT::v4f32,// ->20773
/*20731*/           OPC_EmitMergeInputChains1_0,
/*20732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20744*/           OPC_EmitInteger, MVT::i1, 0, 
/*20747*/           OPC_EmitInteger, MVT::i1, 0, 
/*20750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20773*/         0, // EndSwitchType
/*20774*/       /*Scope*/ 27|128,1/*155*/, /*->20931*/
/*20776*/         OPC_CheckChild2Type, MVT::v8f32,
/*20778*/         OPC_RecordChild3, // #2 = $rsrc
/*20779*/         OPC_CheckChild3Type, MVT::v8i32,
/*20781*/         OPC_RecordChild4, // #3 = $sampler
/*20782*/         OPC_RecordChild5, // #4 = $dmask
/*20783*/         OPC_RecordChild6, // #5 = $unorm
/*20784*/         OPC_RecordChild7, // #6 = $glc
/*20785*/         OPC_MoveChild, 8,
/*20787*/         OPC_RecordNode, // #7 = $slc
/*20788*/         OPC_MoveParent,
/*20789*/         OPC_MoveChild, 9,
/*20791*/         OPC_RecordNode, // #8 = $lwe
/*20792*/         OPC_MoveParent,
/*20793*/         OPC_MoveChild, 10,
/*20795*/         OPC_RecordNode, // #9 = $da
/*20796*/         OPC_MoveParent,
/*20797*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20842
/*20800*/           OPC_EmitMergeInputChains1_0,
/*20801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20813*/           OPC_EmitInteger, MVT::i1, 0, 
/*20816*/           OPC_EmitInteger, MVT::i1, 0, 
/*20819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20842*/         /*SwitchType*/ 42, MVT::v2f32,// ->20886
/*20844*/           OPC_EmitMergeInputChains1_0,
/*20845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20857*/           OPC_EmitInteger, MVT::i1, 0, 
/*20860*/           OPC_EmitInteger, MVT::i1, 0, 
/*20863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20886*/         /*SwitchType*/ 42, MVT::v4f32,// ->20930
/*20888*/           OPC_EmitMergeInputChains1_0,
/*20889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20901*/           OPC_EmitInteger, MVT::i1, 0, 
/*20904*/           OPC_EmitInteger, MVT::i1, 0, 
/*20907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20930*/         0, // EndSwitchType
/*20931*/       /*Scope*/ 27|128,1/*155*/, /*->21088*/
/*20933*/         OPC_CheckChild2Type, MVT::v16f32,
/*20935*/         OPC_RecordChild3, // #2 = $rsrc
/*20936*/         OPC_CheckChild3Type, MVT::v8i32,
/*20938*/         OPC_RecordChild4, // #3 = $sampler
/*20939*/         OPC_RecordChild5, // #4 = $dmask
/*20940*/         OPC_RecordChild6, // #5 = $unorm
/*20941*/         OPC_RecordChild7, // #6 = $glc
/*20942*/         OPC_MoveChild, 8,
/*20944*/         OPC_RecordNode, // #7 = $slc
/*20945*/         OPC_MoveParent,
/*20946*/         OPC_MoveChild, 9,
/*20948*/         OPC_RecordNode, // #8 = $lwe
/*20949*/         OPC_MoveParent,
/*20950*/         OPC_MoveChild, 10,
/*20952*/         OPC_RecordNode, // #9 = $da
/*20953*/         OPC_MoveParent,
/*20954*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20999
/*20957*/           OPC_EmitMergeInputChains1_0,
/*20958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20970*/           OPC_EmitInteger, MVT::i1, 0, 
/*20973*/           OPC_EmitInteger, MVT::i1, 0, 
/*20976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20999*/         /*SwitchType*/ 42, MVT::v2f32,// ->21043
/*21001*/           OPC_EmitMergeInputChains1_0,
/*21002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21014*/           OPC_EmitInteger, MVT::i1, 0, 
/*21017*/           OPC_EmitInteger, MVT::i1, 0, 
/*21020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21043*/         /*SwitchType*/ 42, MVT::v4f32,// ->21087
/*21045*/           OPC_EmitMergeInputChains1_0,
/*21046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21058*/           OPC_EmitInteger, MVT::i1, 0, 
/*21061*/           OPC_EmitInteger, MVT::i1, 0, 
/*21064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21087*/         0, // EndSwitchType
/*21088*/       0, /*End of Scope*/
/*21089*/     /*Scope*/ 23|128,6/*791*/, /*->21882*/
/*21091*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*21094*/       OPC_RecordChild2, // #1 = $addr
/*21095*/       OPC_Scope, 27|128,1/*155*/, /*->21253*/ // 5 children in Scope
/*21098*/         OPC_CheckChild2Type, MVT::f32,
/*21100*/         OPC_RecordChild3, // #2 = $rsrc
/*21101*/         OPC_CheckChild3Type, MVT::v8i32,
/*21103*/         OPC_RecordChild4, // #3 = $sampler
/*21104*/         OPC_RecordChild5, // #4 = $dmask
/*21105*/         OPC_RecordChild6, // #5 = $unorm
/*21106*/         OPC_RecordChild7, // #6 = $glc
/*21107*/         OPC_MoveChild, 8,
/*21109*/         OPC_RecordNode, // #7 = $slc
/*21110*/         OPC_MoveParent,
/*21111*/         OPC_MoveChild, 9,
/*21113*/         OPC_RecordNode, // #8 = $lwe
/*21114*/         OPC_MoveParent,
/*21115*/         OPC_MoveChild, 10,
/*21117*/         OPC_RecordNode, // #9 = $da
/*21118*/         OPC_MoveParent,
/*21119*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21164
/*21122*/           OPC_EmitMergeInputChains1_0,
/*21123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21135*/           OPC_EmitInteger, MVT::i1, 0, 
/*21138*/           OPC_EmitInteger, MVT::i1, 0, 
/*21141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21164*/         /*SwitchType*/ 42, MVT::v2f32,// ->21208
/*21166*/           OPC_EmitMergeInputChains1_0,
/*21167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21179*/           OPC_EmitInteger, MVT::i1, 0, 
/*21182*/           OPC_EmitInteger, MVT::i1, 0, 
/*21185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21208*/         /*SwitchType*/ 42, MVT::v4f32,// ->21252
/*21210*/           OPC_EmitMergeInputChains1_0,
/*21211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21223*/           OPC_EmitInteger, MVT::i1, 0, 
/*21226*/           OPC_EmitInteger, MVT::i1, 0, 
/*21229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21252*/         0, // EndSwitchType
/*21253*/       /*Scope*/ 27|128,1/*155*/, /*->21410*/
/*21255*/         OPC_CheckChild2Type, MVT::v2f32,
/*21257*/         OPC_RecordChild3, // #2 = $rsrc
/*21258*/         OPC_CheckChild3Type, MVT::v8i32,
/*21260*/         OPC_RecordChild4, // #3 = $sampler
/*21261*/         OPC_RecordChild5, // #4 = $dmask
/*21262*/         OPC_RecordChild6, // #5 = $unorm
/*21263*/         OPC_RecordChild7, // #6 = $glc
/*21264*/         OPC_MoveChild, 8,
/*21266*/         OPC_RecordNode, // #7 = $slc
/*21267*/         OPC_MoveParent,
/*21268*/         OPC_MoveChild, 9,
/*21270*/         OPC_RecordNode, // #8 = $lwe
/*21271*/         OPC_MoveParent,
/*21272*/         OPC_MoveChild, 10,
/*21274*/         OPC_RecordNode, // #9 = $da
/*21275*/         OPC_MoveParent,
/*21276*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21321
/*21279*/           OPC_EmitMergeInputChains1_0,
/*21280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21292*/           OPC_EmitInteger, MVT::i1, 0, 
/*21295*/           OPC_EmitInteger, MVT::i1, 0, 
/*21298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21321*/         /*SwitchType*/ 42, MVT::v2f32,// ->21365
/*21323*/           OPC_EmitMergeInputChains1_0,
/*21324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21336*/           OPC_EmitInteger, MVT::i1, 0, 
/*21339*/           OPC_EmitInteger, MVT::i1, 0, 
/*21342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21365*/         /*SwitchType*/ 42, MVT::v4f32,// ->21409
/*21367*/           OPC_EmitMergeInputChains1_0,
/*21368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21380*/           OPC_EmitInteger, MVT::i1, 0, 
/*21383*/           OPC_EmitInteger, MVT::i1, 0, 
/*21386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21409*/         0, // EndSwitchType
/*21410*/       /*Scope*/ 27|128,1/*155*/, /*->21567*/
/*21412*/         OPC_CheckChild2Type, MVT::v4f32,
/*21414*/         OPC_RecordChild3, // #2 = $rsrc
/*21415*/         OPC_CheckChild3Type, MVT::v8i32,
/*21417*/         OPC_RecordChild4, // #3 = $sampler
/*21418*/         OPC_RecordChild5, // #4 = $dmask
/*21419*/         OPC_RecordChild6, // #5 = $unorm
/*21420*/         OPC_RecordChild7, // #6 = $glc
/*21421*/         OPC_MoveChild, 8,
/*21423*/         OPC_RecordNode, // #7 = $slc
/*21424*/         OPC_MoveParent,
/*21425*/         OPC_MoveChild, 9,
/*21427*/         OPC_RecordNode, // #8 = $lwe
/*21428*/         OPC_MoveParent,
/*21429*/         OPC_MoveChild, 10,
/*21431*/         OPC_RecordNode, // #9 = $da
/*21432*/         OPC_MoveParent,
/*21433*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21478
/*21436*/           OPC_EmitMergeInputChains1_0,
/*21437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21449*/           OPC_EmitInteger, MVT::i1, 0, 
/*21452*/           OPC_EmitInteger, MVT::i1, 0, 
/*21455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21478*/         /*SwitchType*/ 42, MVT::v2f32,// ->21522
/*21480*/           OPC_EmitMergeInputChains1_0,
/*21481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21493*/           OPC_EmitInteger, MVT::i1, 0, 
/*21496*/           OPC_EmitInteger, MVT::i1, 0, 
/*21499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21522*/         /*SwitchType*/ 42, MVT::v4f32,// ->21566
/*21524*/           OPC_EmitMergeInputChains1_0,
/*21525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21537*/           OPC_EmitInteger, MVT::i1, 0, 
/*21540*/           OPC_EmitInteger, MVT::i1, 0, 
/*21543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21566*/         0, // EndSwitchType
/*21567*/       /*Scope*/ 27|128,1/*155*/, /*->21724*/
/*21569*/         OPC_CheckChild2Type, MVT::v8f32,
/*21571*/         OPC_RecordChild3, // #2 = $rsrc
/*21572*/         OPC_CheckChild3Type, MVT::v8i32,
/*21574*/         OPC_RecordChild4, // #3 = $sampler
/*21575*/         OPC_RecordChild5, // #4 = $dmask
/*21576*/         OPC_RecordChild6, // #5 = $unorm
/*21577*/         OPC_RecordChild7, // #6 = $glc
/*21578*/         OPC_MoveChild, 8,
/*21580*/         OPC_RecordNode, // #7 = $slc
/*21581*/         OPC_MoveParent,
/*21582*/         OPC_MoveChild, 9,
/*21584*/         OPC_RecordNode, // #8 = $lwe
/*21585*/         OPC_MoveParent,
/*21586*/         OPC_MoveChild, 10,
/*21588*/         OPC_RecordNode, // #9 = $da
/*21589*/         OPC_MoveParent,
/*21590*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21635
/*21593*/           OPC_EmitMergeInputChains1_0,
/*21594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21606*/           OPC_EmitInteger, MVT::i1, 0, 
/*21609*/           OPC_EmitInteger, MVT::i1, 0, 
/*21612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21635*/         /*SwitchType*/ 42, MVT::v2f32,// ->21679
/*21637*/           OPC_EmitMergeInputChains1_0,
/*21638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21650*/           OPC_EmitInteger, MVT::i1, 0, 
/*21653*/           OPC_EmitInteger, MVT::i1, 0, 
/*21656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21679*/         /*SwitchType*/ 42, MVT::v4f32,// ->21723
/*21681*/           OPC_EmitMergeInputChains1_0,
/*21682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21694*/           OPC_EmitInteger, MVT::i1, 0, 
/*21697*/           OPC_EmitInteger, MVT::i1, 0, 
/*21700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21723*/         0, // EndSwitchType
/*21724*/       /*Scope*/ 27|128,1/*155*/, /*->21881*/
/*21726*/         OPC_CheckChild2Type, MVT::v16f32,
/*21728*/         OPC_RecordChild3, // #2 = $rsrc
/*21729*/         OPC_CheckChild3Type, MVT::v8i32,
/*21731*/         OPC_RecordChild4, // #3 = $sampler
/*21732*/         OPC_RecordChild5, // #4 = $dmask
/*21733*/         OPC_RecordChild6, // #5 = $unorm
/*21734*/         OPC_RecordChild7, // #6 = $glc
/*21735*/         OPC_MoveChild, 8,
/*21737*/         OPC_RecordNode, // #7 = $slc
/*21738*/         OPC_MoveParent,
/*21739*/         OPC_MoveChild, 9,
/*21741*/         OPC_RecordNode, // #8 = $lwe
/*21742*/         OPC_MoveParent,
/*21743*/         OPC_MoveChild, 10,
/*21745*/         OPC_RecordNode, // #9 = $da
/*21746*/         OPC_MoveParent,
/*21747*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21792
/*21750*/           OPC_EmitMergeInputChains1_0,
/*21751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21763*/           OPC_EmitInteger, MVT::i1, 0, 
/*21766*/           OPC_EmitInteger, MVT::i1, 0, 
/*21769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21792*/         /*SwitchType*/ 42, MVT::v2f32,// ->21836
/*21794*/           OPC_EmitMergeInputChains1_0,
/*21795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21807*/           OPC_EmitInteger, MVT::i1, 0, 
/*21810*/           OPC_EmitInteger, MVT::i1, 0, 
/*21813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21836*/         /*SwitchType*/ 42, MVT::v4f32,// ->21880
/*21838*/           OPC_EmitMergeInputChains1_0,
/*21839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21851*/           OPC_EmitInteger, MVT::i1, 0, 
/*21854*/           OPC_EmitInteger, MVT::i1, 0, 
/*21857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21880*/         0, // EndSwitchType
/*21881*/       0, /*End of Scope*/
/*21882*/     /*Scope*/ 23|128,6/*791*/, /*->22675*/
/*21884*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*21887*/       OPC_RecordChild2, // #1 = $addr
/*21888*/       OPC_Scope, 27|128,1/*155*/, /*->22046*/ // 5 children in Scope
/*21891*/         OPC_CheckChild2Type, MVT::f32,
/*21893*/         OPC_RecordChild3, // #2 = $rsrc
/*21894*/         OPC_CheckChild3Type, MVT::v8i32,
/*21896*/         OPC_RecordChild4, // #3 = $sampler
/*21897*/         OPC_RecordChild5, // #4 = $dmask
/*21898*/         OPC_RecordChild6, // #5 = $unorm
/*21899*/         OPC_RecordChild7, // #6 = $glc
/*21900*/         OPC_MoveChild, 8,
/*21902*/         OPC_RecordNode, // #7 = $slc
/*21903*/         OPC_MoveParent,
/*21904*/         OPC_MoveChild, 9,
/*21906*/         OPC_RecordNode, // #8 = $lwe
/*21907*/         OPC_MoveParent,
/*21908*/         OPC_MoveChild, 10,
/*21910*/         OPC_RecordNode, // #9 = $da
/*21911*/         OPC_MoveParent,
/*21912*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21957
/*21915*/           OPC_EmitMergeInputChains1_0,
/*21916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21928*/           OPC_EmitInteger, MVT::i1, 0, 
/*21931*/           OPC_EmitInteger, MVT::i1, 0, 
/*21934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21957*/         /*SwitchType*/ 42, MVT::v2f32,// ->22001
/*21959*/           OPC_EmitMergeInputChains1_0,
/*21960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21972*/           OPC_EmitInteger, MVT::i1, 0, 
/*21975*/           OPC_EmitInteger, MVT::i1, 0, 
/*21978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22001*/         /*SwitchType*/ 42, MVT::v4f32,// ->22045
/*22003*/           OPC_EmitMergeInputChains1_0,
/*22004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22016*/           OPC_EmitInteger, MVT::i1, 0, 
/*22019*/           OPC_EmitInteger, MVT::i1, 0, 
/*22022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22045*/         0, // EndSwitchType
/*22046*/       /*Scope*/ 27|128,1/*155*/, /*->22203*/
/*22048*/         OPC_CheckChild2Type, MVT::v2f32,
/*22050*/         OPC_RecordChild3, // #2 = $rsrc
/*22051*/         OPC_CheckChild3Type, MVT::v8i32,
/*22053*/         OPC_RecordChild4, // #3 = $sampler
/*22054*/         OPC_RecordChild5, // #4 = $dmask
/*22055*/         OPC_RecordChild6, // #5 = $unorm
/*22056*/         OPC_RecordChild7, // #6 = $glc
/*22057*/         OPC_MoveChild, 8,
/*22059*/         OPC_RecordNode, // #7 = $slc
/*22060*/         OPC_MoveParent,
/*22061*/         OPC_MoveChild, 9,
/*22063*/         OPC_RecordNode, // #8 = $lwe
/*22064*/         OPC_MoveParent,
/*22065*/         OPC_MoveChild, 10,
/*22067*/         OPC_RecordNode, // #9 = $da
/*22068*/         OPC_MoveParent,
/*22069*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22114
/*22072*/           OPC_EmitMergeInputChains1_0,
/*22073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22085*/           OPC_EmitInteger, MVT::i1, 0, 
/*22088*/           OPC_EmitInteger, MVT::i1, 0, 
/*22091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22114*/         /*SwitchType*/ 42, MVT::v2f32,// ->22158
/*22116*/           OPC_EmitMergeInputChains1_0,
/*22117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22129*/           OPC_EmitInteger, MVT::i1, 0, 
/*22132*/           OPC_EmitInteger, MVT::i1, 0, 
/*22135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22158*/         /*SwitchType*/ 42, MVT::v4f32,// ->22202
/*22160*/           OPC_EmitMergeInputChains1_0,
/*22161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22173*/           OPC_EmitInteger, MVT::i1, 0, 
/*22176*/           OPC_EmitInteger, MVT::i1, 0, 
/*22179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22202*/         0, // EndSwitchType
/*22203*/       /*Scope*/ 27|128,1/*155*/, /*->22360*/
/*22205*/         OPC_CheckChild2Type, MVT::v4f32,
/*22207*/         OPC_RecordChild3, // #2 = $rsrc
/*22208*/         OPC_CheckChild3Type, MVT::v8i32,
/*22210*/         OPC_RecordChild4, // #3 = $sampler
/*22211*/         OPC_RecordChild5, // #4 = $dmask
/*22212*/         OPC_RecordChild6, // #5 = $unorm
/*22213*/         OPC_RecordChild7, // #6 = $glc
/*22214*/         OPC_MoveChild, 8,
/*22216*/         OPC_RecordNode, // #7 = $slc
/*22217*/         OPC_MoveParent,
/*22218*/         OPC_MoveChild, 9,
/*22220*/         OPC_RecordNode, // #8 = $lwe
/*22221*/         OPC_MoveParent,
/*22222*/         OPC_MoveChild, 10,
/*22224*/         OPC_RecordNode, // #9 = $da
/*22225*/         OPC_MoveParent,
/*22226*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22271
/*22229*/           OPC_EmitMergeInputChains1_0,
/*22230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22242*/           OPC_EmitInteger, MVT::i1, 0, 
/*22245*/           OPC_EmitInteger, MVT::i1, 0, 
/*22248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22271*/         /*SwitchType*/ 42, MVT::v2f32,// ->22315
/*22273*/           OPC_EmitMergeInputChains1_0,
/*22274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22286*/           OPC_EmitInteger, MVT::i1, 0, 
/*22289*/           OPC_EmitInteger, MVT::i1, 0, 
/*22292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22315*/         /*SwitchType*/ 42, MVT::v4f32,// ->22359
/*22317*/           OPC_EmitMergeInputChains1_0,
/*22318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22330*/           OPC_EmitInteger, MVT::i1, 0, 
/*22333*/           OPC_EmitInteger, MVT::i1, 0, 
/*22336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22359*/         0, // EndSwitchType
/*22360*/       /*Scope*/ 27|128,1/*155*/, /*->22517*/
/*22362*/         OPC_CheckChild2Type, MVT::v8f32,
/*22364*/         OPC_RecordChild3, // #2 = $rsrc
/*22365*/         OPC_CheckChild3Type, MVT::v8i32,
/*22367*/         OPC_RecordChild4, // #3 = $sampler
/*22368*/         OPC_RecordChild5, // #4 = $dmask
/*22369*/         OPC_RecordChild6, // #5 = $unorm
/*22370*/         OPC_RecordChild7, // #6 = $glc
/*22371*/         OPC_MoveChild, 8,
/*22373*/         OPC_RecordNode, // #7 = $slc
/*22374*/         OPC_MoveParent,
/*22375*/         OPC_MoveChild, 9,
/*22377*/         OPC_RecordNode, // #8 = $lwe
/*22378*/         OPC_MoveParent,
/*22379*/         OPC_MoveChild, 10,
/*22381*/         OPC_RecordNode, // #9 = $da
/*22382*/         OPC_MoveParent,
/*22383*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22428
/*22386*/           OPC_EmitMergeInputChains1_0,
/*22387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22399*/           OPC_EmitInteger, MVT::i1, 0, 
/*22402*/           OPC_EmitInteger, MVT::i1, 0, 
/*22405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22428*/         /*SwitchType*/ 42, MVT::v2f32,// ->22472
/*22430*/           OPC_EmitMergeInputChains1_0,
/*22431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22443*/           OPC_EmitInteger, MVT::i1, 0, 
/*22446*/           OPC_EmitInteger, MVT::i1, 0, 
/*22449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22472*/         /*SwitchType*/ 42, MVT::v4f32,// ->22516
/*22474*/           OPC_EmitMergeInputChains1_0,
/*22475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22487*/           OPC_EmitInteger, MVT::i1, 0, 
/*22490*/           OPC_EmitInteger, MVT::i1, 0, 
/*22493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22516*/         0, // EndSwitchType
/*22517*/       /*Scope*/ 27|128,1/*155*/, /*->22674*/
/*22519*/         OPC_CheckChild2Type, MVT::v16f32,
/*22521*/         OPC_RecordChild3, // #2 = $rsrc
/*22522*/         OPC_CheckChild3Type, MVT::v8i32,
/*22524*/         OPC_RecordChild4, // #3 = $sampler
/*22525*/         OPC_RecordChild5, // #4 = $dmask
/*22526*/         OPC_RecordChild6, // #5 = $unorm
/*22527*/         OPC_RecordChild7, // #6 = $glc
/*22528*/         OPC_MoveChild, 8,
/*22530*/         OPC_RecordNode, // #7 = $slc
/*22531*/         OPC_MoveParent,
/*22532*/         OPC_MoveChild, 9,
/*22534*/         OPC_RecordNode, // #8 = $lwe
/*22535*/         OPC_MoveParent,
/*22536*/         OPC_MoveChild, 10,
/*22538*/         OPC_RecordNode, // #9 = $da
/*22539*/         OPC_MoveParent,
/*22540*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22585
/*22543*/           OPC_EmitMergeInputChains1_0,
/*22544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22556*/           OPC_EmitInteger, MVT::i1, 0, 
/*22559*/           OPC_EmitInteger, MVT::i1, 0, 
/*22562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22585*/         /*SwitchType*/ 42, MVT::v2f32,// ->22629
/*22587*/           OPC_EmitMergeInputChains1_0,
/*22588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22600*/           OPC_EmitInteger, MVT::i1, 0, 
/*22603*/           OPC_EmitInteger, MVT::i1, 0, 
/*22606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22629*/         /*SwitchType*/ 42, MVT::v4f32,// ->22673
/*22631*/           OPC_EmitMergeInputChains1_0,
/*22632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22644*/           OPC_EmitInteger, MVT::i1, 0, 
/*22647*/           OPC_EmitInteger, MVT::i1, 0, 
/*22650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22673*/         0, // EndSwitchType
/*22674*/       0, /*End of Scope*/
/*22675*/     /*Scope*/ 23|128,6/*791*/, /*->23468*/
/*22677*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*22680*/       OPC_RecordChild2, // #1 = $addr
/*22681*/       OPC_Scope, 27|128,1/*155*/, /*->22839*/ // 5 children in Scope
/*22684*/         OPC_CheckChild2Type, MVT::f32,
/*22686*/         OPC_RecordChild3, // #2 = $rsrc
/*22687*/         OPC_CheckChild3Type, MVT::v8i32,
/*22689*/         OPC_RecordChild4, // #3 = $sampler
/*22690*/         OPC_RecordChild5, // #4 = $dmask
/*22691*/         OPC_RecordChild6, // #5 = $unorm
/*22692*/         OPC_RecordChild7, // #6 = $glc
/*22693*/         OPC_MoveChild, 8,
/*22695*/         OPC_RecordNode, // #7 = $slc
/*22696*/         OPC_MoveParent,
/*22697*/         OPC_MoveChild, 9,
/*22699*/         OPC_RecordNode, // #8 = $lwe
/*22700*/         OPC_MoveParent,
/*22701*/         OPC_MoveChild, 10,
/*22703*/         OPC_RecordNode, // #9 = $da
/*22704*/         OPC_MoveParent,
/*22705*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22750
/*22708*/           OPC_EmitMergeInputChains1_0,
/*22709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22721*/           OPC_EmitInteger, MVT::i1, 0, 
/*22724*/           OPC_EmitInteger, MVT::i1, 0, 
/*22727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22750*/         /*SwitchType*/ 42, MVT::v2f32,// ->22794
/*22752*/           OPC_EmitMergeInputChains1_0,
/*22753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22765*/           OPC_EmitInteger, MVT::i1, 0, 
/*22768*/           OPC_EmitInteger, MVT::i1, 0, 
/*22771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22794*/         /*SwitchType*/ 42, MVT::v4f32,// ->22838
/*22796*/           OPC_EmitMergeInputChains1_0,
/*22797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22809*/           OPC_EmitInteger, MVT::i1, 0, 
/*22812*/           OPC_EmitInteger, MVT::i1, 0, 
/*22815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22838*/         0, // EndSwitchType
/*22839*/       /*Scope*/ 27|128,1/*155*/, /*->22996*/
/*22841*/         OPC_CheckChild2Type, MVT::v2f32,
/*22843*/         OPC_RecordChild3, // #2 = $rsrc
/*22844*/         OPC_CheckChild3Type, MVT::v8i32,
/*22846*/         OPC_RecordChild4, // #3 = $sampler
/*22847*/         OPC_RecordChild5, // #4 = $dmask
/*22848*/         OPC_RecordChild6, // #5 = $unorm
/*22849*/         OPC_RecordChild7, // #6 = $glc
/*22850*/         OPC_MoveChild, 8,
/*22852*/         OPC_RecordNode, // #7 = $slc
/*22853*/         OPC_MoveParent,
/*22854*/         OPC_MoveChild, 9,
/*22856*/         OPC_RecordNode, // #8 = $lwe
/*22857*/         OPC_MoveParent,
/*22858*/         OPC_MoveChild, 10,
/*22860*/         OPC_RecordNode, // #9 = $da
/*22861*/         OPC_MoveParent,
/*22862*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22907
/*22865*/           OPC_EmitMergeInputChains1_0,
/*22866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22878*/           OPC_EmitInteger, MVT::i1, 0, 
/*22881*/           OPC_EmitInteger, MVT::i1, 0, 
/*22884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22907*/         /*SwitchType*/ 42, MVT::v2f32,// ->22951
/*22909*/           OPC_EmitMergeInputChains1_0,
/*22910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22922*/           OPC_EmitInteger, MVT::i1, 0, 
/*22925*/           OPC_EmitInteger, MVT::i1, 0, 
/*22928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22951*/         /*SwitchType*/ 42, MVT::v4f32,// ->22995
/*22953*/           OPC_EmitMergeInputChains1_0,
/*22954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22966*/           OPC_EmitInteger, MVT::i1, 0, 
/*22969*/           OPC_EmitInteger, MVT::i1, 0, 
/*22972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22995*/         0, // EndSwitchType
/*22996*/       /*Scope*/ 27|128,1/*155*/, /*->23153*/
/*22998*/         OPC_CheckChild2Type, MVT::v4f32,
/*23000*/         OPC_RecordChild3, // #2 = $rsrc
/*23001*/         OPC_CheckChild3Type, MVT::v8i32,
/*23003*/         OPC_RecordChild4, // #3 = $sampler
/*23004*/         OPC_RecordChild5, // #4 = $dmask
/*23005*/         OPC_RecordChild6, // #5 = $unorm
/*23006*/         OPC_RecordChild7, // #6 = $glc
/*23007*/         OPC_MoveChild, 8,
/*23009*/         OPC_RecordNode, // #7 = $slc
/*23010*/         OPC_MoveParent,
/*23011*/         OPC_MoveChild, 9,
/*23013*/         OPC_RecordNode, // #8 = $lwe
/*23014*/         OPC_MoveParent,
/*23015*/         OPC_MoveChild, 10,
/*23017*/         OPC_RecordNode, // #9 = $da
/*23018*/         OPC_MoveParent,
/*23019*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23064
/*23022*/           OPC_EmitMergeInputChains1_0,
/*23023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23035*/           OPC_EmitInteger, MVT::i1, 0, 
/*23038*/           OPC_EmitInteger, MVT::i1, 0, 
/*23041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23064*/         /*SwitchType*/ 42, MVT::v2f32,// ->23108
/*23066*/           OPC_EmitMergeInputChains1_0,
/*23067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23079*/           OPC_EmitInteger, MVT::i1, 0, 
/*23082*/           OPC_EmitInteger, MVT::i1, 0, 
/*23085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23108*/         /*SwitchType*/ 42, MVT::v4f32,// ->23152
/*23110*/           OPC_EmitMergeInputChains1_0,
/*23111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23123*/           OPC_EmitInteger, MVT::i1, 0, 
/*23126*/           OPC_EmitInteger, MVT::i1, 0, 
/*23129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23152*/         0, // EndSwitchType
/*23153*/       /*Scope*/ 27|128,1/*155*/, /*->23310*/
/*23155*/         OPC_CheckChild2Type, MVT::v8f32,
/*23157*/         OPC_RecordChild3, // #2 = $rsrc
/*23158*/         OPC_CheckChild3Type, MVT::v8i32,
/*23160*/         OPC_RecordChild4, // #3 = $sampler
/*23161*/         OPC_RecordChild5, // #4 = $dmask
/*23162*/         OPC_RecordChild6, // #5 = $unorm
/*23163*/         OPC_RecordChild7, // #6 = $glc
/*23164*/         OPC_MoveChild, 8,
/*23166*/         OPC_RecordNode, // #7 = $slc
/*23167*/         OPC_MoveParent,
/*23168*/         OPC_MoveChild, 9,
/*23170*/         OPC_RecordNode, // #8 = $lwe
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_MoveChild, 10,
/*23174*/         OPC_RecordNode, // #9 = $da
/*23175*/         OPC_MoveParent,
/*23176*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23221
/*23179*/           OPC_EmitMergeInputChains1_0,
/*23180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23192*/           OPC_EmitInteger, MVT::i1, 0, 
/*23195*/           OPC_EmitInteger, MVT::i1, 0, 
/*23198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23221*/         /*SwitchType*/ 42, MVT::v2f32,// ->23265
/*23223*/           OPC_EmitMergeInputChains1_0,
/*23224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23236*/           OPC_EmitInteger, MVT::i1, 0, 
/*23239*/           OPC_EmitInteger, MVT::i1, 0, 
/*23242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23265*/         /*SwitchType*/ 42, MVT::v4f32,// ->23309
/*23267*/           OPC_EmitMergeInputChains1_0,
/*23268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23280*/           OPC_EmitInteger, MVT::i1, 0, 
/*23283*/           OPC_EmitInteger, MVT::i1, 0, 
/*23286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23309*/         0, // EndSwitchType
/*23310*/       /*Scope*/ 27|128,1/*155*/, /*->23467*/
/*23312*/         OPC_CheckChild2Type, MVT::v16f32,
/*23314*/         OPC_RecordChild3, // #2 = $rsrc
/*23315*/         OPC_CheckChild3Type, MVT::v8i32,
/*23317*/         OPC_RecordChild4, // #3 = $sampler
/*23318*/         OPC_RecordChild5, // #4 = $dmask
/*23319*/         OPC_RecordChild6, // #5 = $unorm
/*23320*/         OPC_RecordChild7, // #6 = $glc
/*23321*/         OPC_MoveChild, 8,
/*23323*/         OPC_RecordNode, // #7 = $slc
/*23324*/         OPC_MoveParent,
/*23325*/         OPC_MoveChild, 9,
/*23327*/         OPC_RecordNode, // #8 = $lwe
/*23328*/         OPC_MoveParent,
/*23329*/         OPC_MoveChild, 10,
/*23331*/         OPC_RecordNode, // #9 = $da
/*23332*/         OPC_MoveParent,
/*23333*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23378
/*23336*/           OPC_EmitMergeInputChains1_0,
/*23337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23349*/           OPC_EmitInteger, MVT::i1, 0, 
/*23352*/           OPC_EmitInteger, MVT::i1, 0, 
/*23355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23378*/         /*SwitchType*/ 42, MVT::v2f32,// ->23422
/*23380*/           OPC_EmitMergeInputChains1_0,
/*23381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23393*/           OPC_EmitInteger, MVT::i1, 0, 
/*23396*/           OPC_EmitInteger, MVT::i1, 0, 
/*23399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23422*/         /*SwitchType*/ 42, MVT::v4f32,// ->23466
/*23424*/           OPC_EmitMergeInputChains1_0,
/*23425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23437*/           OPC_EmitInteger, MVT::i1, 0, 
/*23440*/           OPC_EmitInteger, MVT::i1, 0, 
/*23443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23466*/         0, // EndSwitchType
/*23467*/       0, /*End of Scope*/
/*23468*/     /*Scope*/ 23|128,6/*791*/, /*->24261*/
/*23470*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*23473*/       OPC_RecordChild2, // #1 = $addr
/*23474*/       OPC_Scope, 27|128,1/*155*/, /*->23632*/ // 5 children in Scope
/*23477*/         OPC_CheckChild2Type, MVT::f32,
/*23479*/         OPC_RecordChild3, // #2 = $rsrc
/*23480*/         OPC_CheckChild3Type, MVT::v8i32,
/*23482*/         OPC_RecordChild4, // #3 = $sampler
/*23483*/         OPC_RecordChild5, // #4 = $dmask
/*23484*/         OPC_RecordChild6, // #5 = $unorm
/*23485*/         OPC_RecordChild7, // #6 = $glc
/*23486*/         OPC_MoveChild, 8,
/*23488*/         OPC_RecordNode, // #7 = $slc
/*23489*/         OPC_MoveParent,
/*23490*/         OPC_MoveChild, 9,
/*23492*/         OPC_RecordNode, // #8 = $lwe
/*23493*/         OPC_MoveParent,
/*23494*/         OPC_MoveChild, 10,
/*23496*/         OPC_RecordNode, // #9 = $da
/*23497*/         OPC_MoveParent,
/*23498*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23543
/*23501*/           OPC_EmitMergeInputChains1_0,
/*23502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23505*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23508*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23511*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23514*/           OPC_EmitInteger, MVT::i1, 0, 
/*23517*/           OPC_EmitInteger, MVT::i1, 0, 
/*23520*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23523*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23543*/         /*SwitchType*/ 42, MVT::v2f32,// ->23587
/*23545*/           OPC_EmitMergeInputChains1_0,
/*23546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23558*/           OPC_EmitInteger, MVT::i1, 0, 
/*23561*/           OPC_EmitInteger, MVT::i1, 0, 
/*23564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23587*/         /*SwitchType*/ 42, MVT::v4f32,// ->23631
/*23589*/           OPC_EmitMergeInputChains1_0,
/*23590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23602*/           OPC_EmitInteger, MVT::i1, 0, 
/*23605*/           OPC_EmitInteger, MVT::i1, 0, 
/*23608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23631*/         0, // EndSwitchType
/*23632*/       /*Scope*/ 27|128,1/*155*/, /*->23789*/
/*23634*/         OPC_CheckChild2Type, MVT::v2f32,
/*23636*/         OPC_RecordChild3, // #2 = $rsrc
/*23637*/         OPC_CheckChild3Type, MVT::v8i32,
/*23639*/         OPC_RecordChild4, // #3 = $sampler
/*23640*/         OPC_RecordChild5, // #4 = $dmask
/*23641*/         OPC_RecordChild6, // #5 = $unorm
/*23642*/         OPC_RecordChild7, // #6 = $glc
/*23643*/         OPC_MoveChild, 8,
/*23645*/         OPC_RecordNode, // #7 = $slc
/*23646*/         OPC_MoveParent,
/*23647*/         OPC_MoveChild, 9,
/*23649*/         OPC_RecordNode, // #8 = $lwe
/*23650*/         OPC_MoveParent,
/*23651*/         OPC_MoveChild, 10,
/*23653*/         OPC_RecordNode, // #9 = $da
/*23654*/         OPC_MoveParent,
/*23655*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23700
/*23658*/           OPC_EmitMergeInputChains1_0,
/*23659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23671*/           OPC_EmitInteger, MVT::i1, 0, 
/*23674*/           OPC_EmitInteger, MVT::i1, 0, 
/*23677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23700*/         /*SwitchType*/ 42, MVT::v2f32,// ->23744
/*23702*/           OPC_EmitMergeInputChains1_0,
/*23703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23715*/           OPC_EmitInteger, MVT::i1, 0, 
/*23718*/           OPC_EmitInteger, MVT::i1, 0, 
/*23721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23744*/         /*SwitchType*/ 42, MVT::v4f32,// ->23788
/*23746*/           OPC_EmitMergeInputChains1_0,
/*23747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23759*/           OPC_EmitInteger, MVT::i1, 0, 
/*23762*/           OPC_EmitInteger, MVT::i1, 0, 
/*23765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23788*/         0, // EndSwitchType
/*23789*/       /*Scope*/ 27|128,1/*155*/, /*->23946*/
/*23791*/         OPC_CheckChild2Type, MVT::v4f32,
/*23793*/         OPC_RecordChild3, // #2 = $rsrc
/*23794*/         OPC_CheckChild3Type, MVT::v8i32,
/*23796*/         OPC_RecordChild4, // #3 = $sampler
/*23797*/         OPC_RecordChild5, // #4 = $dmask
/*23798*/         OPC_RecordChild6, // #5 = $unorm
/*23799*/         OPC_RecordChild7, // #6 = $glc
/*23800*/         OPC_MoveChild, 8,
/*23802*/         OPC_RecordNode, // #7 = $slc
/*23803*/         OPC_MoveParent,
/*23804*/         OPC_MoveChild, 9,
/*23806*/         OPC_RecordNode, // #8 = $lwe
/*23807*/         OPC_MoveParent,
/*23808*/         OPC_MoveChild, 10,
/*23810*/         OPC_RecordNode, // #9 = $da
/*23811*/         OPC_MoveParent,
/*23812*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23857
/*23815*/           OPC_EmitMergeInputChains1_0,
/*23816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23819*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23828*/           OPC_EmitInteger, MVT::i1, 0, 
/*23831*/           OPC_EmitInteger, MVT::i1, 0, 
/*23834*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23837*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23857*/         /*SwitchType*/ 42, MVT::v2f32,// ->23901
/*23859*/           OPC_EmitMergeInputChains1_0,
/*23860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23872*/           OPC_EmitInteger, MVT::i1, 0, 
/*23875*/           OPC_EmitInteger, MVT::i1, 0, 
/*23878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23901*/         /*SwitchType*/ 42, MVT::v4f32,// ->23945
/*23903*/           OPC_EmitMergeInputChains1_0,
/*23904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23916*/           OPC_EmitInteger, MVT::i1, 0, 
/*23919*/           OPC_EmitInteger, MVT::i1, 0, 
/*23922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23945*/         0, // EndSwitchType
/*23946*/       /*Scope*/ 27|128,1/*155*/, /*->24103*/
/*23948*/         OPC_CheckChild2Type, MVT::v8f32,
/*23950*/         OPC_RecordChild3, // #2 = $rsrc
/*23951*/         OPC_CheckChild3Type, MVT::v8i32,
/*23953*/         OPC_RecordChild4, // #3 = $sampler
/*23954*/         OPC_RecordChild5, // #4 = $dmask
/*23955*/         OPC_RecordChild6, // #5 = $unorm
/*23956*/         OPC_RecordChild7, // #6 = $glc
/*23957*/         OPC_MoveChild, 8,
/*23959*/         OPC_RecordNode, // #7 = $slc
/*23960*/         OPC_MoveParent,
/*23961*/         OPC_MoveChild, 9,
/*23963*/         OPC_RecordNode, // #8 = $lwe
/*23964*/         OPC_MoveParent,
/*23965*/         OPC_MoveChild, 10,
/*23967*/         OPC_RecordNode, // #9 = $da
/*23968*/         OPC_MoveParent,
/*23969*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24014
/*23972*/           OPC_EmitMergeInputChains1_0,
/*23973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23985*/           OPC_EmitInteger, MVT::i1, 0, 
/*23988*/           OPC_EmitInteger, MVT::i1, 0, 
/*23991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24014*/         /*SwitchType*/ 42, MVT::v2f32,// ->24058
/*24016*/           OPC_EmitMergeInputChains1_0,
/*24017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24029*/           OPC_EmitInteger, MVT::i1, 0, 
/*24032*/           OPC_EmitInteger, MVT::i1, 0, 
/*24035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24058*/         /*SwitchType*/ 42, MVT::v4f32,// ->24102
/*24060*/           OPC_EmitMergeInputChains1_0,
/*24061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24073*/           OPC_EmitInteger, MVT::i1, 0, 
/*24076*/           OPC_EmitInteger, MVT::i1, 0, 
/*24079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24102*/         0, // EndSwitchType
/*24103*/       /*Scope*/ 27|128,1/*155*/, /*->24260*/
/*24105*/         OPC_CheckChild2Type, MVT::v16f32,
/*24107*/         OPC_RecordChild3, // #2 = $rsrc
/*24108*/         OPC_CheckChild3Type, MVT::v8i32,
/*24110*/         OPC_RecordChild4, // #3 = $sampler
/*24111*/         OPC_RecordChild5, // #4 = $dmask
/*24112*/         OPC_RecordChild6, // #5 = $unorm
/*24113*/         OPC_RecordChild7, // #6 = $glc
/*24114*/         OPC_MoveChild, 8,
/*24116*/         OPC_RecordNode, // #7 = $slc
/*24117*/         OPC_MoveParent,
/*24118*/         OPC_MoveChild, 9,
/*24120*/         OPC_RecordNode, // #8 = $lwe
/*24121*/         OPC_MoveParent,
/*24122*/         OPC_MoveChild, 10,
/*24124*/         OPC_RecordNode, // #9 = $da
/*24125*/         OPC_MoveParent,
/*24126*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24171
/*24129*/           OPC_EmitMergeInputChains1_0,
/*24130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24142*/           OPC_EmitInteger, MVT::i1, 0, 
/*24145*/           OPC_EmitInteger, MVT::i1, 0, 
/*24148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24171*/         /*SwitchType*/ 42, MVT::v2f32,// ->24215
/*24173*/           OPC_EmitMergeInputChains1_0,
/*24174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24186*/           OPC_EmitInteger, MVT::i1, 0, 
/*24189*/           OPC_EmitInteger, MVT::i1, 0, 
/*24192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24215*/         /*SwitchType*/ 42, MVT::v4f32,// ->24259
/*24217*/           OPC_EmitMergeInputChains1_0,
/*24218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24230*/           OPC_EmitInteger, MVT::i1, 0, 
/*24233*/           OPC_EmitInteger, MVT::i1, 0, 
/*24236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24259*/         0, // EndSwitchType
/*24260*/       0, /*End of Scope*/
/*24261*/     /*Scope*/ 23|128,6/*791*/, /*->25054*/
/*24263*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*24266*/       OPC_RecordChild2, // #1 = $addr
/*24267*/       OPC_Scope, 27|128,1/*155*/, /*->24425*/ // 5 children in Scope
/*24270*/         OPC_CheckChild2Type, MVT::f32,
/*24272*/         OPC_RecordChild3, // #2 = $rsrc
/*24273*/         OPC_CheckChild3Type, MVT::v8i32,
/*24275*/         OPC_RecordChild4, // #3 = $sampler
/*24276*/         OPC_RecordChild5, // #4 = $dmask
/*24277*/         OPC_RecordChild6, // #5 = $unorm
/*24278*/         OPC_RecordChild7, // #6 = $glc
/*24279*/         OPC_MoveChild, 8,
/*24281*/         OPC_RecordNode, // #7 = $slc
/*24282*/         OPC_MoveParent,
/*24283*/         OPC_MoveChild, 9,
/*24285*/         OPC_RecordNode, // #8 = $lwe
/*24286*/         OPC_MoveParent,
/*24287*/         OPC_MoveChild, 10,
/*24289*/         OPC_RecordNode, // #9 = $da
/*24290*/         OPC_MoveParent,
/*24291*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24336
/*24294*/           OPC_EmitMergeInputChains1_0,
/*24295*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24301*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24304*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24307*/           OPC_EmitInteger, MVT::i1, 0, 
/*24310*/           OPC_EmitInteger, MVT::i1, 0, 
/*24313*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24316*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24336*/         /*SwitchType*/ 42, MVT::v2f32,// ->24380
/*24338*/           OPC_EmitMergeInputChains1_0,
/*24339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24351*/           OPC_EmitInteger, MVT::i1, 0, 
/*24354*/           OPC_EmitInteger, MVT::i1, 0, 
/*24357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24380*/         /*SwitchType*/ 42, MVT::v4f32,// ->24424
/*24382*/           OPC_EmitMergeInputChains1_0,
/*24383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24395*/           OPC_EmitInteger, MVT::i1, 0, 
/*24398*/           OPC_EmitInteger, MVT::i1, 0, 
/*24401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24424*/         0, // EndSwitchType
/*24425*/       /*Scope*/ 27|128,1/*155*/, /*->24582*/
/*24427*/         OPC_CheckChild2Type, MVT::v2f32,
/*24429*/         OPC_RecordChild3, // #2 = $rsrc
/*24430*/         OPC_CheckChild3Type, MVT::v8i32,
/*24432*/         OPC_RecordChild4, // #3 = $sampler
/*24433*/         OPC_RecordChild5, // #4 = $dmask
/*24434*/         OPC_RecordChild6, // #5 = $unorm
/*24435*/         OPC_RecordChild7, // #6 = $glc
/*24436*/         OPC_MoveChild, 8,
/*24438*/         OPC_RecordNode, // #7 = $slc
/*24439*/         OPC_MoveParent,
/*24440*/         OPC_MoveChild, 9,
/*24442*/         OPC_RecordNode, // #8 = $lwe
/*24443*/         OPC_MoveParent,
/*24444*/         OPC_MoveChild, 10,
/*24446*/         OPC_RecordNode, // #9 = $da
/*24447*/         OPC_MoveParent,
/*24448*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24493
/*24451*/           OPC_EmitMergeInputChains1_0,
/*24452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24464*/           OPC_EmitInteger, MVT::i1, 0, 
/*24467*/           OPC_EmitInteger, MVT::i1, 0, 
/*24470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24493*/         /*SwitchType*/ 42, MVT::v2f32,// ->24537
/*24495*/           OPC_EmitMergeInputChains1_0,
/*24496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24508*/           OPC_EmitInteger, MVT::i1, 0, 
/*24511*/           OPC_EmitInteger, MVT::i1, 0, 
/*24514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24537*/         /*SwitchType*/ 42, MVT::v4f32,// ->24581
/*24539*/           OPC_EmitMergeInputChains1_0,
/*24540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24552*/           OPC_EmitInteger, MVT::i1, 0, 
/*24555*/           OPC_EmitInteger, MVT::i1, 0, 
/*24558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24581*/         0, // EndSwitchType
/*24582*/       /*Scope*/ 27|128,1/*155*/, /*->24739*/
/*24584*/         OPC_CheckChild2Type, MVT::v4f32,
/*24586*/         OPC_RecordChild3, // #2 = $rsrc
/*24587*/         OPC_CheckChild3Type, MVT::v8i32,
/*24589*/         OPC_RecordChild4, // #3 = $sampler
/*24590*/         OPC_RecordChild5, // #4 = $dmask
/*24591*/         OPC_RecordChild6, // #5 = $unorm
/*24592*/         OPC_RecordChild7, // #6 = $glc
/*24593*/         OPC_MoveChild, 8,
/*24595*/         OPC_RecordNode, // #7 = $slc
/*24596*/         OPC_MoveParent,
/*24597*/         OPC_MoveChild, 9,
/*24599*/         OPC_RecordNode, // #8 = $lwe
/*24600*/         OPC_MoveParent,
/*24601*/         OPC_MoveChild, 10,
/*24603*/         OPC_RecordNode, // #9 = $da
/*24604*/         OPC_MoveParent,
/*24605*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24650
/*24608*/           OPC_EmitMergeInputChains1_0,
/*24609*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24612*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24615*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24621*/           OPC_EmitInteger, MVT::i1, 0, 
/*24624*/           OPC_EmitInteger, MVT::i1, 0, 
/*24627*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24630*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24650*/         /*SwitchType*/ 42, MVT::v2f32,// ->24694
/*24652*/           OPC_EmitMergeInputChains1_0,
/*24653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24665*/           OPC_EmitInteger, MVT::i1, 0, 
/*24668*/           OPC_EmitInteger, MVT::i1, 0, 
/*24671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24694*/         /*SwitchType*/ 42, MVT::v4f32,// ->24738
/*24696*/           OPC_EmitMergeInputChains1_0,
/*24697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24709*/           OPC_EmitInteger, MVT::i1, 0, 
/*24712*/           OPC_EmitInteger, MVT::i1, 0, 
/*24715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24738*/         0, // EndSwitchType
/*24739*/       /*Scope*/ 27|128,1/*155*/, /*->24896*/
/*24741*/         OPC_CheckChild2Type, MVT::v8f32,
/*24743*/         OPC_RecordChild3, // #2 = $rsrc
/*24744*/         OPC_CheckChild3Type, MVT::v8i32,
/*24746*/         OPC_RecordChild4, // #3 = $sampler
/*24747*/         OPC_RecordChild5, // #4 = $dmask
/*24748*/         OPC_RecordChild6, // #5 = $unorm
/*24749*/         OPC_RecordChild7, // #6 = $glc
/*24750*/         OPC_MoveChild, 8,
/*24752*/         OPC_RecordNode, // #7 = $slc
/*24753*/         OPC_MoveParent,
/*24754*/         OPC_MoveChild, 9,
/*24756*/         OPC_RecordNode, // #8 = $lwe
/*24757*/         OPC_MoveParent,
/*24758*/         OPC_MoveChild, 10,
/*24760*/         OPC_RecordNode, // #9 = $da
/*24761*/         OPC_MoveParent,
/*24762*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24807
/*24765*/           OPC_EmitMergeInputChains1_0,
/*24766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24778*/           OPC_EmitInteger, MVT::i1, 0, 
/*24781*/           OPC_EmitInteger, MVT::i1, 0, 
/*24784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24807*/         /*SwitchType*/ 42, MVT::v2f32,// ->24851
/*24809*/           OPC_EmitMergeInputChains1_0,
/*24810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24822*/           OPC_EmitInteger, MVT::i1, 0, 
/*24825*/           OPC_EmitInteger, MVT::i1, 0, 
/*24828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24851*/         /*SwitchType*/ 42, MVT::v4f32,// ->24895
/*24853*/           OPC_EmitMergeInputChains1_0,
/*24854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24866*/           OPC_EmitInteger, MVT::i1, 0, 
/*24869*/           OPC_EmitInteger, MVT::i1, 0, 
/*24872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24895*/         0, // EndSwitchType
/*24896*/       /*Scope*/ 27|128,1/*155*/, /*->25053*/
/*24898*/         OPC_CheckChild2Type, MVT::v16f32,
/*24900*/         OPC_RecordChild3, // #2 = $rsrc
/*24901*/         OPC_CheckChild3Type, MVT::v8i32,
/*24903*/         OPC_RecordChild4, // #3 = $sampler
/*24904*/         OPC_RecordChild5, // #4 = $dmask
/*24905*/         OPC_RecordChild6, // #5 = $unorm
/*24906*/         OPC_RecordChild7, // #6 = $glc
/*24907*/         OPC_MoveChild, 8,
/*24909*/         OPC_RecordNode, // #7 = $slc
/*24910*/         OPC_MoveParent,
/*24911*/         OPC_MoveChild, 9,
/*24913*/         OPC_RecordNode, // #8 = $lwe
/*24914*/         OPC_MoveParent,
/*24915*/         OPC_MoveChild, 10,
/*24917*/         OPC_RecordNode, // #9 = $da
/*24918*/         OPC_MoveParent,
/*24919*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24964
/*24922*/           OPC_EmitMergeInputChains1_0,
/*24923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24935*/           OPC_EmitInteger, MVT::i1, 0, 
/*24938*/           OPC_EmitInteger, MVT::i1, 0, 
/*24941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24964*/         /*SwitchType*/ 42, MVT::v2f32,// ->25008
/*24966*/           OPC_EmitMergeInputChains1_0,
/*24967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24979*/           OPC_EmitInteger, MVT::i1, 0, 
/*24982*/           OPC_EmitInteger, MVT::i1, 0, 
/*24985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25008*/         /*SwitchType*/ 42, MVT::v4f32,// ->25052
/*25010*/           OPC_EmitMergeInputChains1_0,
/*25011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25023*/           OPC_EmitInteger, MVT::i1, 0, 
/*25026*/           OPC_EmitInteger, MVT::i1, 0, 
/*25029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25052*/         0, // EndSwitchType
/*25053*/       0, /*End of Scope*/
/*25054*/     /*Scope*/ 23|128,6/*791*/, /*->25847*/
/*25056*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*25059*/       OPC_RecordChild2, // #1 = $addr
/*25060*/       OPC_Scope, 27|128,1/*155*/, /*->25218*/ // 5 children in Scope
/*25063*/         OPC_CheckChild2Type, MVT::f32,
/*25065*/         OPC_RecordChild3, // #2 = $rsrc
/*25066*/         OPC_CheckChild3Type, MVT::v8i32,
/*25068*/         OPC_RecordChild4, // #3 = $sampler
/*25069*/         OPC_RecordChild5, // #4 = $dmask
/*25070*/         OPC_RecordChild6, // #5 = $unorm
/*25071*/         OPC_RecordChild7, // #6 = $glc
/*25072*/         OPC_MoveChild, 8,
/*25074*/         OPC_RecordNode, // #7 = $slc
/*25075*/         OPC_MoveParent,
/*25076*/         OPC_MoveChild, 9,
/*25078*/         OPC_RecordNode, // #8 = $lwe
/*25079*/         OPC_MoveParent,
/*25080*/         OPC_MoveChild, 10,
/*25082*/         OPC_RecordNode, // #9 = $da
/*25083*/         OPC_MoveParent,
/*25084*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25129
/*25087*/           OPC_EmitMergeInputChains1_0,
/*25088*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25091*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25094*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25097*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25100*/           OPC_EmitInteger, MVT::i1, 0, 
/*25103*/           OPC_EmitInteger, MVT::i1, 0, 
/*25106*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25109*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25129*/         /*SwitchType*/ 42, MVT::v2f32,// ->25173
/*25131*/           OPC_EmitMergeInputChains1_0,
/*25132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25144*/           OPC_EmitInteger, MVT::i1, 0, 
/*25147*/           OPC_EmitInteger, MVT::i1, 0, 
/*25150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25173*/         /*SwitchType*/ 42, MVT::v4f32,// ->25217
/*25175*/           OPC_EmitMergeInputChains1_0,
/*25176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25188*/           OPC_EmitInteger, MVT::i1, 0, 
/*25191*/           OPC_EmitInteger, MVT::i1, 0, 
/*25194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25217*/         0, // EndSwitchType
/*25218*/       /*Scope*/ 27|128,1/*155*/, /*->25375*/
/*25220*/         OPC_CheckChild2Type, MVT::v2f32,
/*25222*/         OPC_RecordChild3, // #2 = $rsrc
/*25223*/         OPC_CheckChild3Type, MVT::v8i32,
/*25225*/         OPC_RecordChild4, // #3 = $sampler
/*25226*/         OPC_RecordChild5, // #4 = $dmask
/*25227*/         OPC_RecordChild6, // #5 = $unorm
/*25228*/         OPC_RecordChild7, // #6 = $glc
/*25229*/         OPC_MoveChild, 8,
/*25231*/         OPC_RecordNode, // #7 = $slc
/*25232*/         OPC_MoveParent,
/*25233*/         OPC_MoveChild, 9,
/*25235*/         OPC_RecordNode, // #8 = $lwe
/*25236*/         OPC_MoveParent,
/*25237*/         OPC_MoveChild, 10,
/*25239*/         OPC_RecordNode, // #9 = $da
/*25240*/         OPC_MoveParent,
/*25241*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25286
/*25244*/           OPC_EmitMergeInputChains1_0,
/*25245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25257*/           OPC_EmitInteger, MVT::i1, 0, 
/*25260*/           OPC_EmitInteger, MVT::i1, 0, 
/*25263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25286*/         /*SwitchType*/ 42, MVT::v2f32,// ->25330
/*25288*/           OPC_EmitMergeInputChains1_0,
/*25289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25301*/           OPC_EmitInteger, MVT::i1, 0, 
/*25304*/           OPC_EmitInteger, MVT::i1, 0, 
/*25307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25330*/         /*SwitchType*/ 42, MVT::v4f32,// ->25374
/*25332*/           OPC_EmitMergeInputChains1_0,
/*25333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25345*/           OPC_EmitInteger, MVT::i1, 0, 
/*25348*/           OPC_EmitInteger, MVT::i1, 0, 
/*25351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25374*/         0, // EndSwitchType
/*25375*/       /*Scope*/ 27|128,1/*155*/, /*->25532*/
/*25377*/         OPC_CheckChild2Type, MVT::v4f32,
/*25379*/         OPC_RecordChild3, // #2 = $rsrc
/*25380*/         OPC_CheckChild3Type, MVT::v8i32,
/*25382*/         OPC_RecordChild4, // #3 = $sampler
/*25383*/         OPC_RecordChild5, // #4 = $dmask
/*25384*/         OPC_RecordChild6, // #5 = $unorm
/*25385*/         OPC_RecordChild7, // #6 = $glc
/*25386*/         OPC_MoveChild, 8,
/*25388*/         OPC_RecordNode, // #7 = $slc
/*25389*/         OPC_MoveParent,
/*25390*/         OPC_MoveChild, 9,
/*25392*/         OPC_RecordNode, // #8 = $lwe
/*25393*/         OPC_MoveParent,
/*25394*/         OPC_MoveChild, 10,
/*25396*/         OPC_RecordNode, // #9 = $da
/*25397*/         OPC_MoveParent,
/*25398*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25443
/*25401*/           OPC_EmitMergeInputChains1_0,
/*25402*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25408*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25411*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25414*/           OPC_EmitInteger, MVT::i1, 0, 
/*25417*/           OPC_EmitInteger, MVT::i1, 0, 
/*25420*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25423*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25443*/         /*SwitchType*/ 42, MVT::v2f32,// ->25487
/*25445*/           OPC_EmitMergeInputChains1_0,
/*25446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25458*/           OPC_EmitInteger, MVT::i1, 0, 
/*25461*/           OPC_EmitInteger, MVT::i1, 0, 
/*25464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25487*/         /*SwitchType*/ 42, MVT::v4f32,// ->25531
/*25489*/           OPC_EmitMergeInputChains1_0,
/*25490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25502*/           OPC_EmitInteger, MVT::i1, 0, 
/*25505*/           OPC_EmitInteger, MVT::i1, 0, 
/*25508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25531*/         0, // EndSwitchType
/*25532*/       /*Scope*/ 27|128,1/*155*/, /*->25689*/
/*25534*/         OPC_CheckChild2Type, MVT::v8f32,
/*25536*/         OPC_RecordChild3, // #2 = $rsrc
/*25537*/         OPC_CheckChild3Type, MVT::v8i32,
/*25539*/         OPC_RecordChild4, // #3 = $sampler
/*25540*/         OPC_RecordChild5, // #4 = $dmask
/*25541*/         OPC_RecordChild6, // #5 = $unorm
/*25542*/         OPC_RecordChild7, // #6 = $glc
/*25543*/         OPC_MoveChild, 8,
/*25545*/         OPC_RecordNode, // #7 = $slc
/*25546*/         OPC_MoveParent,
/*25547*/         OPC_MoveChild, 9,
/*25549*/         OPC_RecordNode, // #8 = $lwe
/*25550*/         OPC_MoveParent,
/*25551*/         OPC_MoveChild, 10,
/*25553*/         OPC_RecordNode, // #9 = $da
/*25554*/         OPC_MoveParent,
/*25555*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25600
/*25558*/           OPC_EmitMergeInputChains1_0,
/*25559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25571*/           OPC_EmitInteger, MVT::i1, 0, 
/*25574*/           OPC_EmitInteger, MVT::i1, 0, 
/*25577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25600*/         /*SwitchType*/ 42, MVT::v2f32,// ->25644
/*25602*/           OPC_EmitMergeInputChains1_0,
/*25603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25615*/           OPC_EmitInteger, MVT::i1, 0, 
/*25618*/           OPC_EmitInteger, MVT::i1, 0, 
/*25621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25644*/         /*SwitchType*/ 42, MVT::v4f32,// ->25688
/*25646*/           OPC_EmitMergeInputChains1_0,
/*25647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25659*/           OPC_EmitInteger, MVT::i1, 0, 
/*25662*/           OPC_EmitInteger, MVT::i1, 0, 
/*25665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25688*/         0, // EndSwitchType
/*25689*/       /*Scope*/ 27|128,1/*155*/, /*->25846*/
/*25691*/         OPC_CheckChild2Type, MVT::v16f32,
/*25693*/         OPC_RecordChild3, // #2 = $rsrc
/*25694*/         OPC_CheckChild3Type, MVT::v8i32,
/*25696*/         OPC_RecordChild4, // #3 = $sampler
/*25697*/         OPC_RecordChild5, // #4 = $dmask
/*25698*/         OPC_RecordChild6, // #5 = $unorm
/*25699*/         OPC_RecordChild7, // #6 = $glc
/*25700*/         OPC_MoveChild, 8,
/*25702*/         OPC_RecordNode, // #7 = $slc
/*25703*/         OPC_MoveParent,
/*25704*/         OPC_MoveChild, 9,
/*25706*/         OPC_RecordNode, // #8 = $lwe
/*25707*/         OPC_MoveParent,
/*25708*/         OPC_MoveChild, 10,
/*25710*/         OPC_RecordNode, // #9 = $da
/*25711*/         OPC_MoveParent,
/*25712*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25757
/*25715*/           OPC_EmitMergeInputChains1_0,
/*25716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25728*/           OPC_EmitInteger, MVT::i1, 0, 
/*25731*/           OPC_EmitInteger, MVT::i1, 0, 
/*25734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25757*/         /*SwitchType*/ 42, MVT::v2f32,// ->25801
/*25759*/           OPC_EmitMergeInputChains1_0,
/*25760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25772*/           OPC_EmitInteger, MVT::i1, 0, 
/*25775*/           OPC_EmitInteger, MVT::i1, 0, 
/*25778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25801*/         /*SwitchType*/ 42, MVT::v4f32,// ->25845
/*25803*/           OPC_EmitMergeInputChains1_0,
/*25804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25816*/           OPC_EmitInteger, MVT::i1, 0, 
/*25819*/           OPC_EmitInteger, MVT::i1, 0, 
/*25822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25845*/         0, // EndSwitchType
/*25846*/       0, /*End of Scope*/
/*25847*/     /*Scope*/ 23|128,6/*791*/, /*->26640*/
/*25849*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*25852*/       OPC_RecordChild2, // #1 = $addr
/*25853*/       OPC_Scope, 27|128,1/*155*/, /*->26011*/ // 5 children in Scope
/*25856*/         OPC_CheckChild2Type, MVT::f32,
/*25858*/         OPC_RecordChild3, // #2 = $rsrc
/*25859*/         OPC_CheckChild3Type, MVT::v8i32,
/*25861*/         OPC_RecordChild4, // #3 = $sampler
/*25862*/         OPC_RecordChild5, // #4 = $dmask
/*25863*/         OPC_RecordChild6, // #5 = $unorm
/*25864*/         OPC_RecordChild7, // #6 = $glc
/*25865*/         OPC_MoveChild, 8,
/*25867*/         OPC_RecordNode, // #7 = $slc
/*25868*/         OPC_MoveParent,
/*25869*/         OPC_MoveChild, 9,
/*25871*/         OPC_RecordNode, // #8 = $lwe
/*25872*/         OPC_MoveParent,
/*25873*/         OPC_MoveChild, 10,
/*25875*/         OPC_RecordNode, // #9 = $da
/*25876*/         OPC_MoveParent,
/*25877*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25922
/*25880*/           OPC_EmitMergeInputChains1_0,
/*25881*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25884*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25893*/           OPC_EmitInteger, MVT::i1, 0, 
/*25896*/           OPC_EmitInteger, MVT::i1, 0, 
/*25899*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25902*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25905*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25922*/         /*SwitchType*/ 42, MVT::v2f32,// ->25966
/*25924*/           OPC_EmitMergeInputChains1_0,
/*25925*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25928*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25931*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25934*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25937*/           OPC_EmitInteger, MVT::i1, 0, 
/*25940*/           OPC_EmitInteger, MVT::i1, 0, 
/*25943*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25946*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25966*/         /*SwitchType*/ 42, MVT::v4f32,// ->26010
/*25968*/           OPC_EmitMergeInputChains1_0,
/*25969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25981*/           OPC_EmitInteger, MVT::i1, 0, 
/*25984*/           OPC_EmitInteger, MVT::i1, 0, 
/*25987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26010*/         0, // EndSwitchType
/*26011*/       /*Scope*/ 27|128,1/*155*/, /*->26168*/
/*26013*/         OPC_CheckChild2Type, MVT::v2f32,
/*26015*/         OPC_RecordChild3, // #2 = $rsrc
/*26016*/         OPC_CheckChild3Type, MVT::v8i32,
/*26018*/         OPC_RecordChild4, // #3 = $sampler
/*26019*/         OPC_RecordChild5, // #4 = $dmask
/*26020*/         OPC_RecordChild6, // #5 = $unorm
/*26021*/         OPC_RecordChild7, // #6 = $glc
/*26022*/         OPC_MoveChild, 8,
/*26024*/         OPC_RecordNode, // #7 = $slc
/*26025*/         OPC_MoveParent,
/*26026*/         OPC_MoveChild, 9,
/*26028*/         OPC_RecordNode, // #8 = $lwe
/*26029*/         OPC_MoveParent,
/*26030*/         OPC_MoveChild, 10,
/*26032*/         OPC_RecordNode, // #9 = $da
/*26033*/         OPC_MoveParent,
/*26034*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26079
/*26037*/           OPC_EmitMergeInputChains1_0,
/*26038*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26041*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26044*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26047*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26050*/           OPC_EmitInteger, MVT::i1, 0, 
/*26053*/           OPC_EmitInteger, MVT::i1, 0, 
/*26056*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26059*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26079*/         /*SwitchType*/ 42, MVT::v2f32,// ->26123
/*26081*/           OPC_EmitMergeInputChains1_0,
/*26082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26094*/           OPC_EmitInteger, MVT::i1, 0, 
/*26097*/           OPC_EmitInteger, MVT::i1, 0, 
/*26100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26123*/         /*SwitchType*/ 42, MVT::v4f32,// ->26167
/*26125*/           OPC_EmitMergeInputChains1_0,
/*26126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26138*/           OPC_EmitInteger, MVT::i1, 0, 
/*26141*/           OPC_EmitInteger, MVT::i1, 0, 
/*26144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26167*/         0, // EndSwitchType
/*26168*/       /*Scope*/ 27|128,1/*155*/, /*->26325*/
/*26170*/         OPC_CheckChild2Type, MVT::v4f32,
/*26172*/         OPC_RecordChild3, // #2 = $rsrc
/*26173*/         OPC_CheckChild3Type, MVT::v8i32,
/*26175*/         OPC_RecordChild4, // #3 = $sampler
/*26176*/         OPC_RecordChild5, // #4 = $dmask
/*26177*/         OPC_RecordChild6, // #5 = $unorm
/*26178*/         OPC_RecordChild7, // #6 = $glc
/*26179*/         OPC_MoveChild, 8,
/*26181*/         OPC_RecordNode, // #7 = $slc
/*26182*/         OPC_MoveParent,
/*26183*/         OPC_MoveChild, 9,
/*26185*/         OPC_RecordNode, // #8 = $lwe
/*26186*/         OPC_MoveParent,
/*26187*/         OPC_MoveChild, 10,
/*26189*/         OPC_RecordNode, // #9 = $da
/*26190*/         OPC_MoveParent,
/*26191*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26236
/*26194*/           OPC_EmitMergeInputChains1_0,
/*26195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26198*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26201*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26204*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26207*/           OPC_EmitInteger, MVT::i1, 0, 
/*26210*/           OPC_EmitInteger, MVT::i1, 0, 
/*26213*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26216*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26236*/         /*SwitchType*/ 42, MVT::v2f32,// ->26280
/*26238*/           OPC_EmitMergeInputChains1_0,
/*26239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26251*/           OPC_EmitInteger, MVT::i1, 0, 
/*26254*/           OPC_EmitInteger, MVT::i1, 0, 
/*26257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26280*/         /*SwitchType*/ 42, MVT::v4f32,// ->26324
/*26282*/           OPC_EmitMergeInputChains1_0,
/*26283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26295*/           OPC_EmitInteger, MVT::i1, 0, 
/*26298*/           OPC_EmitInteger, MVT::i1, 0, 
/*26301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26324*/         0, // EndSwitchType
/*26325*/       /*Scope*/ 27|128,1/*155*/, /*->26482*/
/*26327*/         OPC_CheckChild2Type, MVT::v8f32,
/*26329*/         OPC_RecordChild3, // #2 = $rsrc
/*26330*/         OPC_CheckChild3Type, MVT::v8i32,
/*26332*/         OPC_RecordChild4, // #3 = $sampler
/*26333*/         OPC_RecordChild5, // #4 = $dmask
/*26334*/         OPC_RecordChild6, // #5 = $unorm
/*26335*/         OPC_RecordChild7, // #6 = $glc
/*26336*/         OPC_MoveChild, 8,
/*26338*/         OPC_RecordNode, // #7 = $slc
/*26339*/         OPC_MoveParent,
/*26340*/         OPC_MoveChild, 9,
/*26342*/         OPC_RecordNode, // #8 = $lwe
/*26343*/         OPC_MoveParent,
/*26344*/         OPC_MoveChild, 10,
/*26346*/         OPC_RecordNode, // #9 = $da
/*26347*/         OPC_MoveParent,
/*26348*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26393
/*26351*/           OPC_EmitMergeInputChains1_0,
/*26352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26364*/           OPC_EmitInteger, MVT::i1, 0, 
/*26367*/           OPC_EmitInteger, MVT::i1, 0, 
/*26370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26393*/         /*SwitchType*/ 42, MVT::v2f32,// ->26437
/*26395*/           OPC_EmitMergeInputChains1_0,
/*26396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26408*/           OPC_EmitInteger, MVT::i1, 0, 
/*26411*/           OPC_EmitInteger, MVT::i1, 0, 
/*26414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26437*/         /*SwitchType*/ 42, MVT::v4f32,// ->26481
/*26439*/           OPC_EmitMergeInputChains1_0,
/*26440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26452*/           OPC_EmitInteger, MVT::i1, 0, 
/*26455*/           OPC_EmitInteger, MVT::i1, 0, 
/*26458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26481*/         0, // EndSwitchType
/*26482*/       /*Scope*/ 27|128,1/*155*/, /*->26639*/
/*26484*/         OPC_CheckChild2Type, MVT::v16f32,
/*26486*/         OPC_RecordChild3, // #2 = $rsrc
/*26487*/         OPC_CheckChild3Type, MVT::v8i32,
/*26489*/         OPC_RecordChild4, // #3 = $sampler
/*26490*/         OPC_RecordChild5, // #4 = $dmask
/*26491*/         OPC_RecordChild6, // #5 = $unorm
/*26492*/         OPC_RecordChild7, // #6 = $glc
/*26493*/         OPC_MoveChild, 8,
/*26495*/         OPC_RecordNode, // #7 = $slc
/*26496*/         OPC_MoveParent,
/*26497*/         OPC_MoveChild, 9,
/*26499*/         OPC_RecordNode, // #8 = $lwe
/*26500*/         OPC_MoveParent,
/*26501*/         OPC_MoveChild, 10,
/*26503*/         OPC_RecordNode, // #9 = $da
/*26504*/         OPC_MoveParent,
/*26505*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26550
/*26508*/           OPC_EmitMergeInputChains1_0,
/*26509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26521*/           OPC_EmitInteger, MVT::i1, 0, 
/*26524*/           OPC_EmitInteger, MVT::i1, 0, 
/*26527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26550*/         /*SwitchType*/ 42, MVT::v2f32,// ->26594
/*26552*/           OPC_EmitMergeInputChains1_0,
/*26553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26565*/           OPC_EmitInteger, MVT::i1, 0, 
/*26568*/           OPC_EmitInteger, MVT::i1, 0, 
/*26571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26594*/         /*SwitchType*/ 42, MVT::v4f32,// ->26638
/*26596*/           OPC_EmitMergeInputChains1_0,
/*26597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26609*/           OPC_EmitInteger, MVT::i1, 0, 
/*26612*/           OPC_EmitInteger, MVT::i1, 0, 
/*26615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26638*/         0, // EndSwitchType
/*26639*/       0, /*End of Scope*/
/*26640*/     /*Scope*/ 23|128,6/*791*/, /*->27433*/
/*26642*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*26645*/       OPC_RecordChild2, // #1 = $addr
/*26646*/       OPC_Scope, 27|128,1/*155*/, /*->26804*/ // 5 children in Scope
/*26649*/         OPC_CheckChild2Type, MVT::f32,
/*26651*/         OPC_RecordChild3, // #2 = $rsrc
/*26652*/         OPC_CheckChild3Type, MVT::v8i32,
/*26654*/         OPC_RecordChild4, // #3 = $sampler
/*26655*/         OPC_RecordChild5, // #4 = $dmask
/*26656*/         OPC_RecordChild6, // #5 = $unorm
/*26657*/         OPC_RecordChild7, // #6 = $glc
/*26658*/         OPC_MoveChild, 8,
/*26660*/         OPC_RecordNode, // #7 = $slc
/*26661*/         OPC_MoveParent,
/*26662*/         OPC_MoveChild, 9,
/*26664*/         OPC_RecordNode, // #8 = $lwe
/*26665*/         OPC_MoveParent,
/*26666*/         OPC_MoveChild, 10,
/*26668*/         OPC_RecordNode, // #9 = $da
/*26669*/         OPC_MoveParent,
/*26670*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26715
/*26673*/           OPC_EmitMergeInputChains1_0,
/*26674*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26677*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26680*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26683*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26686*/           OPC_EmitInteger, MVT::i1, 0, 
/*26689*/           OPC_EmitInteger, MVT::i1, 0, 
/*26692*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26695*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26715*/         /*SwitchType*/ 42, MVT::v2f32,// ->26759
/*26717*/           OPC_EmitMergeInputChains1_0,
/*26718*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26721*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26724*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26727*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26730*/           OPC_EmitInteger, MVT::i1, 0, 
/*26733*/           OPC_EmitInteger, MVT::i1, 0, 
/*26736*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26739*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26759*/         /*SwitchType*/ 42, MVT::v4f32,// ->26803
/*26761*/           OPC_EmitMergeInputChains1_0,
/*26762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26774*/           OPC_EmitInteger, MVT::i1, 0, 
/*26777*/           OPC_EmitInteger, MVT::i1, 0, 
/*26780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26803*/         0, // EndSwitchType
/*26804*/       /*Scope*/ 27|128,1/*155*/, /*->26961*/
/*26806*/         OPC_CheckChild2Type, MVT::v2f32,
/*26808*/         OPC_RecordChild3, // #2 = $rsrc
/*26809*/         OPC_CheckChild3Type, MVT::v8i32,
/*26811*/         OPC_RecordChild4, // #3 = $sampler
/*26812*/         OPC_RecordChild5, // #4 = $dmask
/*26813*/         OPC_RecordChild6, // #5 = $unorm
/*26814*/         OPC_RecordChild7, // #6 = $glc
/*26815*/         OPC_MoveChild, 8,
/*26817*/         OPC_RecordNode, // #7 = $slc
/*26818*/         OPC_MoveParent,
/*26819*/         OPC_MoveChild, 9,
/*26821*/         OPC_RecordNode, // #8 = $lwe
/*26822*/         OPC_MoveParent,
/*26823*/         OPC_MoveChild, 10,
/*26825*/         OPC_RecordNode, // #9 = $da
/*26826*/         OPC_MoveParent,
/*26827*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26872
/*26830*/           OPC_EmitMergeInputChains1_0,
/*26831*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26834*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26837*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26840*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26843*/           OPC_EmitInteger, MVT::i1, 0, 
/*26846*/           OPC_EmitInteger, MVT::i1, 0, 
/*26849*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26852*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26872*/         /*SwitchType*/ 42, MVT::v2f32,// ->26916
/*26874*/           OPC_EmitMergeInputChains1_0,
/*26875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26887*/           OPC_EmitInteger, MVT::i1, 0, 
/*26890*/           OPC_EmitInteger, MVT::i1, 0, 
/*26893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26916*/         /*SwitchType*/ 42, MVT::v4f32,// ->26960
/*26918*/           OPC_EmitMergeInputChains1_0,
/*26919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26931*/           OPC_EmitInteger, MVT::i1, 0, 
/*26934*/           OPC_EmitInteger, MVT::i1, 0, 
/*26937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26960*/         0, // EndSwitchType
/*26961*/       /*Scope*/ 27|128,1/*155*/, /*->27118*/
/*26963*/         OPC_CheckChild2Type, MVT::v4f32,
/*26965*/         OPC_RecordChild3, // #2 = $rsrc
/*26966*/         OPC_CheckChild3Type, MVT::v8i32,
/*26968*/         OPC_RecordChild4, // #3 = $sampler
/*26969*/         OPC_RecordChild5, // #4 = $dmask
/*26970*/         OPC_RecordChild6, // #5 = $unorm
/*26971*/         OPC_RecordChild7, // #6 = $glc
/*26972*/         OPC_MoveChild, 8,
/*26974*/         OPC_RecordNode, // #7 = $slc
/*26975*/         OPC_MoveParent,
/*26976*/         OPC_MoveChild, 9,
/*26978*/         OPC_RecordNode, // #8 = $lwe
/*26979*/         OPC_MoveParent,
/*26980*/         OPC_MoveChild, 10,
/*26982*/         OPC_RecordNode, // #9 = $da
/*26983*/         OPC_MoveParent,
/*26984*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27029
/*26987*/           OPC_EmitMergeInputChains1_0,
/*26988*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26991*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26994*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26997*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27000*/           OPC_EmitInteger, MVT::i1, 0, 
/*27003*/           OPC_EmitInteger, MVT::i1, 0, 
/*27006*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27009*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27029*/         /*SwitchType*/ 42, MVT::v2f32,// ->27073
/*27031*/           OPC_EmitMergeInputChains1_0,
/*27032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27044*/           OPC_EmitInteger, MVT::i1, 0, 
/*27047*/           OPC_EmitInteger, MVT::i1, 0, 
/*27050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27073*/         /*SwitchType*/ 42, MVT::v4f32,// ->27117
/*27075*/           OPC_EmitMergeInputChains1_0,
/*27076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27088*/           OPC_EmitInteger, MVT::i1, 0, 
/*27091*/           OPC_EmitInteger, MVT::i1, 0, 
/*27094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27117*/         0, // EndSwitchType
/*27118*/       /*Scope*/ 27|128,1/*155*/, /*->27275*/
/*27120*/         OPC_CheckChild2Type, MVT::v8f32,
/*27122*/         OPC_RecordChild3, // #2 = $rsrc
/*27123*/         OPC_CheckChild3Type, MVT::v8i32,
/*27125*/         OPC_RecordChild4, // #3 = $sampler
/*27126*/         OPC_RecordChild5, // #4 = $dmask
/*27127*/         OPC_RecordChild6, // #5 = $unorm
/*27128*/         OPC_RecordChild7, // #6 = $glc
/*27129*/         OPC_MoveChild, 8,
/*27131*/         OPC_RecordNode, // #7 = $slc
/*27132*/         OPC_MoveParent,
/*27133*/         OPC_MoveChild, 9,
/*27135*/         OPC_RecordNode, // #8 = $lwe
/*27136*/         OPC_MoveParent,
/*27137*/         OPC_MoveChild, 10,
/*27139*/         OPC_RecordNode, // #9 = $da
/*27140*/         OPC_MoveParent,
/*27141*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27186
/*27144*/           OPC_EmitMergeInputChains1_0,
/*27145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27157*/           OPC_EmitInteger, MVT::i1, 0, 
/*27160*/           OPC_EmitInteger, MVT::i1, 0, 
/*27163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27186*/         /*SwitchType*/ 42, MVT::v2f32,// ->27230
/*27188*/           OPC_EmitMergeInputChains1_0,
/*27189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27201*/           OPC_EmitInteger, MVT::i1, 0, 
/*27204*/           OPC_EmitInteger, MVT::i1, 0, 
/*27207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27230*/         /*SwitchType*/ 42, MVT::v4f32,// ->27274
/*27232*/           OPC_EmitMergeInputChains1_0,
/*27233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27245*/           OPC_EmitInteger, MVT::i1, 0, 
/*27248*/           OPC_EmitInteger, MVT::i1, 0, 
/*27251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27274*/         0, // EndSwitchType
/*27275*/       /*Scope*/ 27|128,1/*155*/, /*->27432*/
/*27277*/         OPC_CheckChild2Type, MVT::v16f32,
/*27279*/         OPC_RecordChild3, // #2 = $rsrc
/*27280*/         OPC_CheckChild3Type, MVT::v8i32,
/*27282*/         OPC_RecordChild4, // #3 = $sampler
/*27283*/         OPC_RecordChild5, // #4 = $dmask
/*27284*/         OPC_RecordChild6, // #5 = $unorm
/*27285*/         OPC_RecordChild7, // #6 = $glc
/*27286*/         OPC_MoveChild, 8,
/*27288*/         OPC_RecordNode, // #7 = $slc
/*27289*/         OPC_MoveParent,
/*27290*/         OPC_MoveChild, 9,
/*27292*/         OPC_RecordNode, // #8 = $lwe
/*27293*/         OPC_MoveParent,
/*27294*/         OPC_MoveChild, 10,
/*27296*/         OPC_RecordNode, // #9 = $da
/*27297*/         OPC_MoveParent,
/*27298*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27343
/*27301*/           OPC_EmitMergeInputChains1_0,
/*27302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27314*/           OPC_EmitInteger, MVT::i1, 0, 
/*27317*/           OPC_EmitInteger, MVT::i1, 0, 
/*27320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27343*/         /*SwitchType*/ 42, MVT::v2f32,// ->27387
/*27345*/           OPC_EmitMergeInputChains1_0,
/*27346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27358*/           OPC_EmitInteger, MVT::i1, 0, 
/*27361*/           OPC_EmitInteger, MVT::i1, 0, 
/*27364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27387*/         /*SwitchType*/ 42, MVT::v4f32,// ->27431
/*27389*/           OPC_EmitMergeInputChains1_0,
/*27390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27402*/           OPC_EmitInteger, MVT::i1, 0, 
/*27405*/           OPC_EmitInteger, MVT::i1, 0, 
/*27408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27431*/         0, // EndSwitchType
/*27432*/       0, /*End of Scope*/
/*27433*/     /*Scope*/ 23|128,6/*791*/, /*->28226*/
/*27435*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*27438*/       OPC_RecordChild2, // #1 = $addr
/*27439*/       OPC_Scope, 27|128,1/*155*/, /*->27597*/ // 5 children in Scope
/*27442*/         OPC_CheckChild2Type, MVT::f32,
/*27444*/         OPC_RecordChild3, // #2 = $rsrc
/*27445*/         OPC_CheckChild3Type, MVT::v8i32,
/*27447*/         OPC_RecordChild4, // #3 = $sampler
/*27448*/         OPC_RecordChild5, // #4 = $dmask
/*27449*/         OPC_RecordChild6, // #5 = $unorm
/*27450*/         OPC_RecordChild7, // #6 = $glc
/*27451*/         OPC_MoveChild, 8,
/*27453*/         OPC_RecordNode, // #7 = $slc
/*27454*/         OPC_MoveParent,
/*27455*/         OPC_MoveChild, 9,
/*27457*/         OPC_RecordNode, // #8 = $lwe
/*27458*/         OPC_MoveParent,
/*27459*/         OPC_MoveChild, 10,
/*27461*/         OPC_RecordNode, // #9 = $da
/*27462*/         OPC_MoveParent,
/*27463*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27508
/*27466*/           OPC_EmitMergeInputChains1_0,
/*27467*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27470*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27473*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27476*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27479*/           OPC_EmitInteger, MVT::i1, 0, 
/*27482*/           OPC_EmitInteger, MVT::i1, 0, 
/*27485*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27488*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27508*/         /*SwitchType*/ 42, MVT::v2f32,// ->27552
/*27510*/           OPC_EmitMergeInputChains1_0,
/*27511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27523*/           OPC_EmitInteger, MVT::i1, 0, 
/*27526*/           OPC_EmitInteger, MVT::i1, 0, 
/*27529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27552*/         /*SwitchType*/ 42, MVT::v4f32,// ->27596
/*27554*/           OPC_EmitMergeInputChains1_0,
/*27555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27567*/           OPC_EmitInteger, MVT::i1, 0, 
/*27570*/           OPC_EmitInteger, MVT::i1, 0, 
/*27573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27596*/         0, // EndSwitchType
/*27597*/       /*Scope*/ 27|128,1/*155*/, /*->27754*/
/*27599*/         OPC_CheckChild2Type, MVT::v2f32,
/*27601*/         OPC_RecordChild3, // #2 = $rsrc
/*27602*/         OPC_CheckChild3Type, MVT::v8i32,
/*27604*/         OPC_RecordChild4, // #3 = $sampler
/*27605*/         OPC_RecordChild5, // #4 = $dmask
/*27606*/         OPC_RecordChild6, // #5 = $unorm
/*27607*/         OPC_RecordChild7, // #6 = $glc
/*27608*/         OPC_MoveChild, 8,
/*27610*/         OPC_RecordNode, // #7 = $slc
/*27611*/         OPC_MoveParent,
/*27612*/         OPC_MoveChild, 9,
/*27614*/         OPC_RecordNode, // #8 = $lwe
/*27615*/         OPC_MoveParent,
/*27616*/         OPC_MoveChild, 10,
/*27618*/         OPC_RecordNode, // #9 = $da
/*27619*/         OPC_MoveParent,
/*27620*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27665
/*27623*/           OPC_EmitMergeInputChains1_0,
/*27624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27627*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27630*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27633*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27636*/           OPC_EmitInteger, MVT::i1, 0, 
/*27639*/           OPC_EmitInteger, MVT::i1, 0, 
/*27642*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27645*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27648*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27665*/         /*SwitchType*/ 42, MVT::v2f32,// ->27709
/*27667*/           OPC_EmitMergeInputChains1_0,
/*27668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27680*/           OPC_EmitInteger, MVT::i1, 0, 
/*27683*/           OPC_EmitInteger, MVT::i1, 0, 
/*27686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27709*/         /*SwitchType*/ 42, MVT::v4f32,// ->27753
/*27711*/           OPC_EmitMergeInputChains1_0,
/*27712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27724*/           OPC_EmitInteger, MVT::i1, 0, 
/*27727*/           OPC_EmitInteger, MVT::i1, 0, 
/*27730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27753*/         0, // EndSwitchType
/*27754*/       /*Scope*/ 27|128,1/*155*/, /*->27911*/
/*27756*/         OPC_CheckChild2Type, MVT::v4f32,
/*27758*/         OPC_RecordChild3, // #2 = $rsrc
/*27759*/         OPC_CheckChild3Type, MVT::v8i32,
/*27761*/         OPC_RecordChild4, // #3 = $sampler
/*27762*/         OPC_RecordChild5, // #4 = $dmask
/*27763*/         OPC_RecordChild6, // #5 = $unorm
/*27764*/         OPC_RecordChild7, // #6 = $glc
/*27765*/         OPC_MoveChild, 8,
/*27767*/         OPC_RecordNode, // #7 = $slc
/*27768*/         OPC_MoveParent,
/*27769*/         OPC_MoveChild, 9,
/*27771*/         OPC_RecordNode, // #8 = $lwe
/*27772*/         OPC_MoveParent,
/*27773*/         OPC_MoveChild, 10,
/*27775*/         OPC_RecordNode, // #9 = $da
/*27776*/         OPC_MoveParent,
/*27777*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27822
/*27780*/           OPC_EmitMergeInputChains1_0,
/*27781*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27784*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27787*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27790*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27793*/           OPC_EmitInteger, MVT::i1, 0, 
/*27796*/           OPC_EmitInteger, MVT::i1, 0, 
/*27799*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27802*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27805*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27822*/         /*SwitchType*/ 42, MVT::v2f32,// ->27866
/*27824*/           OPC_EmitMergeInputChains1_0,
/*27825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27837*/           OPC_EmitInteger, MVT::i1, 0, 
/*27840*/           OPC_EmitInteger, MVT::i1, 0, 
/*27843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27866*/         /*SwitchType*/ 42, MVT::v4f32,// ->27910
/*27868*/           OPC_EmitMergeInputChains1_0,
/*27869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27881*/           OPC_EmitInteger, MVT::i1, 0, 
/*27884*/           OPC_EmitInteger, MVT::i1, 0, 
/*27887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27910*/         0, // EndSwitchType
/*27911*/       /*Scope*/ 27|128,1/*155*/, /*->28068*/
/*27913*/         OPC_CheckChild2Type, MVT::v8f32,
/*27915*/         OPC_RecordChild3, // #2 = $rsrc
/*27916*/         OPC_CheckChild3Type, MVT::v8i32,
/*27918*/         OPC_RecordChild4, // #3 = $sampler
/*27919*/         OPC_RecordChild5, // #4 = $dmask
/*27920*/         OPC_RecordChild6, // #5 = $unorm
/*27921*/         OPC_RecordChild7, // #6 = $glc
/*27922*/         OPC_MoveChild, 8,
/*27924*/         OPC_RecordNode, // #7 = $slc
/*27925*/         OPC_MoveParent,
/*27926*/         OPC_MoveChild, 9,
/*27928*/         OPC_RecordNode, // #8 = $lwe
/*27929*/         OPC_MoveParent,
/*27930*/         OPC_MoveChild, 10,
/*27932*/         OPC_RecordNode, // #9 = $da
/*27933*/         OPC_MoveParent,
/*27934*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27979
/*27937*/           OPC_EmitMergeInputChains1_0,
/*27938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27950*/           OPC_EmitInteger, MVT::i1, 0, 
/*27953*/           OPC_EmitInteger, MVT::i1, 0, 
/*27956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27979*/         /*SwitchType*/ 42, MVT::v2f32,// ->28023
/*27981*/           OPC_EmitMergeInputChains1_0,
/*27982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27994*/           OPC_EmitInteger, MVT::i1, 0, 
/*27997*/           OPC_EmitInteger, MVT::i1, 0, 
/*28000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28023*/         /*SwitchType*/ 42, MVT::v4f32,// ->28067
/*28025*/           OPC_EmitMergeInputChains1_0,
/*28026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28038*/           OPC_EmitInteger, MVT::i1, 0, 
/*28041*/           OPC_EmitInteger, MVT::i1, 0, 
/*28044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28067*/         0, // EndSwitchType
/*28068*/       /*Scope*/ 27|128,1/*155*/, /*->28225*/
/*28070*/         OPC_CheckChild2Type, MVT::v16f32,
/*28072*/         OPC_RecordChild3, // #2 = $rsrc
/*28073*/         OPC_CheckChild3Type, MVT::v8i32,
/*28075*/         OPC_RecordChild4, // #3 = $sampler
/*28076*/         OPC_RecordChild5, // #4 = $dmask
/*28077*/         OPC_RecordChild6, // #5 = $unorm
/*28078*/         OPC_RecordChild7, // #6 = $glc
/*28079*/         OPC_MoveChild, 8,
/*28081*/         OPC_RecordNode, // #7 = $slc
/*28082*/         OPC_MoveParent,
/*28083*/         OPC_MoveChild, 9,
/*28085*/         OPC_RecordNode, // #8 = $lwe
/*28086*/         OPC_MoveParent,
/*28087*/         OPC_MoveChild, 10,
/*28089*/         OPC_RecordNode, // #9 = $da
/*28090*/         OPC_MoveParent,
/*28091*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28136
/*28094*/           OPC_EmitMergeInputChains1_0,
/*28095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28107*/           OPC_EmitInteger, MVT::i1, 0, 
/*28110*/           OPC_EmitInteger, MVT::i1, 0, 
/*28113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28136*/         /*SwitchType*/ 42, MVT::v2f32,// ->28180
/*28138*/           OPC_EmitMergeInputChains1_0,
/*28139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28151*/           OPC_EmitInteger, MVT::i1, 0, 
/*28154*/           OPC_EmitInteger, MVT::i1, 0, 
/*28157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28180*/         /*SwitchType*/ 42, MVT::v4f32,// ->28224
/*28182*/           OPC_EmitMergeInputChains1_0,
/*28183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28195*/           OPC_EmitInteger, MVT::i1, 0, 
/*28198*/           OPC_EmitInteger, MVT::i1, 0, 
/*28201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28224*/         0, // EndSwitchType
/*28225*/       0, /*End of Scope*/
/*28226*/     /*Scope*/ 23|128,6/*791*/, /*->29019*/
/*28228*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*28231*/       OPC_RecordChild2, // #1 = $addr
/*28232*/       OPC_Scope, 27|128,1/*155*/, /*->28390*/ // 5 children in Scope
/*28235*/         OPC_CheckChild2Type, MVT::f32,
/*28237*/         OPC_RecordChild3, // #2 = $rsrc
/*28238*/         OPC_CheckChild3Type, MVT::v8i32,
/*28240*/         OPC_RecordChild4, // #3 = $sampler
/*28241*/         OPC_RecordChild5, // #4 = $dmask
/*28242*/         OPC_RecordChild6, // #5 = $unorm
/*28243*/         OPC_RecordChild7, // #6 = $glc
/*28244*/         OPC_MoveChild, 8,
/*28246*/         OPC_RecordNode, // #7 = $slc
/*28247*/         OPC_MoveParent,
/*28248*/         OPC_MoveChild, 9,
/*28250*/         OPC_RecordNode, // #8 = $lwe
/*28251*/         OPC_MoveParent,
/*28252*/         OPC_MoveChild, 10,
/*28254*/         OPC_RecordNode, // #9 = $da
/*28255*/         OPC_MoveParent,
/*28256*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28301
/*28259*/           OPC_EmitMergeInputChains1_0,
/*28260*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28263*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28266*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28269*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28272*/           OPC_EmitInteger, MVT::i1, 0, 
/*28275*/           OPC_EmitInteger, MVT::i1, 0, 
/*28278*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28281*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28301*/         /*SwitchType*/ 42, MVT::v2f32,// ->28345
/*28303*/           OPC_EmitMergeInputChains1_0,
/*28304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28316*/           OPC_EmitInteger, MVT::i1, 0, 
/*28319*/           OPC_EmitInteger, MVT::i1, 0, 
/*28322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28345*/         /*SwitchType*/ 42, MVT::v4f32,// ->28389
/*28347*/           OPC_EmitMergeInputChains1_0,
/*28348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28360*/           OPC_EmitInteger, MVT::i1, 0, 
/*28363*/           OPC_EmitInteger, MVT::i1, 0, 
/*28366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28389*/         0, // EndSwitchType
/*28390*/       /*Scope*/ 27|128,1/*155*/, /*->28547*/
/*28392*/         OPC_CheckChild2Type, MVT::v2f32,
/*28394*/         OPC_RecordChild3, // #2 = $rsrc
/*28395*/         OPC_CheckChild3Type, MVT::v8i32,
/*28397*/         OPC_RecordChild4, // #3 = $sampler
/*28398*/         OPC_RecordChild5, // #4 = $dmask
/*28399*/         OPC_RecordChild6, // #5 = $unorm
/*28400*/         OPC_RecordChild7, // #6 = $glc
/*28401*/         OPC_MoveChild, 8,
/*28403*/         OPC_RecordNode, // #7 = $slc
/*28404*/         OPC_MoveParent,
/*28405*/         OPC_MoveChild, 9,
/*28407*/         OPC_RecordNode, // #8 = $lwe
/*28408*/         OPC_MoveParent,
/*28409*/         OPC_MoveChild, 10,
/*28411*/         OPC_RecordNode, // #9 = $da
/*28412*/         OPC_MoveParent,
/*28413*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28458
/*28416*/           OPC_EmitMergeInputChains1_0,
/*28417*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28420*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28423*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28426*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28429*/           OPC_EmitInteger, MVT::i1, 0, 
/*28432*/           OPC_EmitInteger, MVT::i1, 0, 
/*28435*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28438*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28441*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28458*/         /*SwitchType*/ 42, MVT::v2f32,// ->28502
/*28460*/           OPC_EmitMergeInputChains1_0,
/*28461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28473*/           OPC_EmitInteger, MVT::i1, 0, 
/*28476*/           OPC_EmitInteger, MVT::i1, 0, 
/*28479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28502*/         /*SwitchType*/ 42, MVT::v4f32,// ->28546
/*28504*/           OPC_EmitMergeInputChains1_0,
/*28505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28517*/           OPC_EmitInteger, MVT::i1, 0, 
/*28520*/           OPC_EmitInteger, MVT::i1, 0, 
/*28523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28546*/         0, // EndSwitchType
/*28547*/       /*Scope*/ 27|128,1/*155*/, /*->28704*/
/*28549*/         OPC_CheckChild2Type, MVT::v4f32,
/*28551*/         OPC_RecordChild3, // #2 = $rsrc
/*28552*/         OPC_CheckChild3Type, MVT::v8i32,
/*28554*/         OPC_RecordChild4, // #3 = $sampler
/*28555*/         OPC_RecordChild5, // #4 = $dmask
/*28556*/         OPC_RecordChild6, // #5 = $unorm
/*28557*/         OPC_RecordChild7, // #6 = $glc
/*28558*/         OPC_MoveChild, 8,
/*28560*/         OPC_RecordNode, // #7 = $slc
/*28561*/         OPC_MoveParent,
/*28562*/         OPC_MoveChild, 9,
/*28564*/         OPC_RecordNode, // #8 = $lwe
/*28565*/         OPC_MoveParent,
/*28566*/         OPC_MoveChild, 10,
/*28568*/         OPC_RecordNode, // #9 = $da
/*28569*/         OPC_MoveParent,
/*28570*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28615
/*28573*/           OPC_EmitMergeInputChains1_0,
/*28574*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28577*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28580*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28583*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28586*/           OPC_EmitInteger, MVT::i1, 0, 
/*28589*/           OPC_EmitInteger, MVT::i1, 0, 
/*28592*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28595*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28615*/         /*SwitchType*/ 42, MVT::v2f32,// ->28659
/*28617*/           OPC_EmitMergeInputChains1_0,
/*28618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28630*/           OPC_EmitInteger, MVT::i1, 0, 
/*28633*/           OPC_EmitInteger, MVT::i1, 0, 
/*28636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28659*/         /*SwitchType*/ 42, MVT::v4f32,// ->28703
/*28661*/           OPC_EmitMergeInputChains1_0,
/*28662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28674*/           OPC_EmitInteger, MVT::i1, 0, 
/*28677*/           OPC_EmitInteger, MVT::i1, 0, 
/*28680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28703*/         0, // EndSwitchType
/*28704*/       /*Scope*/ 27|128,1/*155*/, /*->28861*/
/*28706*/         OPC_CheckChild2Type, MVT::v8f32,
/*28708*/         OPC_RecordChild3, // #2 = $rsrc
/*28709*/         OPC_CheckChild3Type, MVT::v8i32,
/*28711*/         OPC_RecordChild4, // #3 = $sampler
/*28712*/         OPC_RecordChild5, // #4 = $dmask
/*28713*/         OPC_RecordChild6, // #5 = $unorm
/*28714*/         OPC_RecordChild7, // #6 = $glc
/*28715*/         OPC_MoveChild, 8,
/*28717*/         OPC_RecordNode, // #7 = $slc
/*28718*/         OPC_MoveParent,
/*28719*/         OPC_MoveChild, 9,
/*28721*/         OPC_RecordNode, // #8 = $lwe
/*28722*/         OPC_MoveParent,
/*28723*/         OPC_MoveChild, 10,
/*28725*/         OPC_RecordNode, // #9 = $da
/*28726*/         OPC_MoveParent,
/*28727*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28772
/*28730*/           OPC_EmitMergeInputChains1_0,
/*28731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28743*/           OPC_EmitInteger, MVT::i1, 0, 
/*28746*/           OPC_EmitInteger, MVT::i1, 0, 
/*28749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28772*/         /*SwitchType*/ 42, MVT::v2f32,// ->28816
/*28774*/           OPC_EmitMergeInputChains1_0,
/*28775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28787*/           OPC_EmitInteger, MVT::i1, 0, 
/*28790*/           OPC_EmitInteger, MVT::i1, 0, 
/*28793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28816*/         /*SwitchType*/ 42, MVT::v4f32,// ->28860
/*28818*/           OPC_EmitMergeInputChains1_0,
/*28819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28831*/           OPC_EmitInteger, MVT::i1, 0, 
/*28834*/           OPC_EmitInteger, MVT::i1, 0, 
/*28837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28860*/         0, // EndSwitchType
/*28861*/       /*Scope*/ 27|128,1/*155*/, /*->29018*/
/*28863*/         OPC_CheckChild2Type, MVT::v16f32,
/*28865*/         OPC_RecordChild3, // #2 = $rsrc
/*28866*/         OPC_CheckChild3Type, MVT::v8i32,
/*28868*/         OPC_RecordChild4, // #3 = $sampler
/*28869*/         OPC_RecordChild5, // #4 = $dmask
/*28870*/         OPC_RecordChild6, // #5 = $unorm
/*28871*/         OPC_RecordChild7, // #6 = $glc
/*28872*/         OPC_MoveChild, 8,
/*28874*/         OPC_RecordNode, // #7 = $slc
/*28875*/         OPC_MoveParent,
/*28876*/         OPC_MoveChild, 9,
/*28878*/         OPC_RecordNode, // #8 = $lwe
/*28879*/         OPC_MoveParent,
/*28880*/         OPC_MoveChild, 10,
/*28882*/         OPC_RecordNode, // #9 = $da
/*28883*/         OPC_MoveParent,
/*28884*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28929
/*28887*/           OPC_EmitMergeInputChains1_0,
/*28888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28900*/           OPC_EmitInteger, MVT::i1, 0, 
/*28903*/           OPC_EmitInteger, MVT::i1, 0, 
/*28906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28929*/         /*SwitchType*/ 42, MVT::v2f32,// ->28973
/*28931*/           OPC_EmitMergeInputChains1_0,
/*28932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28944*/           OPC_EmitInteger, MVT::i1, 0, 
/*28947*/           OPC_EmitInteger, MVT::i1, 0, 
/*28950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28973*/         /*SwitchType*/ 42, MVT::v4f32,// ->29017
/*28975*/           OPC_EmitMergeInputChains1_0,
/*28976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28988*/           OPC_EmitInteger, MVT::i1, 0, 
/*28991*/           OPC_EmitInteger, MVT::i1, 0, 
/*28994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29017*/         0, // EndSwitchType
/*29018*/       0, /*End of Scope*/
/*29019*/     /*Scope*/ 60|128,3/*444*/, /*->29465*/
/*29021*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*29024*/       OPC_RecordChild2, // #1 = $addr
/*29025*/       OPC_Scope, 16|128,1/*144*/, /*->29172*/ // 3 children in Scope
/*29028*/         OPC_CheckChild2Type, MVT::i32,
/*29030*/         OPC_RecordChild3, // #2 = $rsrc
/*29031*/         OPC_CheckChild3Type, MVT::v8i32,
/*29033*/         OPC_RecordChild4, // #3 = $dmask
/*29034*/         OPC_RecordChild5, // #4 = $glc
/*29035*/         OPC_RecordChild6, // #5 = $slc
/*29036*/         OPC_RecordChild7, // #6 = $lwe
/*29037*/         OPC_MoveChild, 8,
/*29039*/         OPC_RecordNode, // #7 = $da
/*29040*/         OPC_MoveParent,
/*29041*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29085
/*29044*/           OPC_EmitMergeInputChains1_0,
/*29045*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29048*/           OPC_EmitInteger, MVT::i1, 1, 
/*29051*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29057*/           OPC_EmitInteger, MVT::i1, 0, 
/*29060*/           OPC_EmitInteger, MVT::i1, 0, 
/*29063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29085*/         /*SwitchType*/ 41, MVT::v2f32,// ->29128
/*29087*/           OPC_EmitMergeInputChains1_0,
/*29088*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29091*/           OPC_EmitInteger, MVT::i1, 1, 
/*29094*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29100*/           OPC_EmitInteger, MVT::i1, 0, 
/*29103*/           OPC_EmitInteger, MVT::i1, 0, 
/*29106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29128*/         /*SwitchType*/ 41, MVT::v4f32,// ->29171
/*29130*/           OPC_EmitMergeInputChains1_0,
/*29131*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29134*/           OPC_EmitInteger, MVT::i1, 1, 
/*29137*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29143*/           OPC_EmitInteger, MVT::i1, 0, 
/*29146*/           OPC_EmitInteger, MVT::i1, 0, 
/*29149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29171*/         0, // EndSwitchType
/*29172*/       /*Scope*/ 16|128,1/*144*/, /*->29318*/
/*29174*/         OPC_CheckChild2Type, MVT::v2i32,
/*29176*/         OPC_RecordChild3, // #2 = $rsrc
/*29177*/         OPC_CheckChild3Type, MVT::v8i32,
/*29179*/         OPC_RecordChild4, // #3 = $dmask
/*29180*/         OPC_RecordChild5, // #4 = $glc
/*29181*/         OPC_RecordChild6, // #5 = $slc
/*29182*/         OPC_RecordChild7, // #6 = $lwe
/*29183*/         OPC_MoveChild, 8,
/*29185*/         OPC_RecordNode, // #7 = $da
/*29186*/         OPC_MoveParent,
/*29187*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29231
/*29190*/           OPC_EmitMergeInputChains1_0,
/*29191*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29194*/           OPC_EmitInteger, MVT::i1, 1, 
/*29197*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29203*/           OPC_EmitInteger, MVT::i1, 0, 
/*29206*/           OPC_EmitInteger, MVT::i1, 0, 
/*29209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29231*/         /*SwitchType*/ 41, MVT::v2f32,// ->29274
/*29233*/           OPC_EmitMergeInputChains1_0,
/*29234*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29237*/           OPC_EmitInteger, MVT::i1, 1, 
/*29240*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29246*/           OPC_EmitInteger, MVT::i1, 0, 
/*29249*/           OPC_EmitInteger, MVT::i1, 0, 
/*29252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29274*/         /*SwitchType*/ 41, MVT::v4f32,// ->29317
/*29276*/           OPC_EmitMergeInputChains1_0,
/*29277*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29280*/           OPC_EmitInteger, MVT::i1, 1, 
/*29283*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29289*/           OPC_EmitInteger, MVT::i1, 0, 
/*29292*/           OPC_EmitInteger, MVT::i1, 0, 
/*29295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29317*/         0, // EndSwitchType
/*29318*/       /*Scope*/ 16|128,1/*144*/, /*->29464*/
/*29320*/         OPC_CheckChild2Type, MVT::v4i32,
/*29322*/         OPC_RecordChild3, // #2 = $rsrc
/*29323*/         OPC_CheckChild3Type, MVT::v8i32,
/*29325*/         OPC_RecordChild4, // #3 = $dmask
/*29326*/         OPC_RecordChild5, // #4 = $glc
/*29327*/         OPC_RecordChild6, // #5 = $slc
/*29328*/         OPC_RecordChild7, // #6 = $lwe
/*29329*/         OPC_MoveChild, 8,
/*29331*/         OPC_RecordNode, // #7 = $da
/*29332*/         OPC_MoveParent,
/*29333*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29377
/*29336*/           OPC_EmitMergeInputChains1_0,
/*29337*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29340*/           OPC_EmitInteger, MVT::i1, 1, 
/*29343*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29349*/           OPC_EmitInteger, MVT::i1, 0, 
/*29352*/           OPC_EmitInteger, MVT::i1, 0, 
/*29355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29377*/         /*SwitchType*/ 41, MVT::v2f32,// ->29420
/*29379*/           OPC_EmitMergeInputChains1_0,
/*29380*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29383*/           OPC_EmitInteger, MVT::i1, 1, 
/*29386*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29392*/           OPC_EmitInteger, MVT::i1, 0, 
/*29395*/           OPC_EmitInteger, MVT::i1, 0, 
/*29398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29420*/         /*SwitchType*/ 41, MVT::v4f32,// ->29463
/*29422*/           OPC_EmitMergeInputChains1_0,
/*29423*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29426*/           OPC_EmitInteger, MVT::i1, 1, 
/*29429*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29435*/           OPC_EmitInteger, MVT::i1, 0, 
/*29438*/           OPC_EmitInteger, MVT::i1, 0, 
/*29441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29463*/         0, // EndSwitchType
/*29464*/       0, /*End of Scope*/
/*29465*/     /*Scope*/ 60|128,3/*444*/, /*->29911*/
/*29467*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*29470*/       OPC_RecordChild2, // #1 = $addr
/*29471*/       OPC_Scope, 16|128,1/*144*/, /*->29618*/ // 3 children in Scope
/*29474*/         OPC_CheckChild2Type, MVT::i32,
/*29476*/         OPC_RecordChild3, // #2 = $rsrc
/*29477*/         OPC_CheckChild3Type, MVT::v8i32,
/*29479*/         OPC_RecordChild4, // #3 = $dmask
/*29480*/         OPC_RecordChild5, // #4 = $glc
/*29481*/         OPC_RecordChild6, // #5 = $slc
/*29482*/         OPC_RecordChild7, // #6 = $lwe
/*29483*/         OPC_MoveChild, 8,
/*29485*/         OPC_RecordNode, // #7 = $da
/*29486*/         OPC_MoveParent,
/*29487*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29531
/*29490*/           OPC_EmitMergeInputChains1_0,
/*29491*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29494*/           OPC_EmitInteger, MVT::i1, 1, 
/*29497*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29503*/           OPC_EmitInteger, MVT::i1, 0, 
/*29506*/           OPC_EmitInteger, MVT::i1, 0, 
/*29509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29531*/         /*SwitchType*/ 41, MVT::v2f32,// ->29574
/*29533*/           OPC_EmitMergeInputChains1_0,
/*29534*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29537*/           OPC_EmitInteger, MVT::i1, 1, 
/*29540*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29546*/           OPC_EmitInteger, MVT::i1, 0, 
/*29549*/           OPC_EmitInteger, MVT::i1, 0, 
/*29552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29574*/         /*SwitchType*/ 41, MVT::v4f32,// ->29617
/*29576*/           OPC_EmitMergeInputChains1_0,
/*29577*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29580*/           OPC_EmitInteger, MVT::i1, 1, 
/*29583*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29589*/           OPC_EmitInteger, MVT::i1, 0, 
/*29592*/           OPC_EmitInteger, MVT::i1, 0, 
/*29595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29617*/         0, // EndSwitchType
/*29618*/       /*Scope*/ 16|128,1/*144*/, /*->29764*/
/*29620*/         OPC_CheckChild2Type, MVT::v2i32,
/*29622*/         OPC_RecordChild3, // #2 = $rsrc
/*29623*/         OPC_CheckChild3Type, MVT::v8i32,
/*29625*/         OPC_RecordChild4, // #3 = $dmask
/*29626*/         OPC_RecordChild5, // #4 = $glc
/*29627*/         OPC_RecordChild6, // #5 = $slc
/*29628*/         OPC_RecordChild7, // #6 = $lwe
/*29629*/         OPC_MoveChild, 8,
/*29631*/         OPC_RecordNode, // #7 = $da
/*29632*/         OPC_MoveParent,
/*29633*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29677
/*29636*/           OPC_EmitMergeInputChains1_0,
/*29637*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29640*/           OPC_EmitInteger, MVT::i1, 1, 
/*29643*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29649*/           OPC_EmitInteger, MVT::i1, 0, 
/*29652*/           OPC_EmitInteger, MVT::i1, 0, 
/*29655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29677*/         /*SwitchType*/ 41, MVT::v2f32,// ->29720
/*29679*/           OPC_EmitMergeInputChains1_0,
/*29680*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29683*/           OPC_EmitInteger, MVT::i1, 1, 
/*29686*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29692*/           OPC_EmitInteger, MVT::i1, 0, 
/*29695*/           OPC_EmitInteger, MVT::i1, 0, 
/*29698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29720*/         /*SwitchType*/ 41, MVT::v4f32,// ->29763
/*29722*/           OPC_EmitMergeInputChains1_0,
/*29723*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29726*/           OPC_EmitInteger, MVT::i1, 1, 
/*29729*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29735*/           OPC_EmitInteger, MVT::i1, 0, 
/*29738*/           OPC_EmitInteger, MVT::i1, 0, 
/*29741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29763*/         0, // EndSwitchType
/*29764*/       /*Scope*/ 16|128,1/*144*/, /*->29910*/
/*29766*/         OPC_CheckChild2Type, MVT::v4i32,
/*29768*/         OPC_RecordChild3, // #2 = $rsrc
/*29769*/         OPC_CheckChild3Type, MVT::v8i32,
/*29771*/         OPC_RecordChild4, // #3 = $dmask
/*29772*/         OPC_RecordChild5, // #4 = $glc
/*29773*/         OPC_RecordChild6, // #5 = $slc
/*29774*/         OPC_RecordChild7, // #6 = $lwe
/*29775*/         OPC_MoveChild, 8,
/*29777*/         OPC_RecordNode, // #7 = $da
/*29778*/         OPC_MoveParent,
/*29779*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29823
/*29782*/           OPC_EmitMergeInputChains1_0,
/*29783*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29786*/           OPC_EmitInteger, MVT::i1, 1, 
/*29789*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29795*/           OPC_EmitInteger, MVT::i1, 0, 
/*29798*/           OPC_EmitInteger, MVT::i1, 0, 
/*29801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29823*/         /*SwitchType*/ 41, MVT::v2f32,// ->29866
/*29825*/           OPC_EmitMergeInputChains1_0,
/*29826*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29829*/           OPC_EmitInteger, MVT::i1, 1, 
/*29832*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29838*/           OPC_EmitInteger, MVT::i1, 0, 
/*29841*/           OPC_EmitInteger, MVT::i1, 0, 
/*29844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29866*/         /*SwitchType*/ 41, MVT::v4f32,// ->29909
/*29868*/           OPC_EmitMergeInputChains1_0,
/*29869*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29872*/           OPC_EmitInteger, MVT::i1, 1, 
/*29875*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29881*/           OPC_EmitInteger, MVT::i1, 0, 
/*29884*/           OPC_EmitInteger, MVT::i1, 0, 
/*29887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29909*/         0, // EndSwitchType
/*29910*/       0, /*End of Scope*/
/*29911*/     /*Scope*/ 60|128,3/*444*/, /*->30357*/
/*29913*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*29916*/       OPC_RecordChild2, // #1 = $addr
/*29917*/       OPC_Scope, 16|128,1/*144*/, /*->30064*/ // 3 children in Scope
/*29920*/         OPC_CheckChild2Type, MVT::i32,
/*29922*/         OPC_RecordChild3, // #2 = $rsrc
/*29923*/         OPC_CheckChild3Type, MVT::v8i32,
/*29925*/         OPC_RecordChild4, // #3 = $dmask
/*29926*/         OPC_RecordChild5, // #4 = $glc
/*29927*/         OPC_RecordChild6, // #5 = $slc
/*29928*/         OPC_RecordChild7, // #6 = $lwe
/*29929*/         OPC_MoveChild, 8,
/*29931*/         OPC_RecordNode, // #7 = $da
/*29932*/         OPC_MoveParent,
/*29933*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29977
/*29936*/           OPC_EmitMergeInputChains1_0,
/*29937*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29940*/           OPC_EmitInteger, MVT::i1, 1, 
/*29943*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29949*/           OPC_EmitInteger, MVT::i1, 0, 
/*29952*/           OPC_EmitInteger, MVT::i1, 0, 
/*29955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29977*/         /*SwitchType*/ 41, MVT::v2f32,// ->30020
/*29979*/           OPC_EmitMergeInputChains1_0,
/*29980*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29983*/           OPC_EmitInteger, MVT::i1, 1, 
/*29986*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29992*/           OPC_EmitInteger, MVT::i1, 0, 
/*29995*/           OPC_EmitInteger, MVT::i1, 0, 
/*29998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30020*/         /*SwitchType*/ 41, MVT::v4f32,// ->30063
/*30022*/           OPC_EmitMergeInputChains1_0,
/*30023*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30026*/           OPC_EmitInteger, MVT::i1, 1, 
/*30029*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30035*/           OPC_EmitInteger, MVT::i1, 0, 
/*30038*/           OPC_EmitInteger, MVT::i1, 0, 
/*30041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30063*/         0, // EndSwitchType
/*30064*/       /*Scope*/ 16|128,1/*144*/, /*->30210*/
/*30066*/         OPC_CheckChild2Type, MVT::v2i32,
/*30068*/         OPC_RecordChild3, // #2 = $rsrc
/*30069*/         OPC_CheckChild3Type, MVT::v8i32,
/*30071*/         OPC_RecordChild4, // #3 = $dmask
/*30072*/         OPC_RecordChild5, // #4 = $glc
/*30073*/         OPC_RecordChild6, // #5 = $slc
/*30074*/         OPC_RecordChild7, // #6 = $lwe
/*30075*/         OPC_MoveChild, 8,
/*30077*/         OPC_RecordNode, // #7 = $da
/*30078*/         OPC_MoveParent,
/*30079*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30123
/*30082*/           OPC_EmitMergeInputChains1_0,
/*30083*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30086*/           OPC_EmitInteger, MVT::i1, 1, 
/*30089*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30095*/           OPC_EmitInteger, MVT::i1, 0, 
/*30098*/           OPC_EmitInteger, MVT::i1, 0, 
/*30101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30123*/         /*SwitchType*/ 41, MVT::v2f32,// ->30166
/*30125*/           OPC_EmitMergeInputChains1_0,
/*30126*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30129*/           OPC_EmitInteger, MVT::i1, 1, 
/*30132*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30138*/           OPC_EmitInteger, MVT::i1, 0, 
/*30141*/           OPC_EmitInteger, MVT::i1, 0, 
/*30144*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30147*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30166*/         /*SwitchType*/ 41, MVT::v4f32,// ->30209
/*30168*/           OPC_EmitMergeInputChains1_0,
/*30169*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30172*/           OPC_EmitInteger, MVT::i1, 1, 
/*30175*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30178*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30181*/           OPC_EmitInteger, MVT::i1, 0, 
/*30184*/           OPC_EmitInteger, MVT::i1, 0, 
/*30187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30209*/         0, // EndSwitchType
/*30210*/       /*Scope*/ 16|128,1/*144*/, /*->30356*/
/*30212*/         OPC_CheckChild2Type, MVT::v4i32,
/*30214*/         OPC_RecordChild3, // #2 = $rsrc
/*30215*/         OPC_CheckChild3Type, MVT::v8i32,
/*30217*/         OPC_RecordChild4, // #3 = $dmask
/*30218*/         OPC_RecordChild5, // #4 = $glc
/*30219*/         OPC_RecordChild6, // #5 = $slc
/*30220*/         OPC_RecordChild7, // #6 = $lwe
/*30221*/         OPC_MoveChild, 8,
/*30223*/         OPC_RecordNode, // #7 = $da
/*30224*/         OPC_MoveParent,
/*30225*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30269
/*30228*/           OPC_EmitMergeInputChains1_0,
/*30229*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30232*/           OPC_EmitInteger, MVT::i1, 1, 
/*30235*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30241*/           OPC_EmitInteger, MVT::i1, 0, 
/*30244*/           OPC_EmitInteger, MVT::i1, 0, 
/*30247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30269*/         /*SwitchType*/ 41, MVT::v2f32,// ->30312
/*30271*/           OPC_EmitMergeInputChains1_0,
/*30272*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30275*/           OPC_EmitInteger, MVT::i1, 1, 
/*30278*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30284*/           OPC_EmitInteger, MVT::i1, 0, 
/*30287*/           OPC_EmitInteger, MVT::i1, 0, 
/*30290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30312*/         /*SwitchType*/ 41, MVT::v4f32,// ->30355
/*30314*/           OPC_EmitMergeInputChains1_0,
/*30315*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30318*/           OPC_EmitInteger, MVT::i1, 1, 
/*30321*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30327*/           OPC_EmitInteger, MVT::i1, 0, 
/*30330*/           OPC_EmitInteger, MVT::i1, 0, 
/*30333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30355*/         0, // EndSwitchType
/*30356*/       0, /*End of Scope*/
/*30357*/     /*Scope*/ 23|128,6/*791*/, /*->31150*/
/*30359*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*30362*/       OPC_RecordChild2, // #1 = $addr
/*30363*/       OPC_Scope, 27|128,1/*155*/, /*->30521*/ // 5 children in Scope
/*30366*/         OPC_CheckChild2Type, MVT::f32,
/*30368*/         OPC_RecordChild3, // #2 = $rsrc
/*30369*/         OPC_CheckChild3Type, MVT::v8i32,
/*30371*/         OPC_RecordChild4, // #3 = $sampler
/*30372*/         OPC_RecordChild5, // #4 = $dmask
/*30373*/         OPC_RecordChild6, // #5 = $unorm
/*30374*/         OPC_RecordChild7, // #6 = $glc
/*30375*/         OPC_MoveChild, 8,
/*30377*/         OPC_RecordNode, // #7 = $slc
/*30378*/         OPC_MoveParent,
/*30379*/         OPC_MoveChild, 9,
/*30381*/         OPC_RecordNode, // #8 = $lwe
/*30382*/         OPC_MoveParent,
/*30383*/         OPC_MoveChild, 10,
/*30385*/         OPC_RecordNode, // #9 = $da
/*30386*/         OPC_MoveParent,
/*30387*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30432
/*30390*/           OPC_EmitMergeInputChains1_0,
/*30391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30403*/           OPC_EmitInteger, MVT::i1, 0, 
/*30406*/           OPC_EmitInteger, MVT::i1, 0, 
/*30409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30432*/         /*SwitchType*/ 42, MVT::v2f32,// ->30476
/*30434*/           OPC_EmitMergeInputChains1_0,
/*30435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30447*/           OPC_EmitInteger, MVT::i1, 0, 
/*30450*/           OPC_EmitInteger, MVT::i1, 0, 
/*30453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30476*/         /*SwitchType*/ 42, MVT::v4f32,// ->30520
/*30478*/           OPC_EmitMergeInputChains1_0,
/*30479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30491*/           OPC_EmitInteger, MVT::i1, 0, 
/*30494*/           OPC_EmitInteger, MVT::i1, 0, 
/*30497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30520*/         0, // EndSwitchType
/*30521*/       /*Scope*/ 27|128,1/*155*/, /*->30678*/
/*30523*/         OPC_CheckChild2Type, MVT::v2f32,
/*30525*/         OPC_RecordChild3, // #2 = $rsrc
/*30526*/         OPC_CheckChild3Type, MVT::v8i32,
/*30528*/         OPC_RecordChild4, // #3 = $sampler
/*30529*/         OPC_RecordChild5, // #4 = $dmask
/*30530*/         OPC_RecordChild6, // #5 = $unorm
/*30531*/         OPC_RecordChild7, // #6 = $glc
/*30532*/         OPC_MoveChild, 8,
/*30534*/         OPC_RecordNode, // #7 = $slc
/*30535*/         OPC_MoveParent,
/*30536*/         OPC_MoveChild, 9,
/*30538*/         OPC_RecordNode, // #8 = $lwe
/*30539*/         OPC_MoveParent,
/*30540*/         OPC_MoveChild, 10,
/*30542*/         OPC_RecordNode, // #9 = $da
/*30543*/         OPC_MoveParent,
/*30544*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30589
/*30547*/           OPC_EmitMergeInputChains1_0,
/*30548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30560*/           OPC_EmitInteger, MVT::i1, 0, 
/*30563*/           OPC_EmitInteger, MVT::i1, 0, 
/*30566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30589*/         /*SwitchType*/ 42, MVT::v2f32,// ->30633
/*30591*/           OPC_EmitMergeInputChains1_0,
/*30592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30604*/           OPC_EmitInteger, MVT::i1, 0, 
/*30607*/           OPC_EmitInteger, MVT::i1, 0, 
/*30610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30633*/         /*SwitchType*/ 42, MVT::v4f32,// ->30677
/*30635*/           OPC_EmitMergeInputChains1_0,
/*30636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30648*/           OPC_EmitInteger, MVT::i1, 0, 
/*30651*/           OPC_EmitInteger, MVT::i1, 0, 
/*30654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30677*/         0, // EndSwitchType
/*30678*/       /*Scope*/ 27|128,1/*155*/, /*->30835*/
/*30680*/         OPC_CheckChild2Type, MVT::v4f32,
/*30682*/         OPC_RecordChild3, // #2 = $rsrc
/*30683*/         OPC_CheckChild3Type, MVT::v8i32,
/*30685*/         OPC_RecordChild4, // #3 = $sampler
/*30686*/         OPC_RecordChild5, // #4 = $dmask
/*30687*/         OPC_RecordChild6, // #5 = $unorm
/*30688*/         OPC_RecordChild7, // #6 = $glc
/*30689*/         OPC_MoveChild, 8,
/*30691*/         OPC_RecordNode, // #7 = $slc
/*30692*/         OPC_MoveParent,
/*30693*/         OPC_MoveChild, 9,
/*30695*/         OPC_RecordNode, // #8 = $lwe
/*30696*/         OPC_MoveParent,
/*30697*/         OPC_MoveChild, 10,
/*30699*/         OPC_RecordNode, // #9 = $da
/*30700*/         OPC_MoveParent,
/*30701*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30746
/*30704*/           OPC_EmitMergeInputChains1_0,
/*30705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30717*/           OPC_EmitInteger, MVT::i1, 0, 
/*30720*/           OPC_EmitInteger, MVT::i1, 0, 
/*30723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30746*/         /*SwitchType*/ 42, MVT::v2f32,// ->30790
/*30748*/           OPC_EmitMergeInputChains1_0,
/*30749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30761*/           OPC_EmitInteger, MVT::i1, 0, 
/*30764*/           OPC_EmitInteger, MVT::i1, 0, 
/*30767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30790*/         /*SwitchType*/ 42, MVT::v4f32,// ->30834
/*30792*/           OPC_EmitMergeInputChains1_0,
/*30793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30805*/           OPC_EmitInteger, MVT::i1, 0, 
/*30808*/           OPC_EmitInteger, MVT::i1, 0, 
/*30811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30834*/         0, // EndSwitchType
/*30835*/       /*Scope*/ 27|128,1/*155*/, /*->30992*/
/*30837*/         OPC_CheckChild2Type, MVT::v8f32,
/*30839*/         OPC_RecordChild3, // #2 = $rsrc
/*30840*/         OPC_CheckChild3Type, MVT::v8i32,
/*30842*/         OPC_RecordChild4, // #3 = $sampler
/*30843*/         OPC_RecordChild5, // #4 = $dmask
/*30844*/         OPC_RecordChild6, // #5 = $unorm
/*30845*/         OPC_RecordChild7, // #6 = $glc
/*30846*/         OPC_MoveChild, 8,
/*30848*/         OPC_RecordNode, // #7 = $slc
/*30849*/         OPC_MoveParent,
/*30850*/         OPC_MoveChild, 9,
/*30852*/         OPC_RecordNode, // #8 = $lwe
/*30853*/         OPC_MoveParent,
/*30854*/         OPC_MoveChild, 10,
/*30856*/         OPC_RecordNode, // #9 = $da
/*30857*/         OPC_MoveParent,
/*30858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30903
/*30861*/           OPC_EmitMergeInputChains1_0,
/*30862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30874*/           OPC_EmitInteger, MVT::i1, 0, 
/*30877*/           OPC_EmitInteger, MVT::i1, 0, 
/*30880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30903*/         /*SwitchType*/ 42, MVT::v2f32,// ->30947
/*30905*/           OPC_EmitMergeInputChains1_0,
/*30906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30918*/           OPC_EmitInteger, MVT::i1, 0, 
/*30921*/           OPC_EmitInteger, MVT::i1, 0, 
/*30924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30947*/         /*SwitchType*/ 42, MVT::v4f32,// ->30991
/*30949*/           OPC_EmitMergeInputChains1_0,
/*30950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30962*/           OPC_EmitInteger, MVT::i1, 0, 
/*30965*/           OPC_EmitInteger, MVT::i1, 0, 
/*30968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30991*/         0, // EndSwitchType
/*30992*/       /*Scope*/ 27|128,1/*155*/, /*->31149*/
/*30994*/         OPC_CheckChild2Type, MVT::v16f32,
/*30996*/         OPC_RecordChild3, // #2 = $rsrc
/*30997*/         OPC_CheckChild3Type, MVT::v8i32,
/*30999*/         OPC_RecordChild4, // #3 = $sampler
/*31000*/         OPC_RecordChild5, // #4 = $dmask
/*31001*/         OPC_RecordChild6, // #5 = $unorm
/*31002*/         OPC_RecordChild7, // #6 = $glc
/*31003*/         OPC_MoveChild, 8,
/*31005*/         OPC_RecordNode, // #7 = $slc
/*31006*/         OPC_MoveParent,
/*31007*/         OPC_MoveChild, 9,
/*31009*/         OPC_RecordNode, // #8 = $lwe
/*31010*/         OPC_MoveParent,
/*31011*/         OPC_MoveChild, 10,
/*31013*/         OPC_RecordNode, // #9 = $da
/*31014*/         OPC_MoveParent,
/*31015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31060
/*31018*/           OPC_EmitMergeInputChains1_0,
/*31019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31031*/           OPC_EmitInteger, MVT::i1, 0, 
/*31034*/           OPC_EmitInteger, MVT::i1, 0, 
/*31037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31060*/         /*SwitchType*/ 42, MVT::v2f32,// ->31104
/*31062*/           OPC_EmitMergeInputChains1_0,
/*31063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31075*/           OPC_EmitInteger, MVT::i1, 0, 
/*31078*/           OPC_EmitInteger, MVT::i1, 0, 
/*31081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31104*/         /*SwitchType*/ 42, MVT::v4f32,// ->31148
/*31106*/           OPC_EmitMergeInputChains1_0,
/*31107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31119*/           OPC_EmitInteger, MVT::i1, 0, 
/*31122*/           OPC_EmitInteger, MVT::i1, 0, 
/*31125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31148*/         0, // EndSwitchType
/*31149*/       0, /*End of Scope*/
/*31150*/     /*Scope*/ 23|128,6/*791*/, /*->31943*/
/*31152*/       OPC_CheckChild1Integer, 98|128,3/*482*/, 
/*31155*/       OPC_RecordChild2, // #1 = $addr
/*31156*/       OPC_Scope, 27|128,1/*155*/, /*->31314*/ // 5 children in Scope
/*31159*/         OPC_CheckChild2Type, MVT::f32,
/*31161*/         OPC_RecordChild3, // #2 = $rsrc
/*31162*/         OPC_CheckChild3Type, MVT::v8i32,
/*31164*/         OPC_RecordChild4, // #3 = $sampler
/*31165*/         OPC_RecordChild5, // #4 = $dmask
/*31166*/         OPC_RecordChild6, // #5 = $unorm
/*31167*/         OPC_RecordChild7, // #6 = $glc
/*31168*/         OPC_MoveChild, 8,
/*31170*/         OPC_RecordNode, // #7 = $slc
/*31171*/         OPC_MoveParent,
/*31172*/         OPC_MoveChild, 9,
/*31174*/         OPC_RecordNode, // #8 = $lwe
/*31175*/         OPC_MoveParent,
/*31176*/         OPC_MoveChild, 10,
/*31178*/         OPC_RecordNode, // #9 = $da
/*31179*/         OPC_MoveParent,
/*31180*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31225
/*31183*/           OPC_EmitMergeInputChains1_0,
/*31184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31196*/           OPC_EmitInteger, MVT::i1, 0, 
/*31199*/           OPC_EmitInteger, MVT::i1, 0, 
/*31202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31225*/         /*SwitchType*/ 42, MVT::v2f32,// ->31269
/*31227*/           OPC_EmitMergeInputChains1_0,
/*31228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31240*/           OPC_EmitInteger, MVT::i1, 0, 
/*31243*/           OPC_EmitInteger, MVT::i1, 0, 
/*31246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31269*/         /*SwitchType*/ 42, MVT::v4f32,// ->31313
/*31271*/           OPC_EmitMergeInputChains1_0,
/*31272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31284*/           OPC_EmitInteger, MVT::i1, 0, 
/*31287*/           OPC_EmitInteger, MVT::i1, 0, 
/*31290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31313*/         0, // EndSwitchType
/*31314*/       /*Scope*/ 27|128,1/*155*/, /*->31471*/
/*31316*/         OPC_CheckChild2Type, MVT::v2f32,
/*31318*/         OPC_RecordChild3, // #2 = $rsrc
/*31319*/         OPC_CheckChild3Type, MVT::v8i32,
/*31321*/         OPC_RecordChild4, // #3 = $sampler
/*31322*/         OPC_RecordChild5, // #4 = $dmask
/*31323*/         OPC_RecordChild6, // #5 = $unorm
/*31324*/         OPC_RecordChild7, // #6 = $glc
/*31325*/         OPC_MoveChild, 8,
/*31327*/         OPC_RecordNode, // #7 = $slc
/*31328*/         OPC_MoveParent,
/*31329*/         OPC_MoveChild, 9,
/*31331*/         OPC_RecordNode, // #8 = $lwe
/*31332*/         OPC_MoveParent,
/*31333*/         OPC_MoveChild, 10,
/*31335*/         OPC_RecordNode, // #9 = $da
/*31336*/         OPC_MoveParent,
/*31337*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31382
/*31340*/           OPC_EmitMergeInputChains1_0,
/*31341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31353*/           OPC_EmitInteger, MVT::i1, 0, 
/*31356*/           OPC_EmitInteger, MVT::i1, 0, 
/*31359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31382*/         /*SwitchType*/ 42, MVT::v2f32,// ->31426
/*31384*/           OPC_EmitMergeInputChains1_0,
/*31385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31397*/           OPC_EmitInteger, MVT::i1, 0, 
/*31400*/           OPC_EmitInteger, MVT::i1, 0, 
/*31403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31426*/         /*SwitchType*/ 42, MVT::v4f32,// ->31470
/*31428*/           OPC_EmitMergeInputChains1_0,
/*31429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31441*/           OPC_EmitInteger, MVT::i1, 0, 
/*31444*/           OPC_EmitInteger, MVT::i1, 0, 
/*31447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31470*/         0, // EndSwitchType
/*31471*/       /*Scope*/ 27|128,1/*155*/, /*->31628*/
/*31473*/         OPC_CheckChild2Type, MVT::v4f32,
/*31475*/         OPC_RecordChild3, // #2 = $rsrc
/*31476*/         OPC_CheckChild3Type, MVT::v8i32,
/*31478*/         OPC_RecordChild4, // #3 = $sampler
/*31479*/         OPC_RecordChild5, // #4 = $dmask
/*31480*/         OPC_RecordChild6, // #5 = $unorm
/*31481*/         OPC_RecordChild7, // #6 = $glc
/*31482*/         OPC_MoveChild, 8,
/*31484*/         OPC_RecordNode, // #7 = $slc
/*31485*/         OPC_MoveParent,
/*31486*/         OPC_MoveChild, 9,
/*31488*/         OPC_RecordNode, // #8 = $lwe
/*31489*/         OPC_MoveParent,
/*31490*/         OPC_MoveChild, 10,
/*31492*/         OPC_RecordNode, // #9 = $da
/*31493*/         OPC_MoveParent,
/*31494*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31539
/*31497*/           OPC_EmitMergeInputChains1_0,
/*31498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31510*/           OPC_EmitInteger, MVT::i1, 0, 
/*31513*/           OPC_EmitInteger, MVT::i1, 0, 
/*31516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31539*/         /*SwitchType*/ 42, MVT::v2f32,// ->31583
/*31541*/           OPC_EmitMergeInputChains1_0,
/*31542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31554*/           OPC_EmitInteger, MVT::i1, 0, 
/*31557*/           OPC_EmitInteger, MVT::i1, 0, 
/*31560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31583*/         /*SwitchType*/ 42, MVT::v4f32,// ->31627
/*31585*/           OPC_EmitMergeInputChains1_0,
/*31586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31598*/           OPC_EmitInteger, MVT::i1, 0, 
/*31601*/           OPC_EmitInteger, MVT::i1, 0, 
/*31604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31627*/         0, // EndSwitchType
/*31628*/       /*Scope*/ 27|128,1/*155*/, /*->31785*/
/*31630*/         OPC_CheckChild2Type, MVT::v8f32,
/*31632*/         OPC_RecordChild3, // #2 = $rsrc
/*31633*/         OPC_CheckChild3Type, MVT::v8i32,
/*31635*/         OPC_RecordChild4, // #3 = $sampler
/*31636*/         OPC_RecordChild5, // #4 = $dmask
/*31637*/         OPC_RecordChild6, // #5 = $unorm
/*31638*/         OPC_RecordChild7, // #6 = $glc
/*31639*/         OPC_MoveChild, 8,
/*31641*/         OPC_RecordNode, // #7 = $slc
/*31642*/         OPC_MoveParent,
/*31643*/         OPC_MoveChild, 9,
/*31645*/         OPC_RecordNode, // #8 = $lwe
/*31646*/         OPC_MoveParent,
/*31647*/         OPC_MoveChild, 10,
/*31649*/         OPC_RecordNode, // #9 = $da
/*31650*/         OPC_MoveParent,
/*31651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31696
/*31654*/           OPC_EmitMergeInputChains1_0,
/*31655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31667*/           OPC_EmitInteger, MVT::i1, 0, 
/*31670*/           OPC_EmitInteger, MVT::i1, 0, 
/*31673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31696*/         /*SwitchType*/ 42, MVT::v2f32,// ->31740
/*31698*/           OPC_EmitMergeInputChains1_0,
/*31699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31711*/           OPC_EmitInteger, MVT::i1, 0, 
/*31714*/           OPC_EmitInteger, MVT::i1, 0, 
/*31717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31740*/         /*SwitchType*/ 42, MVT::v4f32,// ->31784
/*31742*/           OPC_EmitMergeInputChains1_0,
/*31743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31755*/           OPC_EmitInteger, MVT::i1, 0, 
/*31758*/           OPC_EmitInteger, MVT::i1, 0, 
/*31761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31784*/         0, // EndSwitchType
/*31785*/       /*Scope*/ 27|128,1/*155*/, /*->31942*/
/*31787*/         OPC_CheckChild2Type, MVT::v16f32,
/*31789*/         OPC_RecordChild3, // #2 = $rsrc
/*31790*/         OPC_CheckChild3Type, MVT::v8i32,
/*31792*/         OPC_RecordChild4, // #3 = $sampler
/*31793*/         OPC_RecordChild5, // #4 = $dmask
/*31794*/         OPC_RecordChild6, // #5 = $unorm
/*31795*/         OPC_RecordChild7, // #6 = $glc
/*31796*/         OPC_MoveChild, 8,
/*31798*/         OPC_RecordNode, // #7 = $slc
/*31799*/         OPC_MoveParent,
/*31800*/         OPC_MoveChild, 9,
/*31802*/         OPC_RecordNode, // #8 = $lwe
/*31803*/         OPC_MoveParent,
/*31804*/         OPC_MoveChild, 10,
/*31806*/         OPC_RecordNode, // #9 = $da
/*31807*/         OPC_MoveParent,
/*31808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31853
/*31811*/           OPC_EmitMergeInputChains1_0,
/*31812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31824*/           OPC_EmitInteger, MVT::i1, 0, 
/*31827*/           OPC_EmitInteger, MVT::i1, 0, 
/*31830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31853*/         /*SwitchType*/ 42, MVT::v2f32,// ->31897
/*31855*/           OPC_EmitMergeInputChains1_0,
/*31856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31868*/           OPC_EmitInteger, MVT::i1, 0, 
/*31871*/           OPC_EmitInteger, MVT::i1, 0, 
/*31874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31897*/         /*SwitchType*/ 42, MVT::v4f32,// ->31941
/*31899*/           OPC_EmitMergeInputChains1_0,
/*31900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31912*/           OPC_EmitInteger, MVT::i1, 0, 
/*31915*/           OPC_EmitInteger, MVT::i1, 0, 
/*31918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31941*/         0, // EndSwitchType
/*31942*/       0, /*End of Scope*/
/*31943*/     /*Scope*/ 23|128,6/*791*/, /*->32736*/
/*31945*/       OPC_CheckChild1Integer, 100|128,3/*484*/, 
/*31948*/       OPC_RecordChild2, // #1 = $addr
/*31949*/       OPC_Scope, 27|128,1/*155*/, /*->32107*/ // 5 children in Scope
/*31952*/         OPC_CheckChild2Type, MVT::f32,
/*31954*/         OPC_RecordChild3, // #2 = $rsrc
/*31955*/         OPC_CheckChild3Type, MVT::v8i32,
/*31957*/         OPC_RecordChild4, // #3 = $sampler
/*31958*/         OPC_RecordChild5, // #4 = $dmask
/*31959*/         OPC_RecordChild6, // #5 = $unorm
/*31960*/         OPC_RecordChild7, // #6 = $glc
/*31961*/         OPC_MoveChild, 8,
/*31963*/         OPC_RecordNode, // #7 = $slc
/*31964*/         OPC_MoveParent,
/*31965*/         OPC_MoveChild, 9,
/*31967*/         OPC_RecordNode, // #8 = $lwe
/*31968*/         OPC_MoveParent,
/*31969*/         OPC_MoveChild, 10,
/*31971*/         OPC_RecordNode, // #9 = $da
/*31972*/         OPC_MoveParent,
/*31973*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32018
/*31976*/           OPC_EmitMergeInputChains1_0,
/*31977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31989*/           OPC_EmitInteger, MVT::i1, 0, 
/*31992*/           OPC_EmitInteger, MVT::i1, 0, 
/*31995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32018*/         /*SwitchType*/ 42, MVT::v2f32,// ->32062
/*32020*/           OPC_EmitMergeInputChains1_0,
/*32021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32033*/           OPC_EmitInteger, MVT::i1, 0, 
/*32036*/           OPC_EmitInteger, MVT::i1, 0, 
/*32039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32062*/         /*SwitchType*/ 42, MVT::v4f32,// ->32106
/*32064*/           OPC_EmitMergeInputChains1_0,
/*32065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32077*/           OPC_EmitInteger, MVT::i1, 0, 
/*32080*/           OPC_EmitInteger, MVT::i1, 0, 
/*32083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32106*/         0, // EndSwitchType
/*32107*/       /*Scope*/ 27|128,1/*155*/, /*->32264*/
/*32109*/         OPC_CheckChild2Type, MVT::v2f32,
/*32111*/         OPC_RecordChild3, // #2 = $rsrc
/*32112*/         OPC_CheckChild3Type, MVT::v8i32,
/*32114*/         OPC_RecordChild4, // #3 = $sampler
/*32115*/         OPC_RecordChild5, // #4 = $dmask
/*32116*/         OPC_RecordChild6, // #5 = $unorm
/*32117*/         OPC_RecordChild7, // #6 = $glc
/*32118*/         OPC_MoveChild, 8,
/*32120*/         OPC_RecordNode, // #7 = $slc
/*32121*/         OPC_MoveParent,
/*32122*/         OPC_MoveChild, 9,
/*32124*/         OPC_RecordNode, // #8 = $lwe
/*32125*/         OPC_MoveParent,
/*32126*/         OPC_MoveChild, 10,
/*32128*/         OPC_RecordNode, // #9 = $da
/*32129*/         OPC_MoveParent,
/*32130*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32175
/*32133*/           OPC_EmitMergeInputChains1_0,
/*32134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32146*/           OPC_EmitInteger, MVT::i1, 0, 
/*32149*/           OPC_EmitInteger, MVT::i1, 0, 
/*32152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32175*/         /*SwitchType*/ 42, MVT::v2f32,// ->32219
/*32177*/           OPC_EmitMergeInputChains1_0,
/*32178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32190*/           OPC_EmitInteger, MVT::i1, 0, 
/*32193*/           OPC_EmitInteger, MVT::i1, 0, 
/*32196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32219*/         /*SwitchType*/ 42, MVT::v4f32,// ->32263
/*32221*/           OPC_EmitMergeInputChains1_0,
/*32222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32234*/           OPC_EmitInteger, MVT::i1, 0, 
/*32237*/           OPC_EmitInteger, MVT::i1, 0, 
/*32240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32263*/         0, // EndSwitchType
/*32264*/       /*Scope*/ 27|128,1/*155*/, /*->32421*/
/*32266*/         OPC_CheckChild2Type, MVT::v4f32,
/*32268*/         OPC_RecordChild3, // #2 = $rsrc
/*32269*/         OPC_CheckChild3Type, MVT::v8i32,
/*32271*/         OPC_RecordChild4, // #3 = $sampler
/*32272*/         OPC_RecordChild5, // #4 = $dmask
/*32273*/         OPC_RecordChild6, // #5 = $unorm
/*32274*/         OPC_RecordChild7, // #6 = $glc
/*32275*/         OPC_MoveChild, 8,
/*32277*/         OPC_RecordNode, // #7 = $slc
/*32278*/         OPC_MoveParent,
/*32279*/         OPC_MoveChild, 9,
/*32281*/         OPC_RecordNode, // #8 = $lwe
/*32282*/         OPC_MoveParent,
/*32283*/         OPC_MoveChild, 10,
/*32285*/         OPC_RecordNode, // #9 = $da
/*32286*/         OPC_MoveParent,
/*32287*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32332
/*32290*/           OPC_EmitMergeInputChains1_0,
/*32291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32303*/           OPC_EmitInteger, MVT::i1, 0, 
/*32306*/           OPC_EmitInteger, MVT::i1, 0, 
/*32309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32332*/         /*SwitchType*/ 42, MVT::v2f32,// ->32376
/*32334*/           OPC_EmitMergeInputChains1_0,
/*32335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32347*/           OPC_EmitInteger, MVT::i1, 0, 
/*32350*/           OPC_EmitInteger, MVT::i1, 0, 
/*32353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32376*/         /*SwitchType*/ 42, MVT::v4f32,// ->32420
/*32378*/           OPC_EmitMergeInputChains1_0,
/*32379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32391*/           OPC_EmitInteger, MVT::i1, 0, 
/*32394*/           OPC_EmitInteger, MVT::i1, 0, 
/*32397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32420*/         0, // EndSwitchType
/*32421*/       /*Scope*/ 27|128,1/*155*/, /*->32578*/
/*32423*/         OPC_CheckChild2Type, MVT::v8f32,
/*32425*/         OPC_RecordChild3, // #2 = $rsrc
/*32426*/         OPC_CheckChild3Type, MVT::v8i32,
/*32428*/         OPC_RecordChild4, // #3 = $sampler
/*32429*/         OPC_RecordChild5, // #4 = $dmask
/*32430*/         OPC_RecordChild6, // #5 = $unorm
/*32431*/         OPC_RecordChild7, // #6 = $glc
/*32432*/         OPC_MoveChild, 8,
/*32434*/         OPC_RecordNode, // #7 = $slc
/*32435*/         OPC_MoveParent,
/*32436*/         OPC_MoveChild, 9,
/*32438*/         OPC_RecordNode, // #8 = $lwe
/*32439*/         OPC_MoveParent,
/*32440*/         OPC_MoveChild, 10,
/*32442*/         OPC_RecordNode, // #9 = $da
/*32443*/         OPC_MoveParent,
/*32444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32489
/*32447*/           OPC_EmitMergeInputChains1_0,
/*32448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32460*/           OPC_EmitInteger, MVT::i1, 0, 
/*32463*/           OPC_EmitInteger, MVT::i1, 0, 
/*32466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32489*/         /*SwitchType*/ 42, MVT::v2f32,// ->32533
/*32491*/           OPC_EmitMergeInputChains1_0,
/*32492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32504*/           OPC_EmitInteger, MVT::i1, 0, 
/*32507*/           OPC_EmitInteger, MVT::i1, 0, 
/*32510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32533*/         /*SwitchType*/ 42, MVT::v4f32,// ->32577
/*32535*/           OPC_EmitMergeInputChains1_0,
/*32536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32548*/           OPC_EmitInteger, MVT::i1, 0, 
/*32551*/           OPC_EmitInteger, MVT::i1, 0, 
/*32554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32577*/         0, // EndSwitchType
/*32578*/       /*Scope*/ 27|128,1/*155*/, /*->32735*/
/*32580*/         OPC_CheckChild2Type, MVT::v16f32,
/*32582*/         OPC_RecordChild3, // #2 = $rsrc
/*32583*/         OPC_CheckChild3Type, MVT::v8i32,
/*32585*/         OPC_RecordChild4, // #3 = $sampler
/*32586*/         OPC_RecordChild5, // #4 = $dmask
/*32587*/         OPC_RecordChild6, // #5 = $unorm
/*32588*/         OPC_RecordChild7, // #6 = $glc
/*32589*/         OPC_MoveChild, 8,
/*32591*/         OPC_RecordNode, // #7 = $slc
/*32592*/         OPC_MoveParent,
/*32593*/         OPC_MoveChild, 9,
/*32595*/         OPC_RecordNode, // #8 = $lwe
/*32596*/         OPC_MoveParent,
/*32597*/         OPC_MoveChild, 10,
/*32599*/         OPC_RecordNode, // #9 = $da
/*32600*/         OPC_MoveParent,
/*32601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32646
/*32604*/           OPC_EmitMergeInputChains1_0,
/*32605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32617*/           OPC_EmitInteger, MVT::i1, 0, 
/*32620*/           OPC_EmitInteger, MVT::i1, 0, 
/*32623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32646*/         /*SwitchType*/ 42, MVT::v2f32,// ->32690
/*32648*/           OPC_EmitMergeInputChains1_0,
/*32649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32661*/           OPC_EmitInteger, MVT::i1, 0, 
/*32664*/           OPC_EmitInteger, MVT::i1, 0, 
/*32667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32690*/         /*SwitchType*/ 42, MVT::v4f32,// ->32734
/*32692*/           OPC_EmitMergeInputChains1_0,
/*32693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32705*/           OPC_EmitInteger, MVT::i1, 0, 
/*32708*/           OPC_EmitInteger, MVT::i1, 0, 
/*32711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32734*/         0, // EndSwitchType
/*32735*/       0, /*End of Scope*/
/*32736*/     /*Scope*/ 23|128,6/*791*/, /*->33529*/
/*32738*/       OPC_CheckChild1Integer, 101|128,3/*485*/, 
/*32741*/       OPC_RecordChild2, // #1 = $addr
/*32742*/       OPC_Scope, 27|128,1/*155*/, /*->32900*/ // 5 children in Scope
/*32745*/         OPC_CheckChild2Type, MVT::f32,
/*32747*/         OPC_RecordChild3, // #2 = $rsrc
/*32748*/         OPC_CheckChild3Type, MVT::v8i32,
/*32750*/         OPC_RecordChild4, // #3 = $sampler
/*32751*/         OPC_RecordChild5, // #4 = $dmask
/*32752*/         OPC_RecordChild6, // #5 = $unorm
/*32753*/         OPC_RecordChild7, // #6 = $glc
/*32754*/         OPC_MoveChild, 8,
/*32756*/         OPC_RecordNode, // #7 = $slc
/*32757*/         OPC_MoveParent,
/*32758*/         OPC_MoveChild, 9,
/*32760*/         OPC_RecordNode, // #8 = $lwe
/*32761*/         OPC_MoveParent,
/*32762*/         OPC_MoveChild, 10,
/*32764*/         OPC_RecordNode, // #9 = $da
/*32765*/         OPC_MoveParent,
/*32766*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32811
/*32769*/           OPC_EmitMergeInputChains1_0,
/*32770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32782*/           OPC_EmitInteger, MVT::i1, 0, 
/*32785*/           OPC_EmitInteger, MVT::i1, 0, 
/*32788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32811*/         /*SwitchType*/ 42, MVT::v2f32,// ->32855
/*32813*/           OPC_EmitMergeInputChains1_0,
/*32814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32826*/           OPC_EmitInteger, MVT::i1, 0, 
/*32829*/           OPC_EmitInteger, MVT::i1, 0, 
/*32832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32855*/         /*SwitchType*/ 42, MVT::v4f32,// ->32899
/*32857*/           OPC_EmitMergeInputChains1_0,
/*32858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32870*/           OPC_EmitInteger, MVT::i1, 0, 
/*32873*/           OPC_EmitInteger, MVT::i1, 0, 
/*32876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32899*/         0, // EndSwitchType
/*32900*/       /*Scope*/ 27|128,1/*155*/, /*->33057*/
/*32902*/         OPC_CheckChild2Type, MVT::v2f32,
/*32904*/         OPC_RecordChild3, // #2 = $rsrc
/*32905*/         OPC_CheckChild3Type, MVT::v8i32,
/*32907*/         OPC_RecordChild4, // #3 = $sampler
/*32908*/         OPC_RecordChild5, // #4 = $dmask
/*32909*/         OPC_RecordChild6, // #5 = $unorm
/*32910*/         OPC_RecordChild7, // #6 = $glc
/*32911*/         OPC_MoveChild, 8,
/*32913*/         OPC_RecordNode, // #7 = $slc
/*32914*/         OPC_MoveParent,
/*32915*/         OPC_MoveChild, 9,
/*32917*/         OPC_RecordNode, // #8 = $lwe
/*32918*/         OPC_MoveParent,
/*32919*/         OPC_MoveChild, 10,
/*32921*/         OPC_RecordNode, // #9 = $da
/*32922*/         OPC_MoveParent,
/*32923*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32968
/*32926*/           OPC_EmitMergeInputChains1_0,
/*32927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32939*/           OPC_EmitInteger, MVT::i1, 0, 
/*32942*/           OPC_EmitInteger, MVT::i1, 0, 
/*32945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32968*/         /*SwitchType*/ 42, MVT::v2f32,// ->33012
/*32970*/           OPC_EmitMergeInputChains1_0,
/*32971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32983*/           OPC_EmitInteger, MVT::i1, 0, 
/*32986*/           OPC_EmitInteger, MVT::i1, 0, 
/*32989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33012*/         /*SwitchType*/ 42, MVT::v4f32,// ->33056
/*33014*/           OPC_EmitMergeInputChains1_0,
/*33015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33027*/           OPC_EmitInteger, MVT::i1, 0, 
/*33030*/           OPC_EmitInteger, MVT::i1, 0, 
/*33033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33056*/         0, // EndSwitchType
/*33057*/       /*Scope*/ 27|128,1/*155*/, /*->33214*/
/*33059*/         OPC_CheckChild2Type, MVT::v4f32,
/*33061*/         OPC_RecordChild3, // #2 = $rsrc
/*33062*/         OPC_CheckChild3Type, MVT::v8i32,
/*33064*/         OPC_RecordChild4, // #3 = $sampler
/*33065*/         OPC_RecordChild5, // #4 = $dmask
/*33066*/         OPC_RecordChild6, // #5 = $unorm
/*33067*/         OPC_RecordChild7, // #6 = $glc
/*33068*/         OPC_MoveChild, 8,
/*33070*/         OPC_RecordNode, // #7 = $slc
/*33071*/         OPC_MoveParent,
/*33072*/         OPC_MoveChild, 9,
/*33074*/         OPC_RecordNode, // #8 = $lwe
/*33075*/         OPC_MoveParent,
/*33076*/         OPC_MoveChild, 10,
/*33078*/         OPC_RecordNode, // #9 = $da
/*33079*/         OPC_MoveParent,
/*33080*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33125
/*33083*/           OPC_EmitMergeInputChains1_0,
/*33084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33096*/           OPC_EmitInteger, MVT::i1, 0, 
/*33099*/           OPC_EmitInteger, MVT::i1, 0, 
/*33102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33125*/         /*SwitchType*/ 42, MVT::v2f32,// ->33169
/*33127*/           OPC_EmitMergeInputChains1_0,
/*33128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33140*/           OPC_EmitInteger, MVT::i1, 0, 
/*33143*/           OPC_EmitInteger, MVT::i1, 0, 
/*33146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33169*/         /*SwitchType*/ 42, MVT::v4f32,// ->33213
/*33171*/           OPC_EmitMergeInputChains1_0,
/*33172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33184*/           OPC_EmitInteger, MVT::i1, 0, 
/*33187*/           OPC_EmitInteger, MVT::i1, 0, 
/*33190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33213*/         0, // EndSwitchType
/*33214*/       /*Scope*/ 27|128,1/*155*/, /*->33371*/
/*33216*/         OPC_CheckChild2Type, MVT::v8f32,
/*33218*/         OPC_RecordChild3, // #2 = $rsrc
/*33219*/         OPC_CheckChild3Type, MVT::v8i32,
/*33221*/         OPC_RecordChild4, // #3 = $sampler
/*33222*/         OPC_RecordChild5, // #4 = $dmask
/*33223*/         OPC_RecordChild6, // #5 = $unorm
/*33224*/         OPC_RecordChild7, // #6 = $glc
/*33225*/         OPC_MoveChild, 8,
/*33227*/         OPC_RecordNode, // #7 = $slc
/*33228*/         OPC_MoveParent,
/*33229*/         OPC_MoveChild, 9,
/*33231*/         OPC_RecordNode, // #8 = $lwe
/*33232*/         OPC_MoveParent,
/*33233*/         OPC_MoveChild, 10,
/*33235*/         OPC_RecordNode, // #9 = $da
/*33236*/         OPC_MoveParent,
/*33237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33282
/*33240*/           OPC_EmitMergeInputChains1_0,
/*33241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33253*/           OPC_EmitInteger, MVT::i1, 0, 
/*33256*/           OPC_EmitInteger, MVT::i1, 0, 
/*33259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33282*/         /*SwitchType*/ 42, MVT::v2f32,// ->33326
/*33284*/           OPC_EmitMergeInputChains1_0,
/*33285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33297*/           OPC_EmitInteger, MVT::i1, 0, 
/*33300*/           OPC_EmitInteger, MVT::i1, 0, 
/*33303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33326*/         /*SwitchType*/ 42, MVT::v4f32,// ->33370
/*33328*/           OPC_EmitMergeInputChains1_0,
/*33329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33341*/           OPC_EmitInteger, MVT::i1, 0, 
/*33344*/           OPC_EmitInteger, MVT::i1, 0, 
/*33347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33370*/         0, // EndSwitchType
/*33371*/       /*Scope*/ 27|128,1/*155*/, /*->33528*/
/*33373*/         OPC_CheckChild2Type, MVT::v16f32,
/*33375*/         OPC_RecordChild3, // #2 = $rsrc
/*33376*/         OPC_CheckChild3Type, MVT::v8i32,
/*33378*/         OPC_RecordChild4, // #3 = $sampler
/*33379*/         OPC_RecordChild5, // #4 = $dmask
/*33380*/         OPC_RecordChild6, // #5 = $unorm
/*33381*/         OPC_RecordChild7, // #6 = $glc
/*33382*/         OPC_MoveChild, 8,
/*33384*/         OPC_RecordNode, // #7 = $slc
/*33385*/         OPC_MoveParent,
/*33386*/         OPC_MoveChild, 9,
/*33388*/         OPC_RecordNode, // #8 = $lwe
/*33389*/         OPC_MoveParent,
/*33390*/         OPC_MoveChild, 10,
/*33392*/         OPC_RecordNode, // #9 = $da
/*33393*/         OPC_MoveParent,
/*33394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33439
/*33397*/           OPC_EmitMergeInputChains1_0,
/*33398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33410*/           OPC_EmitInteger, MVT::i1, 0, 
/*33413*/           OPC_EmitInteger, MVT::i1, 0, 
/*33416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33439*/         /*SwitchType*/ 42, MVT::v2f32,// ->33483
/*33441*/           OPC_EmitMergeInputChains1_0,
/*33442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33454*/           OPC_EmitInteger, MVT::i1, 0, 
/*33457*/           OPC_EmitInteger, MVT::i1, 0, 
/*33460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33483*/         /*SwitchType*/ 42, MVT::v4f32,// ->33527
/*33485*/           OPC_EmitMergeInputChains1_0,
/*33486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33498*/           OPC_EmitInteger, MVT::i1, 0, 
/*33501*/           OPC_EmitInteger, MVT::i1, 0, 
/*33504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33527*/         0, // EndSwitchType
/*33528*/       0, /*End of Scope*/
/*33529*/     /*Scope*/ 23|128,6/*791*/, /*->34322*/
/*33531*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*33534*/       OPC_RecordChild2, // #1 = $addr
/*33535*/       OPC_Scope, 27|128,1/*155*/, /*->33693*/ // 5 children in Scope
/*33538*/         OPC_CheckChild2Type, MVT::f32,
/*33540*/         OPC_RecordChild3, // #2 = $rsrc
/*33541*/         OPC_CheckChild3Type, MVT::v8i32,
/*33543*/         OPC_RecordChild4, // #3 = $sampler
/*33544*/         OPC_RecordChild5, // #4 = $dmask
/*33545*/         OPC_RecordChild6, // #5 = $unorm
/*33546*/         OPC_RecordChild7, // #6 = $glc
/*33547*/         OPC_MoveChild, 8,
/*33549*/         OPC_RecordNode, // #7 = $slc
/*33550*/         OPC_MoveParent,
/*33551*/         OPC_MoveChild, 9,
/*33553*/         OPC_RecordNode, // #8 = $lwe
/*33554*/         OPC_MoveParent,
/*33555*/         OPC_MoveChild, 10,
/*33557*/         OPC_RecordNode, // #9 = $da
/*33558*/         OPC_MoveParent,
/*33559*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33604
/*33562*/           OPC_EmitMergeInputChains1_0,
/*33563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33575*/           OPC_EmitInteger, MVT::i1, 0, 
/*33578*/           OPC_EmitInteger, MVT::i1, 0, 
/*33581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33604*/         /*SwitchType*/ 42, MVT::v2f32,// ->33648
/*33606*/           OPC_EmitMergeInputChains1_0,
/*33607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33619*/           OPC_EmitInteger, MVT::i1, 0, 
/*33622*/           OPC_EmitInteger, MVT::i1, 0, 
/*33625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33648*/         /*SwitchType*/ 42, MVT::v4f32,// ->33692
/*33650*/           OPC_EmitMergeInputChains1_0,
/*33651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33663*/           OPC_EmitInteger, MVT::i1, 0, 
/*33666*/           OPC_EmitInteger, MVT::i1, 0, 
/*33669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33692*/         0, // EndSwitchType
/*33693*/       /*Scope*/ 27|128,1/*155*/, /*->33850*/
/*33695*/         OPC_CheckChild2Type, MVT::v2f32,
/*33697*/         OPC_RecordChild3, // #2 = $rsrc
/*33698*/         OPC_CheckChild3Type, MVT::v8i32,
/*33700*/         OPC_RecordChild4, // #3 = $sampler
/*33701*/         OPC_RecordChild5, // #4 = $dmask
/*33702*/         OPC_RecordChild6, // #5 = $unorm
/*33703*/         OPC_RecordChild7, // #6 = $glc
/*33704*/         OPC_MoveChild, 8,
/*33706*/         OPC_RecordNode, // #7 = $slc
/*33707*/         OPC_MoveParent,
/*33708*/         OPC_MoveChild, 9,
/*33710*/         OPC_RecordNode, // #8 = $lwe
/*33711*/         OPC_MoveParent,
/*33712*/         OPC_MoveChild, 10,
/*33714*/         OPC_RecordNode, // #9 = $da
/*33715*/         OPC_MoveParent,
/*33716*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33761
/*33719*/           OPC_EmitMergeInputChains1_0,
/*33720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33732*/           OPC_EmitInteger, MVT::i1, 0, 
/*33735*/           OPC_EmitInteger, MVT::i1, 0, 
/*33738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33761*/         /*SwitchType*/ 42, MVT::v2f32,// ->33805
/*33763*/           OPC_EmitMergeInputChains1_0,
/*33764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33776*/           OPC_EmitInteger, MVT::i1, 0, 
/*33779*/           OPC_EmitInteger, MVT::i1, 0, 
/*33782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33805*/         /*SwitchType*/ 42, MVT::v4f32,// ->33849
/*33807*/           OPC_EmitMergeInputChains1_0,
/*33808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33820*/           OPC_EmitInteger, MVT::i1, 0, 
/*33823*/           OPC_EmitInteger, MVT::i1, 0, 
/*33826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33849*/         0, // EndSwitchType
/*33850*/       /*Scope*/ 27|128,1/*155*/, /*->34007*/
/*33852*/         OPC_CheckChild2Type, MVT::v4f32,
/*33854*/         OPC_RecordChild3, // #2 = $rsrc
/*33855*/         OPC_CheckChild3Type, MVT::v8i32,
/*33857*/         OPC_RecordChild4, // #3 = $sampler
/*33858*/         OPC_RecordChild5, // #4 = $dmask
/*33859*/         OPC_RecordChild6, // #5 = $unorm
/*33860*/         OPC_RecordChild7, // #6 = $glc
/*33861*/         OPC_MoveChild, 8,
/*33863*/         OPC_RecordNode, // #7 = $slc
/*33864*/         OPC_MoveParent,
/*33865*/         OPC_MoveChild, 9,
/*33867*/         OPC_RecordNode, // #8 = $lwe
/*33868*/         OPC_MoveParent,
/*33869*/         OPC_MoveChild, 10,
/*33871*/         OPC_RecordNode, // #9 = $da
/*33872*/         OPC_MoveParent,
/*33873*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33918
/*33876*/           OPC_EmitMergeInputChains1_0,
/*33877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33889*/           OPC_EmitInteger, MVT::i1, 0, 
/*33892*/           OPC_EmitInteger, MVT::i1, 0, 
/*33895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33918*/         /*SwitchType*/ 42, MVT::v2f32,// ->33962
/*33920*/           OPC_EmitMergeInputChains1_0,
/*33921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33933*/           OPC_EmitInteger, MVT::i1, 0, 
/*33936*/           OPC_EmitInteger, MVT::i1, 0, 
/*33939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33962*/         /*SwitchType*/ 42, MVT::v4f32,// ->34006
/*33964*/           OPC_EmitMergeInputChains1_0,
/*33965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33977*/           OPC_EmitInteger, MVT::i1, 0, 
/*33980*/           OPC_EmitInteger, MVT::i1, 0, 
/*33983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34006*/         0, // EndSwitchType
/*34007*/       /*Scope*/ 27|128,1/*155*/, /*->34164*/
/*34009*/         OPC_CheckChild2Type, MVT::v8f32,
/*34011*/         OPC_RecordChild3, // #2 = $rsrc
/*34012*/         OPC_CheckChild3Type, MVT::v8i32,
/*34014*/         OPC_RecordChild4, // #3 = $sampler
/*34015*/         OPC_RecordChild5, // #4 = $dmask
/*34016*/         OPC_RecordChild6, // #5 = $unorm
/*34017*/         OPC_RecordChild7, // #6 = $glc
/*34018*/         OPC_MoveChild, 8,
/*34020*/         OPC_RecordNode, // #7 = $slc
/*34021*/         OPC_MoveParent,
/*34022*/         OPC_MoveChild, 9,
/*34024*/         OPC_RecordNode, // #8 = $lwe
/*34025*/         OPC_MoveParent,
/*34026*/         OPC_MoveChild, 10,
/*34028*/         OPC_RecordNode, // #9 = $da
/*34029*/         OPC_MoveParent,
/*34030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34075
/*34033*/           OPC_EmitMergeInputChains1_0,
/*34034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34046*/           OPC_EmitInteger, MVT::i1, 0, 
/*34049*/           OPC_EmitInteger, MVT::i1, 0, 
/*34052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34075*/         /*SwitchType*/ 42, MVT::v2f32,// ->34119
/*34077*/           OPC_EmitMergeInputChains1_0,
/*34078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34090*/           OPC_EmitInteger, MVT::i1, 0, 
/*34093*/           OPC_EmitInteger, MVT::i1, 0, 
/*34096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34119*/         /*SwitchType*/ 42, MVT::v4f32,// ->34163
/*34121*/           OPC_EmitMergeInputChains1_0,
/*34122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34134*/           OPC_EmitInteger, MVT::i1, 0, 
/*34137*/           OPC_EmitInteger, MVT::i1, 0, 
/*34140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34163*/         0, // EndSwitchType
/*34164*/       /*Scope*/ 27|128,1/*155*/, /*->34321*/
/*34166*/         OPC_CheckChild2Type, MVT::v16f32,
/*34168*/         OPC_RecordChild3, // #2 = $rsrc
/*34169*/         OPC_CheckChild3Type, MVT::v8i32,
/*34171*/         OPC_RecordChild4, // #3 = $sampler
/*34172*/         OPC_RecordChild5, // #4 = $dmask
/*34173*/         OPC_RecordChild6, // #5 = $unorm
/*34174*/         OPC_RecordChild7, // #6 = $glc
/*34175*/         OPC_MoveChild, 8,
/*34177*/         OPC_RecordNode, // #7 = $slc
/*34178*/         OPC_MoveParent,
/*34179*/         OPC_MoveChild, 9,
/*34181*/         OPC_RecordNode, // #8 = $lwe
/*34182*/         OPC_MoveParent,
/*34183*/         OPC_MoveChild, 10,
/*34185*/         OPC_RecordNode, // #9 = $da
/*34186*/         OPC_MoveParent,
/*34187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34232
/*34190*/           OPC_EmitMergeInputChains1_0,
/*34191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34203*/           OPC_EmitInteger, MVT::i1, 0, 
/*34206*/           OPC_EmitInteger, MVT::i1, 0, 
/*34209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34232*/         /*SwitchType*/ 42, MVT::v2f32,// ->34276
/*34234*/           OPC_EmitMergeInputChains1_0,
/*34235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34247*/           OPC_EmitInteger, MVT::i1, 0, 
/*34250*/           OPC_EmitInteger, MVT::i1, 0, 
/*34253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34276*/         /*SwitchType*/ 42, MVT::v4f32,// ->34320
/*34278*/           OPC_EmitMergeInputChains1_0,
/*34279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34291*/           OPC_EmitInteger, MVT::i1, 0, 
/*34294*/           OPC_EmitInteger, MVT::i1, 0, 
/*34297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34320*/         0, // EndSwitchType
/*34321*/       0, /*End of Scope*/
/*34322*/     /*Scope*/ 23|128,6/*791*/, /*->35115*/
/*34324*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*34327*/       OPC_RecordChild2, // #1 = $addr
/*34328*/       OPC_Scope, 27|128,1/*155*/, /*->34486*/ // 5 children in Scope
/*34331*/         OPC_CheckChild2Type, MVT::f32,
/*34333*/         OPC_RecordChild3, // #2 = $rsrc
/*34334*/         OPC_CheckChild3Type, MVT::v8i32,
/*34336*/         OPC_RecordChild4, // #3 = $sampler
/*34337*/         OPC_RecordChild5, // #4 = $dmask
/*34338*/         OPC_RecordChild6, // #5 = $unorm
/*34339*/         OPC_RecordChild7, // #6 = $glc
/*34340*/         OPC_MoveChild, 8,
/*34342*/         OPC_RecordNode, // #7 = $slc
/*34343*/         OPC_MoveParent,
/*34344*/         OPC_MoveChild, 9,
/*34346*/         OPC_RecordNode, // #8 = $lwe
/*34347*/         OPC_MoveParent,
/*34348*/         OPC_MoveChild, 10,
/*34350*/         OPC_RecordNode, // #9 = $da
/*34351*/         OPC_MoveParent,
/*34352*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34397
/*34355*/           OPC_EmitMergeInputChains1_0,
/*34356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34368*/           OPC_EmitInteger, MVT::i1, 0, 
/*34371*/           OPC_EmitInteger, MVT::i1, 0, 
/*34374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34397*/         /*SwitchType*/ 42, MVT::v2f32,// ->34441
/*34399*/           OPC_EmitMergeInputChains1_0,
/*34400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34412*/           OPC_EmitInteger, MVT::i1, 0, 
/*34415*/           OPC_EmitInteger, MVT::i1, 0, 
/*34418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34441*/         /*SwitchType*/ 42, MVT::v4f32,// ->34485
/*34443*/           OPC_EmitMergeInputChains1_0,
/*34444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34456*/           OPC_EmitInteger, MVT::i1, 0, 
/*34459*/           OPC_EmitInteger, MVT::i1, 0, 
/*34462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34485*/         0, // EndSwitchType
/*34486*/       /*Scope*/ 27|128,1/*155*/, /*->34643*/
/*34488*/         OPC_CheckChild2Type, MVT::v2f32,
/*34490*/         OPC_RecordChild3, // #2 = $rsrc
/*34491*/         OPC_CheckChild3Type, MVT::v8i32,
/*34493*/         OPC_RecordChild4, // #3 = $sampler
/*34494*/         OPC_RecordChild5, // #4 = $dmask
/*34495*/         OPC_RecordChild6, // #5 = $unorm
/*34496*/         OPC_RecordChild7, // #6 = $glc
/*34497*/         OPC_MoveChild, 8,
/*34499*/         OPC_RecordNode, // #7 = $slc
/*34500*/         OPC_MoveParent,
/*34501*/         OPC_MoveChild, 9,
/*34503*/         OPC_RecordNode, // #8 = $lwe
/*34504*/         OPC_MoveParent,
/*34505*/         OPC_MoveChild, 10,
/*34507*/         OPC_RecordNode, // #9 = $da
/*34508*/         OPC_MoveParent,
/*34509*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34554
/*34512*/           OPC_EmitMergeInputChains1_0,
/*34513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34525*/           OPC_EmitInteger, MVT::i1, 0, 
/*34528*/           OPC_EmitInteger, MVT::i1, 0, 
/*34531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34554*/         /*SwitchType*/ 42, MVT::v2f32,// ->34598
/*34556*/           OPC_EmitMergeInputChains1_0,
/*34557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34569*/           OPC_EmitInteger, MVT::i1, 0, 
/*34572*/           OPC_EmitInteger, MVT::i1, 0, 
/*34575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34598*/         /*SwitchType*/ 42, MVT::v4f32,// ->34642
/*34600*/           OPC_EmitMergeInputChains1_0,
/*34601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34613*/           OPC_EmitInteger, MVT::i1, 0, 
/*34616*/           OPC_EmitInteger, MVT::i1, 0, 
/*34619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34642*/         0, // EndSwitchType
/*34643*/       /*Scope*/ 27|128,1/*155*/, /*->34800*/
/*34645*/         OPC_CheckChild2Type, MVT::v4f32,
/*34647*/         OPC_RecordChild3, // #2 = $rsrc
/*34648*/         OPC_CheckChild3Type, MVT::v8i32,
/*34650*/         OPC_RecordChild4, // #3 = $sampler
/*34651*/         OPC_RecordChild5, // #4 = $dmask
/*34652*/         OPC_RecordChild6, // #5 = $unorm
/*34653*/         OPC_RecordChild7, // #6 = $glc
/*34654*/         OPC_MoveChild, 8,
/*34656*/         OPC_RecordNode, // #7 = $slc
/*34657*/         OPC_MoveParent,
/*34658*/         OPC_MoveChild, 9,
/*34660*/         OPC_RecordNode, // #8 = $lwe
/*34661*/         OPC_MoveParent,
/*34662*/         OPC_MoveChild, 10,
/*34664*/         OPC_RecordNode, // #9 = $da
/*34665*/         OPC_MoveParent,
/*34666*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34711
/*34669*/           OPC_EmitMergeInputChains1_0,
/*34670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34682*/           OPC_EmitInteger, MVT::i1, 0, 
/*34685*/           OPC_EmitInteger, MVT::i1, 0, 
/*34688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34711*/         /*SwitchType*/ 42, MVT::v2f32,// ->34755
/*34713*/           OPC_EmitMergeInputChains1_0,
/*34714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34726*/           OPC_EmitInteger, MVT::i1, 0, 
/*34729*/           OPC_EmitInteger, MVT::i1, 0, 
/*34732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34755*/         /*SwitchType*/ 42, MVT::v4f32,// ->34799
/*34757*/           OPC_EmitMergeInputChains1_0,
/*34758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34770*/           OPC_EmitInteger, MVT::i1, 0, 
/*34773*/           OPC_EmitInteger, MVT::i1, 0, 
/*34776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34799*/         0, // EndSwitchType
/*34800*/       /*Scope*/ 27|128,1/*155*/, /*->34957*/
/*34802*/         OPC_CheckChild2Type, MVT::v8f32,
/*34804*/         OPC_RecordChild3, // #2 = $rsrc
/*34805*/         OPC_CheckChild3Type, MVT::v8i32,
/*34807*/         OPC_RecordChild4, // #3 = $sampler
/*34808*/         OPC_RecordChild5, // #4 = $dmask
/*34809*/         OPC_RecordChild6, // #5 = $unorm
/*34810*/         OPC_RecordChild7, // #6 = $glc
/*34811*/         OPC_MoveChild, 8,
/*34813*/         OPC_RecordNode, // #7 = $slc
/*34814*/         OPC_MoveParent,
/*34815*/         OPC_MoveChild, 9,
/*34817*/         OPC_RecordNode, // #8 = $lwe
/*34818*/         OPC_MoveParent,
/*34819*/         OPC_MoveChild, 10,
/*34821*/         OPC_RecordNode, // #9 = $da
/*34822*/         OPC_MoveParent,
/*34823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34868
/*34826*/           OPC_EmitMergeInputChains1_0,
/*34827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34839*/           OPC_EmitInteger, MVT::i1, 0, 
/*34842*/           OPC_EmitInteger, MVT::i1, 0, 
/*34845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34868*/         /*SwitchType*/ 42, MVT::v2f32,// ->34912
/*34870*/           OPC_EmitMergeInputChains1_0,
/*34871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34883*/           OPC_EmitInteger, MVT::i1, 0, 
/*34886*/           OPC_EmitInteger, MVT::i1, 0, 
/*34889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34912*/         /*SwitchType*/ 42, MVT::v4f32,// ->34956
/*34914*/           OPC_EmitMergeInputChains1_0,
/*34915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34927*/           OPC_EmitInteger, MVT::i1, 0, 
/*34930*/           OPC_EmitInteger, MVT::i1, 0, 
/*34933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34956*/         0, // EndSwitchType
/*34957*/       /*Scope*/ 27|128,1/*155*/, /*->35114*/
/*34959*/         OPC_CheckChild2Type, MVT::v16f32,
/*34961*/         OPC_RecordChild3, // #2 = $rsrc
/*34962*/         OPC_CheckChild3Type, MVT::v8i32,
/*34964*/         OPC_RecordChild4, // #3 = $sampler
/*34965*/         OPC_RecordChild5, // #4 = $dmask
/*34966*/         OPC_RecordChild6, // #5 = $unorm
/*34967*/         OPC_RecordChild7, // #6 = $glc
/*34968*/         OPC_MoveChild, 8,
/*34970*/         OPC_RecordNode, // #7 = $slc
/*34971*/         OPC_MoveParent,
/*34972*/         OPC_MoveChild, 9,
/*34974*/         OPC_RecordNode, // #8 = $lwe
/*34975*/         OPC_MoveParent,
/*34976*/         OPC_MoveChild, 10,
/*34978*/         OPC_RecordNode, // #9 = $da
/*34979*/         OPC_MoveParent,
/*34980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35025
/*34983*/           OPC_EmitMergeInputChains1_0,
/*34984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34996*/           OPC_EmitInteger, MVT::i1, 0, 
/*34999*/           OPC_EmitInteger, MVT::i1, 0, 
/*35002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35025*/         /*SwitchType*/ 42, MVT::v2f32,// ->35069
/*35027*/           OPC_EmitMergeInputChains1_0,
/*35028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35040*/           OPC_EmitInteger, MVT::i1, 0, 
/*35043*/           OPC_EmitInteger, MVT::i1, 0, 
/*35046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35069*/         /*SwitchType*/ 42, MVT::v4f32,// ->35113
/*35071*/           OPC_EmitMergeInputChains1_0,
/*35072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35084*/           OPC_EmitInteger, MVT::i1, 0, 
/*35087*/           OPC_EmitInteger, MVT::i1, 0, 
/*35090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35113*/         0, // EndSwitchType
/*35114*/       0, /*End of Scope*/
/*35115*/     /*Scope*/ 23|128,6/*791*/, /*->35908*/
/*35117*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*35120*/       OPC_RecordChild2, // #1 = $addr
/*35121*/       OPC_Scope, 27|128,1/*155*/, /*->35279*/ // 5 children in Scope
/*35124*/         OPC_CheckChild2Type, MVT::f32,
/*35126*/         OPC_RecordChild3, // #2 = $rsrc
/*35127*/         OPC_CheckChild3Type, MVT::v8i32,
/*35129*/         OPC_RecordChild4, // #3 = $sampler
/*35130*/         OPC_RecordChild5, // #4 = $dmask
/*35131*/         OPC_RecordChild6, // #5 = $unorm
/*35132*/         OPC_RecordChild7, // #6 = $glc
/*35133*/         OPC_MoveChild, 8,
/*35135*/         OPC_RecordNode, // #7 = $slc
/*35136*/         OPC_MoveParent,
/*35137*/         OPC_MoveChild, 9,
/*35139*/         OPC_RecordNode, // #8 = $lwe
/*35140*/         OPC_MoveParent,
/*35141*/         OPC_MoveChild, 10,
/*35143*/         OPC_RecordNode, // #9 = $da
/*35144*/         OPC_MoveParent,
/*35145*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35190
/*35148*/           OPC_EmitMergeInputChains1_0,
/*35149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35161*/           OPC_EmitInteger, MVT::i1, 0, 
/*35164*/           OPC_EmitInteger, MVT::i1, 0, 
/*35167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35190*/         /*SwitchType*/ 42, MVT::v2f32,// ->35234
/*35192*/           OPC_EmitMergeInputChains1_0,
/*35193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35205*/           OPC_EmitInteger, MVT::i1, 0, 
/*35208*/           OPC_EmitInteger, MVT::i1, 0, 
/*35211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35234*/         /*SwitchType*/ 42, MVT::v4f32,// ->35278
/*35236*/           OPC_EmitMergeInputChains1_0,
/*35237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35249*/           OPC_EmitInteger, MVT::i1, 0, 
/*35252*/           OPC_EmitInteger, MVT::i1, 0, 
/*35255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35278*/         0, // EndSwitchType
/*35279*/       /*Scope*/ 27|128,1/*155*/, /*->35436*/
/*35281*/         OPC_CheckChild2Type, MVT::v2f32,
/*35283*/         OPC_RecordChild3, // #2 = $rsrc
/*35284*/         OPC_CheckChild3Type, MVT::v8i32,
/*35286*/         OPC_RecordChild4, // #3 = $sampler
/*35287*/         OPC_RecordChild5, // #4 = $dmask
/*35288*/         OPC_RecordChild6, // #5 = $unorm
/*35289*/         OPC_RecordChild7, // #6 = $glc
/*35290*/         OPC_MoveChild, 8,
/*35292*/         OPC_RecordNode, // #7 = $slc
/*35293*/         OPC_MoveParent,
/*35294*/         OPC_MoveChild, 9,
/*35296*/         OPC_RecordNode, // #8 = $lwe
/*35297*/         OPC_MoveParent,
/*35298*/         OPC_MoveChild, 10,
/*35300*/         OPC_RecordNode, // #9 = $da
/*35301*/         OPC_MoveParent,
/*35302*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35347
/*35305*/           OPC_EmitMergeInputChains1_0,
/*35306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35318*/           OPC_EmitInteger, MVT::i1, 0, 
/*35321*/           OPC_EmitInteger, MVT::i1, 0, 
/*35324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35347*/         /*SwitchType*/ 42, MVT::v2f32,// ->35391
/*35349*/           OPC_EmitMergeInputChains1_0,
/*35350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35362*/           OPC_EmitInteger, MVT::i1, 0, 
/*35365*/           OPC_EmitInteger, MVT::i1, 0, 
/*35368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35391*/         /*SwitchType*/ 42, MVT::v4f32,// ->35435
/*35393*/           OPC_EmitMergeInputChains1_0,
/*35394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35406*/           OPC_EmitInteger, MVT::i1, 0, 
/*35409*/           OPC_EmitInteger, MVT::i1, 0, 
/*35412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35435*/         0, // EndSwitchType
/*35436*/       /*Scope*/ 27|128,1/*155*/, /*->35593*/
/*35438*/         OPC_CheckChild2Type, MVT::v4f32,
/*35440*/         OPC_RecordChild3, // #2 = $rsrc
/*35441*/         OPC_CheckChild3Type, MVT::v8i32,
/*35443*/         OPC_RecordChild4, // #3 = $sampler
/*35444*/         OPC_RecordChild5, // #4 = $dmask
/*35445*/         OPC_RecordChild6, // #5 = $unorm
/*35446*/         OPC_RecordChild7, // #6 = $glc
/*35447*/         OPC_MoveChild, 8,
/*35449*/         OPC_RecordNode, // #7 = $slc
/*35450*/         OPC_MoveParent,
/*35451*/         OPC_MoveChild, 9,
/*35453*/         OPC_RecordNode, // #8 = $lwe
/*35454*/         OPC_MoveParent,
/*35455*/         OPC_MoveChild, 10,
/*35457*/         OPC_RecordNode, // #9 = $da
/*35458*/         OPC_MoveParent,
/*35459*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35504
/*35462*/           OPC_EmitMergeInputChains1_0,
/*35463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35475*/           OPC_EmitInteger, MVT::i1, 0, 
/*35478*/           OPC_EmitInteger, MVT::i1, 0, 
/*35481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35504*/         /*SwitchType*/ 42, MVT::v2f32,// ->35548
/*35506*/           OPC_EmitMergeInputChains1_0,
/*35507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35519*/           OPC_EmitInteger, MVT::i1, 0, 
/*35522*/           OPC_EmitInteger, MVT::i1, 0, 
/*35525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35548*/         /*SwitchType*/ 42, MVT::v4f32,// ->35592
/*35550*/           OPC_EmitMergeInputChains1_0,
/*35551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35563*/           OPC_EmitInteger, MVT::i1, 0, 
/*35566*/           OPC_EmitInteger, MVT::i1, 0, 
/*35569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35592*/         0, // EndSwitchType
/*35593*/       /*Scope*/ 27|128,1/*155*/, /*->35750*/
/*35595*/         OPC_CheckChild2Type, MVT::v8f32,
/*35597*/         OPC_RecordChild3, // #2 = $rsrc
/*35598*/         OPC_CheckChild3Type, MVT::v8i32,
/*35600*/         OPC_RecordChild4, // #3 = $sampler
/*35601*/         OPC_RecordChild5, // #4 = $dmask
/*35602*/         OPC_RecordChild6, // #5 = $unorm
/*35603*/         OPC_RecordChild7, // #6 = $glc
/*35604*/         OPC_MoveChild, 8,
/*35606*/         OPC_RecordNode, // #7 = $slc
/*35607*/         OPC_MoveParent,
/*35608*/         OPC_MoveChild, 9,
/*35610*/         OPC_RecordNode, // #8 = $lwe
/*35611*/         OPC_MoveParent,
/*35612*/         OPC_MoveChild, 10,
/*35614*/         OPC_RecordNode, // #9 = $da
/*35615*/         OPC_MoveParent,
/*35616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35661
/*35619*/           OPC_EmitMergeInputChains1_0,
/*35620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35632*/           OPC_EmitInteger, MVT::i1, 0, 
/*35635*/           OPC_EmitInteger, MVT::i1, 0, 
/*35638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35661*/         /*SwitchType*/ 42, MVT::v2f32,// ->35705
/*35663*/           OPC_EmitMergeInputChains1_0,
/*35664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35676*/           OPC_EmitInteger, MVT::i1, 0, 
/*35679*/           OPC_EmitInteger, MVT::i1, 0, 
/*35682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35705*/         /*SwitchType*/ 42, MVT::v4f32,// ->35749
/*35707*/           OPC_EmitMergeInputChains1_0,
/*35708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35720*/           OPC_EmitInteger, MVT::i1, 0, 
/*35723*/           OPC_EmitInteger, MVT::i1, 0, 
/*35726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35749*/         0, // EndSwitchType
/*35750*/       /*Scope*/ 27|128,1/*155*/, /*->35907*/
/*35752*/         OPC_CheckChild2Type, MVT::v16f32,
/*35754*/         OPC_RecordChild3, // #2 = $rsrc
/*35755*/         OPC_CheckChild3Type, MVT::v8i32,
/*35757*/         OPC_RecordChild4, // #3 = $sampler
/*35758*/         OPC_RecordChild5, // #4 = $dmask
/*35759*/         OPC_RecordChild6, // #5 = $unorm
/*35760*/         OPC_RecordChild7, // #6 = $glc
/*35761*/         OPC_MoveChild, 8,
/*35763*/         OPC_RecordNode, // #7 = $slc
/*35764*/         OPC_MoveParent,
/*35765*/         OPC_MoveChild, 9,
/*35767*/         OPC_RecordNode, // #8 = $lwe
/*35768*/         OPC_MoveParent,
/*35769*/         OPC_MoveChild, 10,
/*35771*/         OPC_RecordNode, // #9 = $da
/*35772*/         OPC_MoveParent,
/*35773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35818
/*35776*/           OPC_EmitMergeInputChains1_0,
/*35777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35789*/           OPC_EmitInteger, MVT::i1, 0, 
/*35792*/           OPC_EmitInteger, MVT::i1, 0, 
/*35795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35818*/         /*SwitchType*/ 42, MVT::v2f32,// ->35862
/*35820*/           OPC_EmitMergeInputChains1_0,
/*35821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35833*/           OPC_EmitInteger, MVT::i1, 0, 
/*35836*/           OPC_EmitInteger, MVT::i1, 0, 
/*35839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35862*/         /*SwitchType*/ 42, MVT::v4f32,// ->35906
/*35864*/           OPC_EmitMergeInputChains1_0,
/*35865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35877*/           OPC_EmitInteger, MVT::i1, 0, 
/*35880*/           OPC_EmitInteger, MVT::i1, 0, 
/*35883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35906*/         0, // EndSwitchType
/*35907*/       0, /*End of Scope*/
/*35908*/     /*Scope*/ 23|128,6/*791*/, /*->36701*/
/*35910*/       OPC_CheckChild1Integer, 106|128,3/*490*/, 
/*35913*/       OPC_RecordChild2, // #1 = $addr
/*35914*/       OPC_Scope, 27|128,1/*155*/, /*->36072*/ // 5 children in Scope
/*35917*/         OPC_CheckChild2Type, MVT::f32,
/*35919*/         OPC_RecordChild3, // #2 = $rsrc
/*35920*/         OPC_CheckChild3Type, MVT::v8i32,
/*35922*/         OPC_RecordChild4, // #3 = $sampler
/*35923*/         OPC_RecordChild5, // #4 = $dmask
/*35924*/         OPC_RecordChild6, // #5 = $unorm
/*35925*/         OPC_RecordChild7, // #6 = $glc
/*35926*/         OPC_MoveChild, 8,
/*35928*/         OPC_RecordNode, // #7 = $slc
/*35929*/         OPC_MoveParent,
/*35930*/         OPC_MoveChild, 9,
/*35932*/         OPC_RecordNode, // #8 = $lwe
/*35933*/         OPC_MoveParent,
/*35934*/         OPC_MoveChild, 10,
/*35936*/         OPC_RecordNode, // #9 = $da
/*35937*/         OPC_MoveParent,
/*35938*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35983
/*35941*/           OPC_EmitMergeInputChains1_0,
/*35942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35954*/           OPC_EmitInteger, MVT::i1, 0, 
/*35957*/           OPC_EmitInteger, MVT::i1, 0, 
/*35960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35983*/         /*SwitchType*/ 42, MVT::v2f32,// ->36027
/*35985*/           OPC_EmitMergeInputChains1_0,
/*35986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35998*/           OPC_EmitInteger, MVT::i1, 0, 
/*36001*/           OPC_EmitInteger, MVT::i1, 0, 
/*36004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36027*/         /*SwitchType*/ 42, MVT::v4f32,// ->36071
/*36029*/           OPC_EmitMergeInputChains1_0,
/*36030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36042*/           OPC_EmitInteger, MVT::i1, 0, 
/*36045*/           OPC_EmitInteger, MVT::i1, 0, 
/*36048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36071*/         0, // EndSwitchType
/*36072*/       /*Scope*/ 27|128,1/*155*/, /*->36229*/
/*36074*/         OPC_CheckChild2Type, MVT::v2f32,
/*36076*/         OPC_RecordChild3, // #2 = $rsrc
/*36077*/         OPC_CheckChild3Type, MVT::v8i32,
/*36079*/         OPC_RecordChild4, // #3 = $sampler
/*36080*/         OPC_RecordChild5, // #4 = $dmask
/*36081*/         OPC_RecordChild6, // #5 = $unorm
/*36082*/         OPC_RecordChild7, // #6 = $glc
/*36083*/         OPC_MoveChild, 8,
/*36085*/         OPC_RecordNode, // #7 = $slc
/*36086*/         OPC_MoveParent,
/*36087*/         OPC_MoveChild, 9,
/*36089*/         OPC_RecordNode, // #8 = $lwe
/*36090*/         OPC_MoveParent,
/*36091*/         OPC_MoveChild, 10,
/*36093*/         OPC_RecordNode, // #9 = $da
/*36094*/         OPC_MoveParent,
/*36095*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36140
/*36098*/           OPC_EmitMergeInputChains1_0,
/*36099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36111*/           OPC_EmitInteger, MVT::i1, 0, 
/*36114*/           OPC_EmitInteger, MVT::i1, 0, 
/*36117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36140*/         /*SwitchType*/ 42, MVT::v2f32,// ->36184
/*36142*/           OPC_EmitMergeInputChains1_0,
/*36143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36155*/           OPC_EmitInteger, MVT::i1, 0, 
/*36158*/           OPC_EmitInteger, MVT::i1, 0, 
/*36161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36184*/         /*SwitchType*/ 42, MVT::v4f32,// ->36228
/*36186*/           OPC_EmitMergeInputChains1_0,
/*36187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36199*/           OPC_EmitInteger, MVT::i1, 0, 
/*36202*/           OPC_EmitInteger, MVT::i1, 0, 
/*36205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36228*/         0, // EndSwitchType
/*36229*/       /*Scope*/ 27|128,1/*155*/, /*->36386*/
/*36231*/         OPC_CheckChild2Type, MVT::v4f32,
/*36233*/         OPC_RecordChild3, // #2 = $rsrc
/*36234*/         OPC_CheckChild3Type, MVT::v8i32,
/*36236*/         OPC_RecordChild4, // #3 = $sampler
/*36237*/         OPC_RecordChild5, // #4 = $dmask
/*36238*/         OPC_RecordChild6, // #5 = $unorm
/*36239*/         OPC_RecordChild7, // #6 = $glc
/*36240*/         OPC_MoveChild, 8,
/*36242*/         OPC_RecordNode, // #7 = $slc
/*36243*/         OPC_MoveParent,
/*36244*/         OPC_MoveChild, 9,
/*36246*/         OPC_RecordNode, // #8 = $lwe
/*36247*/         OPC_MoveParent,
/*36248*/         OPC_MoveChild, 10,
/*36250*/         OPC_RecordNode, // #9 = $da
/*36251*/         OPC_MoveParent,
/*36252*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36297
/*36255*/           OPC_EmitMergeInputChains1_0,
/*36256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36268*/           OPC_EmitInteger, MVT::i1, 0, 
/*36271*/           OPC_EmitInteger, MVT::i1, 0, 
/*36274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36297*/         /*SwitchType*/ 42, MVT::v2f32,// ->36341
/*36299*/           OPC_EmitMergeInputChains1_0,
/*36300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36312*/           OPC_EmitInteger, MVT::i1, 0, 
/*36315*/           OPC_EmitInteger, MVT::i1, 0, 
/*36318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36341*/         /*SwitchType*/ 42, MVT::v4f32,// ->36385
/*36343*/           OPC_EmitMergeInputChains1_0,
/*36344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36356*/           OPC_EmitInteger, MVT::i1, 0, 
/*36359*/           OPC_EmitInteger, MVT::i1, 0, 
/*36362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36385*/         0, // EndSwitchType
/*36386*/       /*Scope*/ 27|128,1/*155*/, /*->36543*/
/*36388*/         OPC_CheckChild2Type, MVT::v8f32,
/*36390*/         OPC_RecordChild3, // #2 = $rsrc
/*36391*/         OPC_CheckChild3Type, MVT::v8i32,
/*36393*/         OPC_RecordChild4, // #3 = $sampler
/*36394*/         OPC_RecordChild5, // #4 = $dmask
/*36395*/         OPC_RecordChild6, // #5 = $unorm
/*36396*/         OPC_RecordChild7, // #6 = $glc
/*36397*/         OPC_MoveChild, 8,
/*36399*/         OPC_RecordNode, // #7 = $slc
/*36400*/         OPC_MoveParent,
/*36401*/         OPC_MoveChild, 9,
/*36403*/         OPC_RecordNode, // #8 = $lwe
/*36404*/         OPC_MoveParent,
/*36405*/         OPC_MoveChild, 10,
/*36407*/         OPC_RecordNode, // #9 = $da
/*36408*/         OPC_MoveParent,
/*36409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36454
/*36412*/           OPC_EmitMergeInputChains1_0,
/*36413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36425*/           OPC_EmitInteger, MVT::i1, 0, 
/*36428*/           OPC_EmitInteger, MVT::i1, 0, 
/*36431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36454*/         /*SwitchType*/ 42, MVT::v2f32,// ->36498
/*36456*/           OPC_EmitMergeInputChains1_0,
/*36457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36469*/           OPC_EmitInteger, MVT::i1, 0, 
/*36472*/           OPC_EmitInteger, MVT::i1, 0, 
/*36475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36498*/         /*SwitchType*/ 42, MVT::v4f32,// ->36542
/*36500*/           OPC_EmitMergeInputChains1_0,
/*36501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36513*/           OPC_EmitInteger, MVT::i1, 0, 
/*36516*/           OPC_EmitInteger, MVT::i1, 0, 
/*36519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36542*/         0, // EndSwitchType
/*36543*/       /*Scope*/ 27|128,1/*155*/, /*->36700*/
/*36545*/         OPC_CheckChild2Type, MVT::v16f32,
/*36547*/         OPC_RecordChild3, // #2 = $rsrc
/*36548*/         OPC_CheckChild3Type, MVT::v8i32,
/*36550*/         OPC_RecordChild4, // #3 = $sampler
/*36551*/         OPC_RecordChild5, // #4 = $dmask
/*36552*/         OPC_RecordChild6, // #5 = $unorm
/*36553*/         OPC_RecordChild7, // #6 = $glc
/*36554*/         OPC_MoveChild, 8,
/*36556*/         OPC_RecordNode, // #7 = $slc
/*36557*/         OPC_MoveParent,
/*36558*/         OPC_MoveChild, 9,
/*36560*/         OPC_RecordNode, // #8 = $lwe
/*36561*/         OPC_MoveParent,
/*36562*/         OPC_MoveChild, 10,
/*36564*/         OPC_RecordNode, // #9 = $da
/*36565*/         OPC_MoveParent,
/*36566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36611
/*36569*/           OPC_EmitMergeInputChains1_0,
/*36570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36582*/           OPC_EmitInteger, MVT::i1, 0, 
/*36585*/           OPC_EmitInteger, MVT::i1, 0, 
/*36588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36611*/         /*SwitchType*/ 42, MVT::v2f32,// ->36655
/*36613*/           OPC_EmitMergeInputChains1_0,
/*36614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36626*/           OPC_EmitInteger, MVT::i1, 0, 
/*36629*/           OPC_EmitInteger, MVT::i1, 0, 
/*36632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36655*/         /*SwitchType*/ 42, MVT::v4f32,// ->36699
/*36657*/           OPC_EmitMergeInputChains1_0,
/*36658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36670*/           OPC_EmitInteger, MVT::i1, 0, 
/*36673*/           OPC_EmitInteger, MVT::i1, 0, 
/*36676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36699*/         0, // EndSwitchType
/*36700*/       0, /*End of Scope*/
/*36701*/     /*Scope*/ 23|128,6/*791*/, /*->37494*/
/*36703*/       OPC_CheckChild1Integer, 94|128,3/*478*/, 
/*36706*/       OPC_RecordChild2, // #1 = $addr
/*36707*/       OPC_Scope, 27|128,1/*155*/, /*->36865*/ // 5 children in Scope
/*36710*/         OPC_CheckChild2Type, MVT::f32,
/*36712*/         OPC_RecordChild3, // #2 = $rsrc
/*36713*/         OPC_CheckChild3Type, MVT::v8i32,
/*36715*/         OPC_RecordChild4, // #3 = $sampler
/*36716*/         OPC_RecordChild5, // #4 = $dmask
/*36717*/         OPC_RecordChild6, // #5 = $unorm
/*36718*/         OPC_RecordChild7, // #6 = $glc
/*36719*/         OPC_MoveChild, 8,
/*36721*/         OPC_RecordNode, // #7 = $slc
/*36722*/         OPC_MoveParent,
/*36723*/         OPC_MoveChild, 9,
/*36725*/         OPC_RecordNode, // #8 = $lwe
/*36726*/         OPC_MoveParent,
/*36727*/         OPC_MoveChild, 10,
/*36729*/         OPC_RecordNode, // #9 = $da
/*36730*/         OPC_MoveParent,
/*36731*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36776
/*36734*/           OPC_EmitMergeInputChains1_0,
/*36735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36747*/           OPC_EmitInteger, MVT::i1, 0, 
/*36750*/           OPC_EmitInteger, MVT::i1, 0, 
/*36753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36776*/         /*SwitchType*/ 42, MVT::v2f32,// ->36820
/*36778*/           OPC_EmitMergeInputChains1_0,
/*36779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36791*/           OPC_EmitInteger, MVT::i1, 0, 
/*36794*/           OPC_EmitInteger, MVT::i1, 0, 
/*36797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36820*/         /*SwitchType*/ 42, MVT::v4f32,// ->36864
/*36822*/           OPC_EmitMergeInputChains1_0,
/*36823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36835*/           OPC_EmitInteger, MVT::i1, 0, 
/*36838*/           OPC_EmitInteger, MVT::i1, 0, 
/*36841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36864*/         0, // EndSwitchType
/*36865*/       /*Scope*/ 27|128,1/*155*/, /*->37022*/
/*36867*/         OPC_CheckChild2Type, MVT::v2f32,
/*36869*/         OPC_RecordChild3, // #2 = $rsrc
/*36870*/         OPC_CheckChild3Type, MVT::v8i32,
/*36872*/         OPC_RecordChild4, // #3 = $sampler
/*36873*/         OPC_RecordChild5, // #4 = $dmask
/*36874*/         OPC_RecordChild6, // #5 = $unorm
/*36875*/         OPC_RecordChild7, // #6 = $glc
/*36876*/         OPC_MoveChild, 8,
/*36878*/         OPC_RecordNode, // #7 = $slc
/*36879*/         OPC_MoveParent,
/*36880*/         OPC_MoveChild, 9,
/*36882*/         OPC_RecordNode, // #8 = $lwe
/*36883*/         OPC_MoveParent,
/*36884*/         OPC_MoveChild, 10,
/*36886*/         OPC_RecordNode, // #9 = $da
/*36887*/         OPC_MoveParent,
/*36888*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36933
/*36891*/           OPC_EmitMergeInputChains1_0,
/*36892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36904*/           OPC_EmitInteger, MVT::i1, 0, 
/*36907*/           OPC_EmitInteger, MVT::i1, 0, 
/*36910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36933*/         /*SwitchType*/ 42, MVT::v2f32,// ->36977
/*36935*/           OPC_EmitMergeInputChains1_0,
/*36936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36948*/           OPC_EmitInteger, MVT::i1, 0, 
/*36951*/           OPC_EmitInteger, MVT::i1, 0, 
/*36954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36977*/         /*SwitchType*/ 42, MVT::v4f32,// ->37021
/*36979*/           OPC_EmitMergeInputChains1_0,
/*36980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36992*/           OPC_EmitInteger, MVT::i1, 0, 
/*36995*/           OPC_EmitInteger, MVT::i1, 0, 
/*36998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37021*/         0, // EndSwitchType
/*37022*/       /*Scope*/ 27|128,1/*155*/, /*->37179*/
/*37024*/         OPC_CheckChild2Type, MVT::v4f32,
/*37026*/         OPC_RecordChild3, // #2 = $rsrc
/*37027*/         OPC_CheckChild3Type, MVT::v8i32,
/*37029*/         OPC_RecordChild4, // #3 = $sampler
/*37030*/         OPC_RecordChild5, // #4 = $dmask
/*37031*/         OPC_RecordChild6, // #5 = $unorm
/*37032*/         OPC_RecordChild7, // #6 = $glc
/*37033*/         OPC_MoveChild, 8,
/*37035*/         OPC_RecordNode, // #7 = $slc
/*37036*/         OPC_MoveParent,
/*37037*/         OPC_MoveChild, 9,
/*37039*/         OPC_RecordNode, // #8 = $lwe
/*37040*/         OPC_MoveParent,
/*37041*/         OPC_MoveChild, 10,
/*37043*/         OPC_RecordNode, // #9 = $da
/*37044*/         OPC_MoveParent,
/*37045*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37090
/*37048*/           OPC_EmitMergeInputChains1_0,
/*37049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37061*/           OPC_EmitInteger, MVT::i1, 0, 
/*37064*/           OPC_EmitInteger, MVT::i1, 0, 
/*37067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37090*/         /*SwitchType*/ 42, MVT::v2f32,// ->37134
/*37092*/           OPC_EmitMergeInputChains1_0,
/*37093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37105*/           OPC_EmitInteger, MVT::i1, 0, 
/*37108*/           OPC_EmitInteger, MVT::i1, 0, 
/*37111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37134*/         /*SwitchType*/ 42, MVT::v4f32,// ->37178
/*37136*/           OPC_EmitMergeInputChains1_0,
/*37137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37149*/           OPC_EmitInteger, MVT::i1, 0, 
/*37152*/           OPC_EmitInteger, MVT::i1, 0, 
/*37155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37178*/         0, // EndSwitchType
/*37179*/       /*Scope*/ 27|128,1/*155*/, /*->37336*/
/*37181*/         OPC_CheckChild2Type, MVT::v8f32,
/*37183*/         OPC_RecordChild3, // #2 = $rsrc
/*37184*/         OPC_CheckChild3Type, MVT::v8i32,
/*37186*/         OPC_RecordChild4, // #3 = $sampler
/*37187*/         OPC_RecordChild5, // #4 = $dmask
/*37188*/         OPC_RecordChild6, // #5 = $unorm
/*37189*/         OPC_RecordChild7, // #6 = $glc
/*37190*/         OPC_MoveChild, 8,
/*37192*/         OPC_RecordNode, // #7 = $slc
/*37193*/         OPC_MoveParent,
/*37194*/         OPC_MoveChild, 9,
/*37196*/         OPC_RecordNode, // #8 = $lwe
/*37197*/         OPC_MoveParent,
/*37198*/         OPC_MoveChild, 10,
/*37200*/         OPC_RecordNode, // #9 = $da
/*37201*/         OPC_MoveParent,
/*37202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37247
/*37205*/           OPC_EmitMergeInputChains1_0,
/*37206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37218*/           OPC_EmitInteger, MVT::i1, 0, 
/*37221*/           OPC_EmitInteger, MVT::i1, 0, 
/*37224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37247*/         /*SwitchType*/ 42, MVT::v2f32,// ->37291
/*37249*/           OPC_EmitMergeInputChains1_0,
/*37250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37262*/           OPC_EmitInteger, MVT::i1, 0, 
/*37265*/           OPC_EmitInteger, MVT::i1, 0, 
/*37268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37291*/         /*SwitchType*/ 42, MVT::v4f32,// ->37335
/*37293*/           OPC_EmitMergeInputChains1_0,
/*37294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37306*/           OPC_EmitInteger, MVT::i1, 0, 
/*37309*/           OPC_EmitInteger, MVT::i1, 0, 
/*37312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37335*/         0, // EndSwitchType
/*37336*/       /*Scope*/ 27|128,1/*155*/, /*->37493*/
/*37338*/         OPC_CheckChild2Type, MVT::v16f32,
/*37340*/         OPC_RecordChild3, // #2 = $rsrc
/*37341*/         OPC_CheckChild3Type, MVT::v8i32,
/*37343*/         OPC_RecordChild4, // #3 = $sampler
/*37344*/         OPC_RecordChild5, // #4 = $dmask
/*37345*/         OPC_RecordChild6, // #5 = $unorm
/*37346*/         OPC_RecordChild7, // #6 = $glc
/*37347*/         OPC_MoveChild, 8,
/*37349*/         OPC_RecordNode, // #7 = $slc
/*37350*/         OPC_MoveParent,
/*37351*/         OPC_MoveChild, 9,
/*37353*/         OPC_RecordNode, // #8 = $lwe
/*37354*/         OPC_MoveParent,
/*37355*/         OPC_MoveChild, 10,
/*37357*/         OPC_RecordNode, // #9 = $da
/*37358*/         OPC_MoveParent,
/*37359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37404
/*37362*/           OPC_EmitMergeInputChains1_0,
/*37363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37375*/           OPC_EmitInteger, MVT::i1, 0, 
/*37378*/           OPC_EmitInteger, MVT::i1, 0, 
/*37381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37404*/         /*SwitchType*/ 42, MVT::v2f32,// ->37448
/*37406*/           OPC_EmitMergeInputChains1_0,
/*37407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37419*/           OPC_EmitInteger, MVT::i1, 0, 
/*37422*/           OPC_EmitInteger, MVT::i1, 0, 
/*37425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37448*/         /*SwitchType*/ 42, MVT::v4f32,// ->37492
/*37450*/           OPC_EmitMergeInputChains1_0,
/*37451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37463*/           OPC_EmitInteger, MVT::i1, 0, 
/*37466*/           OPC_EmitInteger, MVT::i1, 0, 
/*37469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37492*/         0, // EndSwitchType
/*37493*/       0, /*End of Scope*/
/*37494*/     /*Scope*/ 23|128,6/*791*/, /*->38287*/
/*37496*/       OPC_CheckChild1Integer, 95|128,3/*479*/, 
/*37499*/       OPC_RecordChild2, // #1 = $addr
/*37500*/       OPC_Scope, 27|128,1/*155*/, /*->37658*/ // 5 children in Scope
/*37503*/         OPC_CheckChild2Type, MVT::f32,
/*37505*/         OPC_RecordChild3, // #2 = $rsrc
/*37506*/         OPC_CheckChild3Type, MVT::v8i32,
/*37508*/         OPC_RecordChild4, // #3 = $sampler
/*37509*/         OPC_RecordChild5, // #4 = $dmask
/*37510*/         OPC_RecordChild6, // #5 = $unorm
/*37511*/         OPC_RecordChild7, // #6 = $glc
/*37512*/         OPC_MoveChild, 8,
/*37514*/         OPC_RecordNode, // #7 = $slc
/*37515*/         OPC_MoveParent,
/*37516*/         OPC_MoveChild, 9,
/*37518*/         OPC_RecordNode, // #8 = $lwe
/*37519*/         OPC_MoveParent,
/*37520*/         OPC_MoveChild, 10,
/*37522*/         OPC_RecordNode, // #9 = $da
/*37523*/         OPC_MoveParent,
/*37524*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37569
/*37527*/           OPC_EmitMergeInputChains1_0,
/*37528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37540*/           OPC_EmitInteger, MVT::i1, 0, 
/*37543*/           OPC_EmitInteger, MVT::i1, 0, 
/*37546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37569*/         /*SwitchType*/ 42, MVT::v2f32,// ->37613
/*37571*/           OPC_EmitMergeInputChains1_0,
/*37572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37584*/           OPC_EmitInteger, MVT::i1, 0, 
/*37587*/           OPC_EmitInteger, MVT::i1, 0, 
/*37590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37613*/         /*SwitchType*/ 42, MVT::v4f32,// ->37657
/*37615*/           OPC_EmitMergeInputChains1_0,
/*37616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37628*/           OPC_EmitInteger, MVT::i1, 0, 
/*37631*/           OPC_EmitInteger, MVT::i1, 0, 
/*37634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37657*/         0, // EndSwitchType
/*37658*/       /*Scope*/ 27|128,1/*155*/, /*->37815*/
/*37660*/         OPC_CheckChild2Type, MVT::v2f32,
/*37662*/         OPC_RecordChild3, // #2 = $rsrc
/*37663*/         OPC_CheckChild3Type, MVT::v8i32,
/*37665*/         OPC_RecordChild4, // #3 = $sampler
/*37666*/         OPC_RecordChild5, // #4 = $dmask
/*37667*/         OPC_RecordChild6, // #5 = $unorm
/*37668*/         OPC_RecordChild7, // #6 = $glc
/*37669*/         OPC_MoveChild, 8,
/*37671*/         OPC_RecordNode, // #7 = $slc
/*37672*/         OPC_MoveParent,
/*37673*/         OPC_MoveChild, 9,
/*37675*/         OPC_RecordNode, // #8 = $lwe
/*37676*/         OPC_MoveParent,
/*37677*/         OPC_MoveChild, 10,
/*37679*/         OPC_RecordNode, // #9 = $da
/*37680*/         OPC_MoveParent,
/*37681*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37726
/*37684*/           OPC_EmitMergeInputChains1_0,
/*37685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37697*/           OPC_EmitInteger, MVT::i1, 0, 
/*37700*/           OPC_EmitInteger, MVT::i1, 0, 
/*37703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37726*/         /*SwitchType*/ 42, MVT::v2f32,// ->37770
/*37728*/           OPC_EmitMergeInputChains1_0,
/*37729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37741*/           OPC_EmitInteger, MVT::i1, 0, 
/*37744*/           OPC_EmitInteger, MVT::i1, 0, 
/*37747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37770*/         /*SwitchType*/ 42, MVT::v4f32,// ->37814
/*37772*/           OPC_EmitMergeInputChains1_0,
/*37773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37785*/           OPC_EmitInteger, MVT::i1, 0, 
/*37788*/           OPC_EmitInteger, MVT::i1, 0, 
/*37791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37814*/         0, // EndSwitchType
/*37815*/       /*Scope*/ 27|128,1/*155*/, /*->37972*/
/*37817*/         OPC_CheckChild2Type, MVT::v4f32,
/*37819*/         OPC_RecordChild3, // #2 = $rsrc
/*37820*/         OPC_CheckChild3Type, MVT::v8i32,
/*37822*/         OPC_RecordChild4, // #3 = $sampler
/*37823*/         OPC_RecordChild5, // #4 = $dmask
/*37824*/         OPC_RecordChild6, // #5 = $unorm
/*37825*/         OPC_RecordChild7, // #6 = $glc
/*37826*/         OPC_MoveChild, 8,
/*37828*/         OPC_RecordNode, // #7 = $slc
/*37829*/         OPC_MoveParent,
/*37830*/         OPC_MoveChild, 9,
/*37832*/         OPC_RecordNode, // #8 = $lwe
/*37833*/         OPC_MoveParent,
/*37834*/         OPC_MoveChild, 10,
/*37836*/         OPC_RecordNode, // #9 = $da
/*37837*/         OPC_MoveParent,
/*37838*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37883
/*37841*/           OPC_EmitMergeInputChains1_0,
/*37842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37854*/           OPC_EmitInteger, MVT::i1, 0, 
/*37857*/           OPC_EmitInteger, MVT::i1, 0, 
/*37860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37883*/         /*SwitchType*/ 42, MVT::v2f32,// ->37927
/*37885*/           OPC_EmitMergeInputChains1_0,
/*37886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37898*/           OPC_EmitInteger, MVT::i1, 0, 
/*37901*/           OPC_EmitInteger, MVT::i1, 0, 
/*37904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37927*/         /*SwitchType*/ 42, MVT::v4f32,// ->37971
/*37929*/           OPC_EmitMergeInputChains1_0,
/*37930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37942*/           OPC_EmitInteger, MVT::i1, 0, 
/*37945*/           OPC_EmitInteger, MVT::i1, 0, 
/*37948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37971*/         0, // EndSwitchType
/*37972*/       /*Scope*/ 27|128,1/*155*/, /*->38129*/
/*37974*/         OPC_CheckChild2Type, MVT::v8f32,
/*37976*/         OPC_RecordChild3, // #2 = $rsrc
/*37977*/         OPC_CheckChild3Type, MVT::v8i32,
/*37979*/         OPC_RecordChild4, // #3 = $sampler
/*37980*/         OPC_RecordChild5, // #4 = $dmask
/*37981*/         OPC_RecordChild6, // #5 = $unorm
/*37982*/         OPC_RecordChild7, // #6 = $glc
/*37983*/         OPC_MoveChild, 8,
/*37985*/         OPC_RecordNode, // #7 = $slc
/*37986*/         OPC_MoveParent,
/*37987*/         OPC_MoveChild, 9,
/*37989*/         OPC_RecordNode, // #8 = $lwe
/*37990*/         OPC_MoveParent,
/*37991*/         OPC_MoveChild, 10,
/*37993*/         OPC_RecordNode, // #9 = $da
/*37994*/         OPC_MoveParent,
/*37995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38040
/*37998*/           OPC_EmitMergeInputChains1_0,
/*37999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38011*/           OPC_EmitInteger, MVT::i1, 0, 
/*38014*/           OPC_EmitInteger, MVT::i1, 0, 
/*38017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38040*/         /*SwitchType*/ 42, MVT::v2f32,// ->38084
/*38042*/           OPC_EmitMergeInputChains1_0,
/*38043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38055*/           OPC_EmitInteger, MVT::i1, 0, 
/*38058*/           OPC_EmitInteger, MVT::i1, 0, 
/*38061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38084*/         /*SwitchType*/ 42, MVT::v4f32,// ->38128
/*38086*/           OPC_EmitMergeInputChains1_0,
/*38087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38099*/           OPC_EmitInteger, MVT::i1, 0, 
/*38102*/           OPC_EmitInteger, MVT::i1, 0, 
/*38105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38128*/         0, // EndSwitchType
/*38129*/       /*Scope*/ 27|128,1/*155*/, /*->38286*/
/*38131*/         OPC_CheckChild2Type, MVT::v16f32,
/*38133*/         OPC_RecordChild3, // #2 = $rsrc
/*38134*/         OPC_CheckChild3Type, MVT::v8i32,
/*38136*/         OPC_RecordChild4, // #3 = $sampler
/*38137*/         OPC_RecordChild5, // #4 = $dmask
/*38138*/         OPC_RecordChild6, // #5 = $unorm
/*38139*/         OPC_RecordChild7, // #6 = $glc
/*38140*/         OPC_MoveChild, 8,
/*38142*/         OPC_RecordNode, // #7 = $slc
/*38143*/         OPC_MoveParent,
/*38144*/         OPC_MoveChild, 9,
/*38146*/         OPC_RecordNode, // #8 = $lwe
/*38147*/         OPC_MoveParent,
/*38148*/         OPC_MoveChild, 10,
/*38150*/         OPC_RecordNode, // #9 = $da
/*38151*/         OPC_MoveParent,
/*38152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38197
/*38155*/           OPC_EmitMergeInputChains1_0,
/*38156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38168*/           OPC_EmitInteger, MVT::i1, 0, 
/*38171*/           OPC_EmitInteger, MVT::i1, 0, 
/*38174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38197*/         /*SwitchType*/ 42, MVT::v2f32,// ->38241
/*38199*/           OPC_EmitMergeInputChains1_0,
/*38200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38212*/           OPC_EmitInteger, MVT::i1, 0, 
/*38215*/           OPC_EmitInteger, MVT::i1, 0, 
/*38218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38241*/         /*SwitchType*/ 42, MVT::v4f32,// ->38285
/*38243*/           OPC_EmitMergeInputChains1_0,
/*38244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38256*/           OPC_EmitInteger, MVT::i1, 0, 
/*38259*/           OPC_EmitInteger, MVT::i1, 0, 
/*38262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38285*/         0, // EndSwitchType
/*38286*/       0, /*End of Scope*/
/*38287*/     /*Scope*/ 23|128,6/*791*/, /*->39080*/
/*38289*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*38292*/       OPC_RecordChild2, // #1 = $addr
/*38293*/       OPC_Scope, 27|128,1/*155*/, /*->38451*/ // 5 children in Scope
/*38296*/         OPC_CheckChild2Type, MVT::f32,
/*38298*/         OPC_RecordChild3, // #2 = $rsrc
/*38299*/         OPC_CheckChild3Type, MVT::v8i32,
/*38301*/         OPC_RecordChild4, // #3 = $sampler
/*38302*/         OPC_RecordChild5, // #4 = $dmask
/*38303*/         OPC_RecordChild6, // #5 = $unorm
/*38304*/         OPC_RecordChild7, // #6 = $glc
/*38305*/         OPC_MoveChild, 8,
/*38307*/         OPC_RecordNode, // #7 = $slc
/*38308*/         OPC_MoveParent,
/*38309*/         OPC_MoveChild, 9,
/*38311*/         OPC_RecordNode, // #8 = $lwe
/*38312*/         OPC_MoveParent,
/*38313*/         OPC_MoveChild, 10,
/*38315*/         OPC_RecordNode, // #9 = $da
/*38316*/         OPC_MoveParent,
/*38317*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38362
/*38320*/           OPC_EmitMergeInputChains1_0,
/*38321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38333*/           OPC_EmitInteger, MVT::i1, 0, 
/*38336*/           OPC_EmitInteger, MVT::i1, 0, 
/*38339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38362*/         /*SwitchType*/ 42, MVT::v2f32,// ->38406
/*38364*/           OPC_EmitMergeInputChains1_0,
/*38365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38377*/           OPC_EmitInteger, MVT::i1, 0, 
/*38380*/           OPC_EmitInteger, MVT::i1, 0, 
/*38383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38406*/         /*SwitchType*/ 42, MVT::v4f32,// ->38450
/*38408*/           OPC_EmitMergeInputChains1_0,
/*38409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38421*/           OPC_EmitInteger, MVT::i1, 0, 
/*38424*/           OPC_EmitInteger, MVT::i1, 0, 
/*38427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38450*/         0, // EndSwitchType
/*38451*/       /*Scope*/ 27|128,1/*155*/, /*->38608*/
/*38453*/         OPC_CheckChild2Type, MVT::v2f32,
/*38455*/         OPC_RecordChild3, // #2 = $rsrc
/*38456*/         OPC_CheckChild3Type, MVT::v8i32,
/*38458*/         OPC_RecordChild4, // #3 = $sampler
/*38459*/         OPC_RecordChild5, // #4 = $dmask
/*38460*/         OPC_RecordChild6, // #5 = $unorm
/*38461*/         OPC_RecordChild7, // #6 = $glc
/*38462*/         OPC_MoveChild, 8,
/*38464*/         OPC_RecordNode, // #7 = $slc
/*38465*/         OPC_MoveParent,
/*38466*/         OPC_MoveChild, 9,
/*38468*/         OPC_RecordNode, // #8 = $lwe
/*38469*/         OPC_MoveParent,
/*38470*/         OPC_MoveChild, 10,
/*38472*/         OPC_RecordNode, // #9 = $da
/*38473*/         OPC_MoveParent,
/*38474*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38519
/*38477*/           OPC_EmitMergeInputChains1_0,
/*38478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38490*/           OPC_EmitInteger, MVT::i1, 0, 
/*38493*/           OPC_EmitInteger, MVT::i1, 0, 
/*38496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38519*/         /*SwitchType*/ 42, MVT::v2f32,// ->38563
/*38521*/           OPC_EmitMergeInputChains1_0,
/*38522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38534*/           OPC_EmitInteger, MVT::i1, 0, 
/*38537*/           OPC_EmitInteger, MVT::i1, 0, 
/*38540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38563*/         /*SwitchType*/ 42, MVT::v4f32,// ->38607
/*38565*/           OPC_EmitMergeInputChains1_0,
/*38566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38578*/           OPC_EmitInteger, MVT::i1, 0, 
/*38581*/           OPC_EmitInteger, MVT::i1, 0, 
/*38584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38607*/         0, // EndSwitchType
/*38608*/       /*Scope*/ 27|128,1/*155*/, /*->38765*/
/*38610*/         OPC_CheckChild2Type, MVT::v4f32,
/*38612*/         OPC_RecordChild3, // #2 = $rsrc
/*38613*/         OPC_CheckChild3Type, MVT::v8i32,
/*38615*/         OPC_RecordChild4, // #3 = $sampler
/*38616*/         OPC_RecordChild5, // #4 = $dmask
/*38617*/         OPC_RecordChild6, // #5 = $unorm
/*38618*/         OPC_RecordChild7, // #6 = $glc
/*38619*/         OPC_MoveChild, 8,
/*38621*/         OPC_RecordNode, // #7 = $slc
/*38622*/         OPC_MoveParent,
/*38623*/         OPC_MoveChild, 9,
/*38625*/         OPC_RecordNode, // #8 = $lwe
/*38626*/         OPC_MoveParent,
/*38627*/         OPC_MoveChild, 10,
/*38629*/         OPC_RecordNode, // #9 = $da
/*38630*/         OPC_MoveParent,
/*38631*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38676
/*38634*/           OPC_EmitMergeInputChains1_0,
/*38635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38647*/           OPC_EmitInteger, MVT::i1, 0, 
/*38650*/           OPC_EmitInteger, MVT::i1, 0, 
/*38653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38676*/         /*SwitchType*/ 42, MVT::v2f32,// ->38720
/*38678*/           OPC_EmitMergeInputChains1_0,
/*38679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38691*/           OPC_EmitInteger, MVT::i1, 0, 
/*38694*/           OPC_EmitInteger, MVT::i1, 0, 
/*38697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38720*/         /*SwitchType*/ 42, MVT::v4f32,// ->38764
/*38722*/           OPC_EmitMergeInputChains1_0,
/*38723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38735*/           OPC_EmitInteger, MVT::i1, 0, 
/*38738*/           OPC_EmitInteger, MVT::i1, 0, 
/*38741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38764*/         0, // EndSwitchType
/*38765*/       /*Scope*/ 27|128,1/*155*/, /*->38922*/
/*38767*/         OPC_CheckChild2Type, MVT::v8f32,
/*38769*/         OPC_RecordChild3, // #2 = $rsrc
/*38770*/         OPC_CheckChild3Type, MVT::v8i32,
/*38772*/         OPC_RecordChild4, // #3 = $sampler
/*38773*/         OPC_RecordChild5, // #4 = $dmask
/*38774*/         OPC_RecordChild6, // #5 = $unorm
/*38775*/         OPC_RecordChild7, // #6 = $glc
/*38776*/         OPC_MoveChild, 8,
/*38778*/         OPC_RecordNode, // #7 = $slc
/*38779*/         OPC_MoveParent,
/*38780*/         OPC_MoveChild, 9,
/*38782*/         OPC_RecordNode, // #8 = $lwe
/*38783*/         OPC_MoveParent,
/*38784*/         OPC_MoveChild, 10,
/*38786*/         OPC_RecordNode, // #9 = $da
/*38787*/         OPC_MoveParent,
/*38788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38833
/*38791*/           OPC_EmitMergeInputChains1_0,
/*38792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38804*/           OPC_EmitInteger, MVT::i1, 0, 
/*38807*/           OPC_EmitInteger, MVT::i1, 0, 
/*38810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38833*/         /*SwitchType*/ 42, MVT::v2f32,// ->38877
/*38835*/           OPC_EmitMergeInputChains1_0,
/*38836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38848*/           OPC_EmitInteger, MVT::i1, 0, 
/*38851*/           OPC_EmitInteger, MVT::i1, 0, 
/*38854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38877*/         /*SwitchType*/ 42, MVT::v4f32,// ->38921
/*38879*/           OPC_EmitMergeInputChains1_0,
/*38880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38892*/           OPC_EmitInteger, MVT::i1, 0, 
/*38895*/           OPC_EmitInteger, MVT::i1, 0, 
/*38898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38921*/         0, // EndSwitchType
/*38922*/       /*Scope*/ 27|128,1/*155*/, /*->39079*/
/*38924*/         OPC_CheckChild2Type, MVT::v16f32,
/*38926*/         OPC_RecordChild3, // #2 = $rsrc
/*38927*/         OPC_CheckChild3Type, MVT::v8i32,
/*38929*/         OPC_RecordChild4, // #3 = $sampler
/*38930*/         OPC_RecordChild5, // #4 = $dmask
/*38931*/         OPC_RecordChild6, // #5 = $unorm
/*38932*/         OPC_RecordChild7, // #6 = $glc
/*38933*/         OPC_MoveChild, 8,
/*38935*/         OPC_RecordNode, // #7 = $slc
/*38936*/         OPC_MoveParent,
/*38937*/         OPC_MoveChild, 9,
/*38939*/         OPC_RecordNode, // #8 = $lwe
/*38940*/         OPC_MoveParent,
/*38941*/         OPC_MoveChild, 10,
/*38943*/         OPC_RecordNode, // #9 = $da
/*38944*/         OPC_MoveParent,
/*38945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38990
/*38948*/           OPC_EmitMergeInputChains1_0,
/*38949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38961*/           OPC_EmitInteger, MVT::i1, 0, 
/*38964*/           OPC_EmitInteger, MVT::i1, 0, 
/*38967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38990*/         /*SwitchType*/ 42, MVT::v2f32,// ->39034
/*38992*/           OPC_EmitMergeInputChains1_0,
/*38993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39005*/           OPC_EmitInteger, MVT::i1, 0, 
/*39008*/           OPC_EmitInteger, MVT::i1, 0, 
/*39011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39034*/         /*SwitchType*/ 42, MVT::v4f32,// ->39078
/*39036*/           OPC_EmitMergeInputChains1_0,
/*39037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39049*/           OPC_EmitInteger, MVT::i1, 0, 
/*39052*/           OPC_EmitInteger, MVT::i1, 0, 
/*39055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39078*/         0, // EndSwitchType
/*39079*/       0, /*End of Scope*/
/*39080*/     /*Scope*/ 23|128,6/*791*/, /*->39873*/
/*39082*/       OPC_CheckChild1Integer, 83|128,3/*467*/, 
/*39085*/       OPC_RecordChild2, // #1 = $addr
/*39086*/       OPC_Scope, 27|128,1/*155*/, /*->39244*/ // 5 children in Scope
/*39089*/         OPC_CheckChild2Type, MVT::f32,
/*39091*/         OPC_RecordChild3, // #2 = $rsrc
/*39092*/         OPC_CheckChild3Type, MVT::v8i32,
/*39094*/         OPC_RecordChild4, // #3 = $sampler
/*39095*/         OPC_RecordChild5, // #4 = $dmask
/*39096*/         OPC_RecordChild6, // #5 = $unorm
/*39097*/         OPC_RecordChild7, // #6 = $glc
/*39098*/         OPC_MoveChild, 8,
/*39100*/         OPC_RecordNode, // #7 = $slc
/*39101*/         OPC_MoveParent,
/*39102*/         OPC_MoveChild, 9,
/*39104*/         OPC_RecordNode, // #8 = $lwe
/*39105*/         OPC_MoveParent,
/*39106*/         OPC_MoveChild, 10,
/*39108*/         OPC_RecordNode, // #9 = $da
/*39109*/         OPC_MoveParent,
/*39110*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39155
/*39113*/           OPC_EmitMergeInputChains1_0,
/*39114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39126*/           OPC_EmitInteger, MVT::i1, 0, 
/*39129*/           OPC_EmitInteger, MVT::i1, 0, 
/*39132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39155*/         /*SwitchType*/ 42, MVT::v2f32,// ->39199
/*39157*/           OPC_EmitMergeInputChains1_0,
/*39158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39170*/           OPC_EmitInteger, MVT::i1, 0, 
/*39173*/           OPC_EmitInteger, MVT::i1, 0, 
/*39176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39199*/         /*SwitchType*/ 42, MVT::v4f32,// ->39243
/*39201*/           OPC_EmitMergeInputChains1_0,
/*39202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39214*/           OPC_EmitInteger, MVT::i1, 0, 
/*39217*/           OPC_EmitInteger, MVT::i1, 0, 
/*39220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39243*/         0, // EndSwitchType
/*39244*/       /*Scope*/ 27|128,1/*155*/, /*->39401*/
/*39246*/         OPC_CheckChild2Type, MVT::v2f32,
/*39248*/         OPC_RecordChild3, // #2 = $rsrc
/*39249*/         OPC_CheckChild3Type, MVT::v8i32,
/*39251*/         OPC_RecordChild4, // #3 = $sampler
/*39252*/         OPC_RecordChild5, // #4 = $dmask
/*39253*/         OPC_RecordChild6, // #5 = $unorm
/*39254*/         OPC_RecordChild7, // #6 = $glc
/*39255*/         OPC_MoveChild, 8,
/*39257*/         OPC_RecordNode, // #7 = $slc
/*39258*/         OPC_MoveParent,
/*39259*/         OPC_MoveChild, 9,
/*39261*/         OPC_RecordNode, // #8 = $lwe
/*39262*/         OPC_MoveParent,
/*39263*/         OPC_MoveChild, 10,
/*39265*/         OPC_RecordNode, // #9 = $da
/*39266*/         OPC_MoveParent,
/*39267*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39312
/*39270*/           OPC_EmitMergeInputChains1_0,
/*39271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39283*/           OPC_EmitInteger, MVT::i1, 0, 
/*39286*/           OPC_EmitInteger, MVT::i1, 0, 
/*39289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39312*/         /*SwitchType*/ 42, MVT::v2f32,// ->39356
/*39314*/           OPC_EmitMergeInputChains1_0,
/*39315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39327*/           OPC_EmitInteger, MVT::i1, 0, 
/*39330*/           OPC_EmitInteger, MVT::i1, 0, 
/*39333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39356*/         /*SwitchType*/ 42, MVT::v4f32,// ->39400
/*39358*/           OPC_EmitMergeInputChains1_0,
/*39359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39371*/           OPC_EmitInteger, MVT::i1, 0, 
/*39374*/           OPC_EmitInteger, MVT::i1, 0, 
/*39377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39400*/         0, // EndSwitchType
/*39401*/       /*Scope*/ 27|128,1/*155*/, /*->39558*/
/*39403*/         OPC_CheckChild2Type, MVT::v4f32,
/*39405*/         OPC_RecordChild3, // #2 = $rsrc
/*39406*/         OPC_CheckChild3Type, MVT::v8i32,
/*39408*/         OPC_RecordChild4, // #3 = $sampler
/*39409*/         OPC_RecordChild5, // #4 = $dmask
/*39410*/         OPC_RecordChild6, // #5 = $unorm
/*39411*/         OPC_RecordChild7, // #6 = $glc
/*39412*/         OPC_MoveChild, 8,
/*39414*/         OPC_RecordNode, // #7 = $slc
/*39415*/         OPC_MoveParent,
/*39416*/         OPC_MoveChild, 9,
/*39418*/         OPC_RecordNode, // #8 = $lwe
/*39419*/         OPC_MoveParent,
/*39420*/         OPC_MoveChild, 10,
/*39422*/         OPC_RecordNode, // #9 = $da
/*39423*/         OPC_MoveParent,
/*39424*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39469
/*39427*/           OPC_EmitMergeInputChains1_0,
/*39428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39440*/           OPC_EmitInteger, MVT::i1, 0, 
/*39443*/           OPC_EmitInteger, MVT::i1, 0, 
/*39446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39469*/         /*SwitchType*/ 42, MVT::v2f32,// ->39513
/*39471*/           OPC_EmitMergeInputChains1_0,
/*39472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39484*/           OPC_EmitInteger, MVT::i1, 0, 
/*39487*/           OPC_EmitInteger, MVT::i1, 0, 
/*39490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39513*/         /*SwitchType*/ 42, MVT::v4f32,// ->39557
/*39515*/           OPC_EmitMergeInputChains1_0,
/*39516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39528*/           OPC_EmitInteger, MVT::i1, 0, 
/*39531*/           OPC_EmitInteger, MVT::i1, 0, 
/*39534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39557*/         0, // EndSwitchType
/*39558*/       /*Scope*/ 27|128,1/*155*/, /*->39715*/
/*39560*/         OPC_CheckChild2Type, MVT::v8f32,
/*39562*/         OPC_RecordChild3, // #2 = $rsrc
/*39563*/         OPC_CheckChild3Type, MVT::v8i32,
/*39565*/         OPC_RecordChild4, // #3 = $sampler
/*39566*/         OPC_RecordChild5, // #4 = $dmask
/*39567*/         OPC_RecordChild6, // #5 = $unorm
/*39568*/         OPC_RecordChild7, // #6 = $glc
/*39569*/         OPC_MoveChild, 8,
/*39571*/         OPC_RecordNode, // #7 = $slc
/*39572*/         OPC_MoveParent,
/*39573*/         OPC_MoveChild, 9,
/*39575*/         OPC_RecordNode, // #8 = $lwe
/*39576*/         OPC_MoveParent,
/*39577*/         OPC_MoveChild, 10,
/*39579*/         OPC_RecordNode, // #9 = $da
/*39580*/         OPC_MoveParent,
/*39581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39626
/*39584*/           OPC_EmitMergeInputChains1_0,
/*39585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39597*/           OPC_EmitInteger, MVT::i1, 0, 
/*39600*/           OPC_EmitInteger, MVT::i1, 0, 
/*39603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39626*/         /*SwitchType*/ 42, MVT::v2f32,// ->39670
/*39628*/           OPC_EmitMergeInputChains1_0,
/*39629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39641*/           OPC_EmitInteger, MVT::i1, 0, 
/*39644*/           OPC_EmitInteger, MVT::i1, 0, 
/*39647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39670*/         /*SwitchType*/ 42, MVT::v4f32,// ->39714
/*39672*/           OPC_EmitMergeInputChains1_0,
/*39673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39685*/           OPC_EmitInteger, MVT::i1, 0, 
/*39688*/           OPC_EmitInteger, MVT::i1, 0, 
/*39691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39714*/         0, // EndSwitchType
/*39715*/       /*Scope*/ 27|128,1/*155*/, /*->39872*/
/*39717*/         OPC_CheckChild2Type, MVT::v16f32,
/*39719*/         OPC_RecordChild3, // #2 = $rsrc
/*39720*/         OPC_CheckChild3Type, MVT::v8i32,
/*39722*/         OPC_RecordChild4, // #3 = $sampler
/*39723*/         OPC_RecordChild5, // #4 = $dmask
/*39724*/         OPC_RecordChild6, // #5 = $unorm
/*39725*/         OPC_RecordChild7, // #6 = $glc
/*39726*/         OPC_MoveChild, 8,
/*39728*/         OPC_RecordNode, // #7 = $slc
/*39729*/         OPC_MoveParent,
/*39730*/         OPC_MoveChild, 9,
/*39732*/         OPC_RecordNode, // #8 = $lwe
/*39733*/         OPC_MoveParent,
/*39734*/         OPC_MoveChild, 10,
/*39736*/         OPC_RecordNode, // #9 = $da
/*39737*/         OPC_MoveParent,
/*39738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39783
/*39741*/           OPC_EmitMergeInputChains1_0,
/*39742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39754*/           OPC_EmitInteger, MVT::i1, 0, 
/*39757*/           OPC_EmitInteger, MVT::i1, 0, 
/*39760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39783*/         /*SwitchType*/ 42, MVT::v2f32,// ->39827
/*39785*/           OPC_EmitMergeInputChains1_0,
/*39786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39798*/           OPC_EmitInteger, MVT::i1, 0, 
/*39801*/           OPC_EmitInteger, MVT::i1, 0, 
/*39804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39827*/         /*SwitchType*/ 42, MVT::v4f32,// ->39871
/*39829*/           OPC_EmitMergeInputChains1_0,
/*39830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39842*/           OPC_EmitInteger, MVT::i1, 0, 
/*39845*/           OPC_EmitInteger, MVT::i1, 0, 
/*39848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39871*/         0, // EndSwitchType
/*39872*/       0, /*End of Scope*/
/*39873*/     /*Scope*/ 23|128,6/*791*/, /*->40666*/
/*39875*/       OPC_CheckChild1Integer, 85|128,3/*469*/, 
/*39878*/       OPC_RecordChild2, // #1 = $addr
/*39879*/       OPC_Scope, 27|128,1/*155*/, /*->40037*/ // 5 children in Scope
/*39882*/         OPC_CheckChild2Type, MVT::f32,
/*39884*/         OPC_RecordChild3, // #2 = $rsrc
/*39885*/         OPC_CheckChild3Type, MVT::v8i32,
/*39887*/         OPC_RecordChild4, // #3 = $sampler
/*39888*/         OPC_RecordChild5, // #4 = $dmask
/*39889*/         OPC_RecordChild6, // #5 = $unorm
/*39890*/         OPC_RecordChild7, // #6 = $glc
/*39891*/         OPC_MoveChild, 8,
/*39893*/         OPC_RecordNode, // #7 = $slc
/*39894*/         OPC_MoveParent,
/*39895*/         OPC_MoveChild, 9,
/*39897*/         OPC_RecordNode, // #8 = $lwe
/*39898*/         OPC_MoveParent,
/*39899*/         OPC_MoveChild, 10,
/*39901*/         OPC_RecordNode, // #9 = $da
/*39902*/         OPC_MoveParent,
/*39903*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39948
/*39906*/           OPC_EmitMergeInputChains1_0,
/*39907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39919*/           OPC_EmitInteger, MVT::i1, 0, 
/*39922*/           OPC_EmitInteger, MVT::i1, 0, 
/*39925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39948*/         /*SwitchType*/ 42, MVT::v2f32,// ->39992
/*39950*/           OPC_EmitMergeInputChains1_0,
/*39951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39963*/           OPC_EmitInteger, MVT::i1, 0, 
/*39966*/           OPC_EmitInteger, MVT::i1, 0, 
/*39969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39992*/         /*SwitchType*/ 42, MVT::v4f32,// ->40036
/*39994*/           OPC_EmitMergeInputChains1_0,
/*39995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40007*/           OPC_EmitInteger, MVT::i1, 0, 
/*40010*/           OPC_EmitInteger, MVT::i1, 0, 
/*40013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40036*/         0, // EndSwitchType
/*40037*/       /*Scope*/ 27|128,1/*155*/, /*->40194*/
/*40039*/         OPC_CheckChild2Type, MVT::v2f32,
/*40041*/         OPC_RecordChild3, // #2 = $rsrc
/*40042*/         OPC_CheckChild3Type, MVT::v8i32,
/*40044*/         OPC_RecordChild4, // #3 = $sampler
/*40045*/         OPC_RecordChild5, // #4 = $dmask
/*40046*/         OPC_RecordChild6, // #5 = $unorm
/*40047*/         OPC_RecordChild7, // #6 = $glc
/*40048*/         OPC_MoveChild, 8,
/*40050*/         OPC_RecordNode, // #7 = $slc
/*40051*/         OPC_MoveParent,
/*40052*/         OPC_MoveChild, 9,
/*40054*/         OPC_RecordNode, // #8 = $lwe
/*40055*/         OPC_MoveParent,
/*40056*/         OPC_MoveChild, 10,
/*40058*/         OPC_RecordNode, // #9 = $da
/*40059*/         OPC_MoveParent,
/*40060*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40105
/*40063*/           OPC_EmitMergeInputChains1_0,
/*40064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40076*/           OPC_EmitInteger, MVT::i1, 0, 
/*40079*/           OPC_EmitInteger, MVT::i1, 0, 
/*40082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40105*/         /*SwitchType*/ 42, MVT::v2f32,// ->40149
/*40107*/           OPC_EmitMergeInputChains1_0,
/*40108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40120*/           OPC_EmitInteger, MVT::i1, 0, 
/*40123*/           OPC_EmitInteger, MVT::i1, 0, 
/*40126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40149*/         /*SwitchType*/ 42, MVT::v4f32,// ->40193
/*40151*/           OPC_EmitMergeInputChains1_0,
/*40152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40164*/           OPC_EmitInteger, MVT::i1, 0, 
/*40167*/           OPC_EmitInteger, MVT::i1, 0, 
/*40170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40193*/         0, // EndSwitchType
/*40194*/       /*Scope*/ 27|128,1/*155*/, /*->40351*/
/*40196*/         OPC_CheckChild2Type, MVT::v4f32,
/*40198*/         OPC_RecordChild3, // #2 = $rsrc
/*40199*/         OPC_CheckChild3Type, MVT::v8i32,
/*40201*/         OPC_RecordChild4, // #3 = $sampler
/*40202*/         OPC_RecordChild5, // #4 = $dmask
/*40203*/         OPC_RecordChild6, // #5 = $unorm
/*40204*/         OPC_RecordChild7, // #6 = $glc
/*40205*/         OPC_MoveChild, 8,
/*40207*/         OPC_RecordNode, // #7 = $slc
/*40208*/         OPC_MoveParent,
/*40209*/         OPC_MoveChild, 9,
/*40211*/         OPC_RecordNode, // #8 = $lwe
/*40212*/         OPC_MoveParent,
/*40213*/         OPC_MoveChild, 10,
/*40215*/         OPC_RecordNode, // #9 = $da
/*40216*/         OPC_MoveParent,
/*40217*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40262
/*40220*/           OPC_EmitMergeInputChains1_0,
/*40221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40233*/           OPC_EmitInteger, MVT::i1, 0, 
/*40236*/           OPC_EmitInteger, MVT::i1, 0, 
/*40239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40262*/         /*SwitchType*/ 42, MVT::v2f32,// ->40306
/*40264*/           OPC_EmitMergeInputChains1_0,
/*40265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40277*/           OPC_EmitInteger, MVT::i1, 0, 
/*40280*/           OPC_EmitInteger, MVT::i1, 0, 
/*40283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40306*/         /*SwitchType*/ 42, MVT::v4f32,// ->40350
/*40308*/           OPC_EmitMergeInputChains1_0,
/*40309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40321*/           OPC_EmitInteger, MVT::i1, 0, 
/*40324*/           OPC_EmitInteger, MVT::i1, 0, 
/*40327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40350*/         0, // EndSwitchType
/*40351*/       /*Scope*/ 27|128,1/*155*/, /*->40508*/
/*40353*/         OPC_CheckChild2Type, MVT::v8f32,
/*40355*/         OPC_RecordChild3, // #2 = $rsrc
/*40356*/         OPC_CheckChild3Type, MVT::v8i32,
/*40358*/         OPC_RecordChild4, // #3 = $sampler
/*40359*/         OPC_RecordChild5, // #4 = $dmask
/*40360*/         OPC_RecordChild6, // #5 = $unorm
/*40361*/         OPC_RecordChild7, // #6 = $glc
/*40362*/         OPC_MoveChild, 8,
/*40364*/         OPC_RecordNode, // #7 = $slc
/*40365*/         OPC_MoveParent,
/*40366*/         OPC_MoveChild, 9,
/*40368*/         OPC_RecordNode, // #8 = $lwe
/*40369*/         OPC_MoveParent,
/*40370*/         OPC_MoveChild, 10,
/*40372*/         OPC_RecordNode, // #9 = $da
/*40373*/         OPC_MoveParent,
/*40374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40419
/*40377*/           OPC_EmitMergeInputChains1_0,
/*40378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40390*/           OPC_EmitInteger, MVT::i1, 0, 
/*40393*/           OPC_EmitInteger, MVT::i1, 0, 
/*40396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40419*/         /*SwitchType*/ 42, MVT::v2f32,// ->40463
/*40421*/           OPC_EmitMergeInputChains1_0,
/*40422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40434*/           OPC_EmitInteger, MVT::i1, 0, 
/*40437*/           OPC_EmitInteger, MVT::i1, 0, 
/*40440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40463*/         /*SwitchType*/ 42, MVT::v4f32,// ->40507
/*40465*/           OPC_EmitMergeInputChains1_0,
/*40466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40478*/           OPC_EmitInteger, MVT::i1, 0, 
/*40481*/           OPC_EmitInteger, MVT::i1, 0, 
/*40484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40507*/         0, // EndSwitchType
/*40508*/       /*Scope*/ 27|128,1/*155*/, /*->40665*/
/*40510*/         OPC_CheckChild2Type, MVT::v16f32,
/*40512*/         OPC_RecordChild3, // #2 = $rsrc
/*40513*/         OPC_CheckChild3Type, MVT::v8i32,
/*40515*/         OPC_RecordChild4, // #3 = $sampler
/*40516*/         OPC_RecordChild5, // #4 = $dmask
/*40517*/         OPC_RecordChild6, // #5 = $unorm
/*40518*/         OPC_RecordChild7, // #6 = $glc
/*40519*/         OPC_MoveChild, 8,
/*40521*/         OPC_RecordNode, // #7 = $slc
/*40522*/         OPC_MoveParent,
/*40523*/         OPC_MoveChild, 9,
/*40525*/         OPC_RecordNode, // #8 = $lwe
/*40526*/         OPC_MoveParent,
/*40527*/         OPC_MoveChild, 10,
/*40529*/         OPC_RecordNode, // #9 = $da
/*40530*/         OPC_MoveParent,
/*40531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40576
/*40534*/           OPC_EmitMergeInputChains1_0,
/*40535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40547*/           OPC_EmitInteger, MVT::i1, 0, 
/*40550*/           OPC_EmitInteger, MVT::i1, 0, 
/*40553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40576*/         /*SwitchType*/ 42, MVT::v2f32,// ->40620
/*40578*/           OPC_EmitMergeInputChains1_0,
/*40579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40591*/           OPC_EmitInteger, MVT::i1, 0, 
/*40594*/           OPC_EmitInteger, MVT::i1, 0, 
/*40597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40620*/         /*SwitchType*/ 42, MVT::v4f32,// ->40664
/*40622*/           OPC_EmitMergeInputChains1_0,
/*40623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40635*/           OPC_EmitInteger, MVT::i1, 0, 
/*40638*/           OPC_EmitInteger, MVT::i1, 0, 
/*40641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40664*/         0, // EndSwitchType
/*40665*/       0, /*End of Scope*/
/*40666*/     /*Scope*/ 23|128,6/*791*/, /*->41459*/
/*40668*/       OPC_CheckChild1Integer, 86|128,3/*470*/, 
/*40671*/       OPC_RecordChild2, // #1 = $addr
/*40672*/       OPC_Scope, 27|128,1/*155*/, /*->40830*/ // 5 children in Scope
/*40675*/         OPC_CheckChild2Type, MVT::f32,
/*40677*/         OPC_RecordChild3, // #2 = $rsrc
/*40678*/         OPC_CheckChild3Type, MVT::v8i32,
/*40680*/         OPC_RecordChild4, // #3 = $sampler
/*40681*/         OPC_RecordChild5, // #4 = $dmask
/*40682*/         OPC_RecordChild6, // #5 = $unorm
/*40683*/         OPC_RecordChild7, // #6 = $glc
/*40684*/         OPC_MoveChild, 8,
/*40686*/         OPC_RecordNode, // #7 = $slc
/*40687*/         OPC_MoveParent,
/*40688*/         OPC_MoveChild, 9,
/*40690*/         OPC_RecordNode, // #8 = $lwe
/*40691*/         OPC_MoveParent,
/*40692*/         OPC_MoveChild, 10,
/*40694*/         OPC_RecordNode, // #9 = $da
/*40695*/         OPC_MoveParent,
/*40696*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40741
/*40699*/           OPC_EmitMergeInputChains1_0,
/*40700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40712*/           OPC_EmitInteger, MVT::i1, 0, 
/*40715*/           OPC_EmitInteger, MVT::i1, 0, 
/*40718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40741*/         /*SwitchType*/ 42, MVT::v2f32,// ->40785
/*40743*/           OPC_EmitMergeInputChains1_0,
/*40744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40756*/           OPC_EmitInteger, MVT::i1, 0, 
/*40759*/           OPC_EmitInteger, MVT::i1, 0, 
/*40762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40785*/         /*SwitchType*/ 42, MVT::v4f32,// ->40829
/*40787*/           OPC_EmitMergeInputChains1_0,
/*40788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40800*/           OPC_EmitInteger, MVT::i1, 0, 
/*40803*/           OPC_EmitInteger, MVT::i1, 0, 
/*40806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40829*/         0, // EndSwitchType
/*40830*/       /*Scope*/ 27|128,1/*155*/, /*->40987*/
/*40832*/         OPC_CheckChild2Type, MVT::v2f32,
/*40834*/         OPC_RecordChild3, // #2 = $rsrc
/*40835*/         OPC_CheckChild3Type, MVT::v8i32,
/*40837*/         OPC_RecordChild4, // #3 = $sampler
/*40838*/         OPC_RecordChild5, // #4 = $dmask
/*40839*/         OPC_RecordChild6, // #5 = $unorm
/*40840*/         OPC_RecordChild7, // #6 = $glc
/*40841*/         OPC_MoveChild, 8,
/*40843*/         OPC_RecordNode, // #7 = $slc
/*40844*/         OPC_MoveParent,
/*40845*/         OPC_MoveChild, 9,
/*40847*/         OPC_RecordNode, // #8 = $lwe
/*40848*/         OPC_MoveParent,
/*40849*/         OPC_MoveChild, 10,
/*40851*/         OPC_RecordNode, // #9 = $da
/*40852*/         OPC_MoveParent,
/*40853*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40898
/*40856*/           OPC_EmitMergeInputChains1_0,
/*40857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40869*/           OPC_EmitInteger, MVT::i1, 0, 
/*40872*/           OPC_EmitInteger, MVT::i1, 0, 
/*40875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40898*/         /*SwitchType*/ 42, MVT::v2f32,// ->40942
/*40900*/           OPC_EmitMergeInputChains1_0,
/*40901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40913*/           OPC_EmitInteger, MVT::i1, 0, 
/*40916*/           OPC_EmitInteger, MVT::i1, 0, 
/*40919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40942*/         /*SwitchType*/ 42, MVT::v4f32,// ->40986
/*40944*/           OPC_EmitMergeInputChains1_0,
/*40945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40957*/           OPC_EmitInteger, MVT::i1, 0, 
/*40960*/           OPC_EmitInteger, MVT::i1, 0, 
/*40963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40986*/         0, // EndSwitchType
/*40987*/       /*Scope*/ 27|128,1/*155*/, /*->41144*/
/*40989*/         OPC_CheckChild2Type, MVT::v4f32,
/*40991*/         OPC_RecordChild3, // #2 = $rsrc
/*40992*/         OPC_CheckChild3Type, MVT::v8i32,
/*40994*/         OPC_RecordChild4, // #3 = $sampler
/*40995*/         OPC_RecordChild5, // #4 = $dmask
/*40996*/         OPC_RecordChild6, // #5 = $unorm
/*40997*/         OPC_RecordChild7, // #6 = $glc
/*40998*/         OPC_MoveChild, 8,
/*41000*/         OPC_RecordNode, // #7 = $slc
/*41001*/         OPC_MoveParent,
/*41002*/         OPC_MoveChild, 9,
/*41004*/         OPC_RecordNode, // #8 = $lwe
/*41005*/         OPC_MoveParent,
/*41006*/         OPC_MoveChild, 10,
/*41008*/         OPC_RecordNode, // #9 = $da
/*41009*/         OPC_MoveParent,
/*41010*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41055
/*41013*/           OPC_EmitMergeInputChains1_0,
/*41014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41026*/           OPC_EmitInteger, MVT::i1, 0, 
/*41029*/           OPC_EmitInteger, MVT::i1, 0, 
/*41032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41055*/         /*SwitchType*/ 42, MVT::v2f32,// ->41099
/*41057*/           OPC_EmitMergeInputChains1_0,
/*41058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41070*/           OPC_EmitInteger, MVT::i1, 0, 
/*41073*/           OPC_EmitInteger, MVT::i1, 0, 
/*41076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41099*/         /*SwitchType*/ 42, MVT::v4f32,// ->41143
/*41101*/           OPC_EmitMergeInputChains1_0,
/*41102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41114*/           OPC_EmitInteger, MVT::i1, 0, 
/*41117*/           OPC_EmitInteger, MVT::i1, 0, 
/*41120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41143*/         0, // EndSwitchType
/*41144*/       /*Scope*/ 27|128,1/*155*/, /*->41301*/
/*41146*/         OPC_CheckChild2Type, MVT::v8f32,
/*41148*/         OPC_RecordChild3, // #2 = $rsrc
/*41149*/         OPC_CheckChild3Type, MVT::v8i32,
/*41151*/         OPC_RecordChild4, // #3 = $sampler
/*41152*/         OPC_RecordChild5, // #4 = $dmask
/*41153*/         OPC_RecordChild6, // #5 = $unorm
/*41154*/         OPC_RecordChild7, // #6 = $glc
/*41155*/         OPC_MoveChild, 8,
/*41157*/         OPC_RecordNode, // #7 = $slc
/*41158*/         OPC_MoveParent,
/*41159*/         OPC_MoveChild, 9,
/*41161*/         OPC_RecordNode, // #8 = $lwe
/*41162*/         OPC_MoveParent,
/*41163*/         OPC_MoveChild, 10,
/*41165*/         OPC_RecordNode, // #9 = $da
/*41166*/         OPC_MoveParent,
/*41167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41212
/*41170*/           OPC_EmitMergeInputChains1_0,
/*41171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41183*/           OPC_EmitInteger, MVT::i1, 0, 
/*41186*/           OPC_EmitInteger, MVT::i1, 0, 
/*41189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41212*/         /*SwitchType*/ 42, MVT::v2f32,// ->41256
/*41214*/           OPC_EmitMergeInputChains1_0,
/*41215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41227*/           OPC_EmitInteger, MVT::i1, 0, 
/*41230*/           OPC_EmitInteger, MVT::i1, 0, 
/*41233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41256*/         /*SwitchType*/ 42, MVT::v4f32,// ->41300
/*41258*/           OPC_EmitMergeInputChains1_0,
/*41259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41271*/           OPC_EmitInteger, MVT::i1, 0, 
/*41274*/           OPC_EmitInteger, MVT::i1, 0, 
/*41277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41300*/         0, // EndSwitchType
/*41301*/       /*Scope*/ 27|128,1/*155*/, /*->41458*/
/*41303*/         OPC_CheckChild2Type, MVT::v16f32,
/*41305*/         OPC_RecordChild3, // #2 = $rsrc
/*41306*/         OPC_CheckChild3Type, MVT::v8i32,
/*41308*/         OPC_RecordChild4, // #3 = $sampler
/*41309*/         OPC_RecordChild5, // #4 = $dmask
/*41310*/         OPC_RecordChild6, // #5 = $unorm
/*41311*/         OPC_RecordChild7, // #6 = $glc
/*41312*/         OPC_MoveChild, 8,
/*41314*/         OPC_RecordNode, // #7 = $slc
/*41315*/         OPC_MoveParent,
/*41316*/         OPC_MoveChild, 9,
/*41318*/         OPC_RecordNode, // #8 = $lwe
/*41319*/         OPC_MoveParent,
/*41320*/         OPC_MoveChild, 10,
/*41322*/         OPC_RecordNode, // #9 = $da
/*41323*/         OPC_MoveParent,
/*41324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41369
/*41327*/           OPC_EmitMergeInputChains1_0,
/*41328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41340*/           OPC_EmitInteger, MVT::i1, 0, 
/*41343*/           OPC_EmitInteger, MVT::i1, 0, 
/*41346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41369*/         /*SwitchType*/ 42, MVT::v2f32,// ->41413
/*41371*/           OPC_EmitMergeInputChains1_0,
/*41372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41384*/           OPC_EmitInteger, MVT::i1, 0, 
/*41387*/           OPC_EmitInteger, MVT::i1, 0, 
/*41390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41413*/         /*SwitchType*/ 42, MVT::v4f32,// ->41457
/*41415*/           OPC_EmitMergeInputChains1_0,
/*41416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41428*/           OPC_EmitInteger, MVT::i1, 0, 
/*41431*/           OPC_EmitInteger, MVT::i1, 0, 
/*41434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41457*/         0, // EndSwitchType
/*41458*/       0, /*End of Scope*/
/*41459*/     /*Scope*/ 23|128,6/*791*/, /*->42252*/
/*41461*/       OPC_CheckChild1Integer, 89|128,3/*473*/, 
/*41464*/       OPC_RecordChild2, // #1 = $addr
/*41465*/       OPC_Scope, 27|128,1/*155*/, /*->41623*/ // 5 children in Scope
/*41468*/         OPC_CheckChild2Type, MVT::f32,
/*41470*/         OPC_RecordChild3, // #2 = $rsrc
/*41471*/         OPC_CheckChild3Type, MVT::v8i32,
/*41473*/         OPC_RecordChild4, // #3 = $sampler
/*41474*/         OPC_RecordChild5, // #4 = $dmask
/*41475*/         OPC_RecordChild6, // #5 = $unorm
/*41476*/         OPC_RecordChild7, // #6 = $glc
/*41477*/         OPC_MoveChild, 8,
/*41479*/         OPC_RecordNode, // #7 = $slc
/*41480*/         OPC_MoveParent,
/*41481*/         OPC_MoveChild, 9,
/*41483*/         OPC_RecordNode, // #8 = $lwe
/*41484*/         OPC_MoveParent,
/*41485*/         OPC_MoveChild, 10,
/*41487*/         OPC_RecordNode, // #9 = $da
/*41488*/         OPC_MoveParent,
/*41489*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41534
/*41492*/           OPC_EmitMergeInputChains1_0,
/*41493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41505*/           OPC_EmitInteger, MVT::i1, 0, 
/*41508*/           OPC_EmitInteger, MVT::i1, 0, 
/*41511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41534*/         /*SwitchType*/ 42, MVT::v2f32,// ->41578
/*41536*/           OPC_EmitMergeInputChains1_0,
/*41537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41549*/           OPC_EmitInteger, MVT::i1, 0, 
/*41552*/           OPC_EmitInteger, MVT::i1, 0, 
/*41555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41578*/         /*SwitchType*/ 42, MVT::v4f32,// ->41622
/*41580*/           OPC_EmitMergeInputChains1_0,
/*41581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41593*/           OPC_EmitInteger, MVT::i1, 0, 
/*41596*/           OPC_EmitInteger, MVT::i1, 0, 
/*41599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41622*/         0, // EndSwitchType
/*41623*/       /*Scope*/ 27|128,1/*155*/, /*->41780*/
/*41625*/         OPC_CheckChild2Type, MVT::v2f32,
/*41627*/         OPC_RecordChild3, // #2 = $rsrc
/*41628*/         OPC_CheckChild3Type, MVT::v8i32,
/*41630*/         OPC_RecordChild4, // #3 = $sampler
/*41631*/         OPC_RecordChild5, // #4 = $dmask
/*41632*/         OPC_RecordChild6, // #5 = $unorm
/*41633*/         OPC_RecordChild7, // #6 = $glc
/*41634*/         OPC_MoveChild, 8,
/*41636*/         OPC_RecordNode, // #7 = $slc
/*41637*/         OPC_MoveParent,
/*41638*/         OPC_MoveChild, 9,
/*41640*/         OPC_RecordNode, // #8 = $lwe
/*41641*/         OPC_MoveParent,
/*41642*/         OPC_MoveChild, 10,
/*41644*/         OPC_RecordNode, // #9 = $da
/*41645*/         OPC_MoveParent,
/*41646*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41691
/*41649*/           OPC_EmitMergeInputChains1_0,
/*41650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41662*/           OPC_EmitInteger, MVT::i1, 0, 
/*41665*/           OPC_EmitInteger, MVT::i1, 0, 
/*41668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41691*/         /*SwitchType*/ 42, MVT::v2f32,// ->41735
/*41693*/           OPC_EmitMergeInputChains1_0,
/*41694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41706*/           OPC_EmitInteger, MVT::i1, 0, 
/*41709*/           OPC_EmitInteger, MVT::i1, 0, 
/*41712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41735*/         /*SwitchType*/ 42, MVT::v4f32,// ->41779
/*41737*/           OPC_EmitMergeInputChains1_0,
/*41738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41750*/           OPC_EmitInteger, MVT::i1, 0, 
/*41753*/           OPC_EmitInteger, MVT::i1, 0, 
/*41756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41779*/         0, // EndSwitchType
/*41780*/       /*Scope*/ 27|128,1/*155*/, /*->41937*/
/*41782*/         OPC_CheckChild2Type, MVT::v4f32,
/*41784*/         OPC_RecordChild3, // #2 = $rsrc
/*41785*/         OPC_CheckChild3Type, MVT::v8i32,
/*41787*/         OPC_RecordChild4, // #3 = $sampler
/*41788*/         OPC_RecordChild5, // #4 = $dmask
/*41789*/         OPC_RecordChild6, // #5 = $unorm
/*41790*/         OPC_RecordChild7, // #6 = $glc
/*41791*/         OPC_MoveChild, 8,
/*41793*/         OPC_RecordNode, // #7 = $slc
/*41794*/         OPC_MoveParent,
/*41795*/         OPC_MoveChild, 9,
/*41797*/         OPC_RecordNode, // #8 = $lwe
/*41798*/         OPC_MoveParent,
/*41799*/         OPC_MoveChild, 10,
/*41801*/         OPC_RecordNode, // #9 = $da
/*41802*/         OPC_MoveParent,
/*41803*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41848
/*41806*/           OPC_EmitMergeInputChains1_0,
/*41807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41819*/           OPC_EmitInteger, MVT::i1, 0, 
/*41822*/           OPC_EmitInteger, MVT::i1, 0, 
/*41825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41848*/         /*SwitchType*/ 42, MVT::v2f32,// ->41892
/*41850*/           OPC_EmitMergeInputChains1_0,
/*41851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41863*/           OPC_EmitInteger, MVT::i1, 0, 
/*41866*/           OPC_EmitInteger, MVT::i1, 0, 
/*41869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41892*/         /*SwitchType*/ 42, MVT::v4f32,// ->41936
/*41894*/           OPC_EmitMergeInputChains1_0,
/*41895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41907*/           OPC_EmitInteger, MVT::i1, 0, 
/*41910*/           OPC_EmitInteger, MVT::i1, 0, 
/*41913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41936*/         0, // EndSwitchType
/*41937*/       /*Scope*/ 27|128,1/*155*/, /*->42094*/
/*41939*/         OPC_CheckChild2Type, MVT::v8f32,
/*41941*/         OPC_RecordChild3, // #2 = $rsrc
/*41942*/         OPC_CheckChild3Type, MVT::v8i32,
/*41944*/         OPC_RecordChild4, // #3 = $sampler
/*41945*/         OPC_RecordChild5, // #4 = $dmask
/*41946*/         OPC_RecordChild6, // #5 = $unorm
/*41947*/         OPC_RecordChild7, // #6 = $glc
/*41948*/         OPC_MoveChild, 8,
/*41950*/         OPC_RecordNode, // #7 = $slc
/*41951*/         OPC_MoveParent,
/*41952*/         OPC_MoveChild, 9,
/*41954*/         OPC_RecordNode, // #8 = $lwe
/*41955*/         OPC_MoveParent,
/*41956*/         OPC_MoveChild, 10,
/*41958*/         OPC_RecordNode, // #9 = $da
/*41959*/         OPC_MoveParent,
/*41960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42005
/*41963*/           OPC_EmitMergeInputChains1_0,
/*41964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41976*/           OPC_EmitInteger, MVT::i1, 0, 
/*41979*/           OPC_EmitInteger, MVT::i1, 0, 
/*41982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42005*/         /*SwitchType*/ 42, MVT::v2f32,// ->42049
/*42007*/           OPC_EmitMergeInputChains1_0,
/*42008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42020*/           OPC_EmitInteger, MVT::i1, 0, 
/*42023*/           OPC_EmitInteger, MVT::i1, 0, 
/*42026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42049*/         /*SwitchType*/ 42, MVT::v4f32,// ->42093
/*42051*/           OPC_EmitMergeInputChains1_0,
/*42052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42064*/           OPC_EmitInteger, MVT::i1, 0, 
/*42067*/           OPC_EmitInteger, MVT::i1, 0, 
/*42070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42093*/         0, // EndSwitchType
/*42094*/       /*Scope*/ 27|128,1/*155*/, /*->42251*/
/*42096*/         OPC_CheckChild2Type, MVT::v16f32,
/*42098*/         OPC_RecordChild3, // #2 = $rsrc
/*42099*/         OPC_CheckChild3Type, MVT::v8i32,
/*42101*/         OPC_RecordChild4, // #3 = $sampler
/*42102*/         OPC_RecordChild5, // #4 = $dmask
/*42103*/         OPC_RecordChild6, // #5 = $unorm
/*42104*/         OPC_RecordChild7, // #6 = $glc
/*42105*/         OPC_MoveChild, 8,
/*42107*/         OPC_RecordNode, // #7 = $slc
/*42108*/         OPC_MoveParent,
/*42109*/         OPC_MoveChild, 9,
/*42111*/         OPC_RecordNode, // #8 = $lwe
/*42112*/         OPC_MoveParent,
/*42113*/         OPC_MoveChild, 10,
/*42115*/         OPC_RecordNode, // #9 = $da
/*42116*/         OPC_MoveParent,
/*42117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42162
/*42120*/           OPC_EmitMergeInputChains1_0,
/*42121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42133*/           OPC_EmitInteger, MVT::i1, 0, 
/*42136*/           OPC_EmitInteger, MVT::i1, 0, 
/*42139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42162*/         /*SwitchType*/ 42, MVT::v2f32,// ->42206
/*42164*/           OPC_EmitMergeInputChains1_0,
/*42165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42177*/           OPC_EmitInteger, MVT::i1, 0, 
/*42180*/           OPC_EmitInteger, MVT::i1, 0, 
/*42183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42206*/         /*SwitchType*/ 42, MVT::v4f32,// ->42250
/*42208*/           OPC_EmitMergeInputChains1_0,
/*42209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42221*/           OPC_EmitInteger, MVT::i1, 0, 
/*42224*/           OPC_EmitInteger, MVT::i1, 0, 
/*42227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42250*/         0, // EndSwitchType
/*42251*/       0, /*End of Scope*/
/*42252*/     /*Scope*/ 23|128,6/*791*/, /*->43045*/
/*42254*/       OPC_CheckChild1Integer, 75|128,3/*459*/, 
/*42257*/       OPC_RecordChild2, // #1 = $addr
/*42258*/       OPC_Scope, 27|128,1/*155*/, /*->42416*/ // 5 children in Scope
/*42261*/         OPC_CheckChild2Type, MVT::f32,
/*42263*/         OPC_RecordChild3, // #2 = $rsrc
/*42264*/         OPC_CheckChild3Type, MVT::v8i32,
/*42266*/         OPC_RecordChild4, // #3 = $sampler
/*42267*/         OPC_RecordChild5, // #4 = $dmask
/*42268*/         OPC_RecordChild6, // #5 = $unorm
/*42269*/         OPC_RecordChild7, // #6 = $glc
/*42270*/         OPC_MoveChild, 8,
/*42272*/         OPC_RecordNode, // #7 = $slc
/*42273*/         OPC_MoveParent,
/*42274*/         OPC_MoveChild, 9,
/*42276*/         OPC_RecordNode, // #8 = $lwe
/*42277*/         OPC_MoveParent,
/*42278*/         OPC_MoveChild, 10,
/*42280*/         OPC_RecordNode, // #9 = $da
/*42281*/         OPC_MoveParent,
/*42282*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42327
/*42285*/           OPC_EmitMergeInputChains1_0,
/*42286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42298*/           OPC_EmitInteger, MVT::i1, 0, 
/*42301*/           OPC_EmitInteger, MVT::i1, 0, 
/*42304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42327*/         /*SwitchType*/ 42, MVT::v2f32,// ->42371
/*42329*/           OPC_EmitMergeInputChains1_0,
/*42330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42342*/           OPC_EmitInteger, MVT::i1, 0, 
/*42345*/           OPC_EmitInteger, MVT::i1, 0, 
/*42348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42371*/         /*SwitchType*/ 42, MVT::v4f32,// ->42415
/*42373*/           OPC_EmitMergeInputChains1_0,
/*42374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42386*/           OPC_EmitInteger, MVT::i1, 0, 
/*42389*/           OPC_EmitInteger, MVT::i1, 0, 
/*42392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42415*/         0, // EndSwitchType
/*42416*/       /*Scope*/ 27|128,1/*155*/, /*->42573*/
/*42418*/         OPC_CheckChild2Type, MVT::v2f32,
/*42420*/         OPC_RecordChild3, // #2 = $rsrc
/*42421*/         OPC_CheckChild3Type, MVT::v8i32,
/*42423*/         OPC_RecordChild4, // #3 = $sampler
/*42424*/         OPC_RecordChild5, // #4 = $dmask
/*42425*/         OPC_RecordChild6, // #5 = $unorm
/*42426*/         OPC_RecordChild7, // #6 = $glc
/*42427*/         OPC_MoveChild, 8,
/*42429*/         OPC_RecordNode, // #7 = $slc
/*42430*/         OPC_MoveParent,
/*42431*/         OPC_MoveChild, 9,
/*42433*/         OPC_RecordNode, // #8 = $lwe
/*42434*/         OPC_MoveParent,
/*42435*/         OPC_MoveChild, 10,
/*42437*/         OPC_RecordNode, // #9 = $da
/*42438*/         OPC_MoveParent,
/*42439*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42484
/*42442*/           OPC_EmitMergeInputChains1_0,
/*42443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42455*/           OPC_EmitInteger, MVT::i1, 0, 
/*42458*/           OPC_EmitInteger, MVT::i1, 0, 
/*42461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42484*/         /*SwitchType*/ 42, MVT::v2f32,// ->42528
/*42486*/           OPC_EmitMergeInputChains1_0,
/*42487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42499*/           OPC_EmitInteger, MVT::i1, 0, 
/*42502*/           OPC_EmitInteger, MVT::i1, 0, 
/*42505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42528*/         /*SwitchType*/ 42, MVT::v4f32,// ->42572
/*42530*/           OPC_EmitMergeInputChains1_0,
/*42531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42543*/           OPC_EmitInteger, MVT::i1, 0, 
/*42546*/           OPC_EmitInteger, MVT::i1, 0, 
/*42549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42572*/         0, // EndSwitchType
/*42573*/       /*Scope*/ 27|128,1/*155*/, /*->42730*/
/*42575*/         OPC_CheckChild2Type, MVT::v4f32,
/*42577*/         OPC_RecordChild3, // #2 = $rsrc
/*42578*/         OPC_CheckChild3Type, MVT::v8i32,
/*42580*/         OPC_RecordChild4, // #3 = $sampler
/*42581*/         OPC_RecordChild5, // #4 = $dmask
/*42582*/         OPC_RecordChild6, // #5 = $unorm
/*42583*/         OPC_RecordChild7, // #6 = $glc
/*42584*/         OPC_MoveChild, 8,
/*42586*/         OPC_RecordNode, // #7 = $slc
/*42587*/         OPC_MoveParent,
/*42588*/         OPC_MoveChild, 9,
/*42590*/         OPC_RecordNode, // #8 = $lwe
/*42591*/         OPC_MoveParent,
/*42592*/         OPC_MoveChild, 10,
/*42594*/         OPC_RecordNode, // #9 = $da
/*42595*/         OPC_MoveParent,
/*42596*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42641
/*42599*/           OPC_EmitMergeInputChains1_0,
/*42600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42612*/           OPC_EmitInteger, MVT::i1, 0, 
/*42615*/           OPC_EmitInteger, MVT::i1, 0, 
/*42618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42641*/         /*SwitchType*/ 42, MVT::v2f32,// ->42685
/*42643*/           OPC_EmitMergeInputChains1_0,
/*42644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42656*/           OPC_EmitInteger, MVT::i1, 0, 
/*42659*/           OPC_EmitInteger, MVT::i1, 0, 
/*42662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42685*/         /*SwitchType*/ 42, MVT::v4f32,// ->42729
/*42687*/           OPC_EmitMergeInputChains1_0,
/*42688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42700*/           OPC_EmitInteger, MVT::i1, 0, 
/*42703*/           OPC_EmitInteger, MVT::i1, 0, 
/*42706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42729*/         0, // EndSwitchType
/*42730*/       /*Scope*/ 27|128,1/*155*/, /*->42887*/
/*42732*/         OPC_CheckChild2Type, MVT::v8f32,
/*42734*/         OPC_RecordChild3, // #2 = $rsrc
/*42735*/         OPC_CheckChild3Type, MVT::v8i32,
/*42737*/         OPC_RecordChild4, // #3 = $sampler
/*42738*/         OPC_RecordChild5, // #4 = $dmask
/*42739*/         OPC_RecordChild6, // #5 = $unorm
/*42740*/         OPC_RecordChild7, // #6 = $glc
/*42741*/         OPC_MoveChild, 8,
/*42743*/         OPC_RecordNode, // #7 = $slc
/*42744*/         OPC_MoveParent,
/*42745*/         OPC_MoveChild, 9,
/*42747*/         OPC_RecordNode, // #8 = $lwe
/*42748*/         OPC_MoveParent,
/*42749*/         OPC_MoveChild, 10,
/*42751*/         OPC_RecordNode, // #9 = $da
/*42752*/         OPC_MoveParent,
/*42753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42798
/*42756*/           OPC_EmitMergeInputChains1_0,
/*42757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42769*/           OPC_EmitInteger, MVT::i1, 0, 
/*42772*/           OPC_EmitInteger, MVT::i1, 0, 
/*42775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42798*/         /*SwitchType*/ 42, MVT::v2f32,// ->42842
/*42800*/           OPC_EmitMergeInputChains1_0,
/*42801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42813*/           OPC_EmitInteger, MVT::i1, 0, 
/*42816*/           OPC_EmitInteger, MVT::i1, 0, 
/*42819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42842*/         /*SwitchType*/ 42, MVT::v4f32,// ->42886
/*42844*/           OPC_EmitMergeInputChains1_0,
/*42845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42857*/           OPC_EmitInteger, MVT::i1, 0, 
/*42860*/           OPC_EmitInteger, MVT::i1, 0, 
/*42863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42886*/         0, // EndSwitchType
/*42887*/       /*Scope*/ 27|128,1/*155*/, /*->43044*/
/*42889*/         OPC_CheckChild2Type, MVT::v16f32,
/*42891*/         OPC_RecordChild3, // #2 = $rsrc
/*42892*/         OPC_CheckChild3Type, MVT::v8i32,
/*42894*/         OPC_RecordChild4, // #3 = $sampler
/*42895*/         OPC_RecordChild5, // #4 = $dmask
/*42896*/         OPC_RecordChild6, // #5 = $unorm
/*42897*/         OPC_RecordChild7, // #6 = $glc
/*42898*/         OPC_MoveChild, 8,
/*42900*/         OPC_RecordNode, // #7 = $slc
/*42901*/         OPC_MoveParent,
/*42902*/         OPC_MoveChild, 9,
/*42904*/         OPC_RecordNode, // #8 = $lwe
/*42905*/         OPC_MoveParent,
/*42906*/         OPC_MoveChild, 10,
/*42908*/         OPC_RecordNode, // #9 = $da
/*42909*/         OPC_MoveParent,
/*42910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42955
/*42913*/           OPC_EmitMergeInputChains1_0,
/*42914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42926*/           OPC_EmitInteger, MVT::i1, 0, 
/*42929*/           OPC_EmitInteger, MVT::i1, 0, 
/*42932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42955*/         /*SwitchType*/ 42, MVT::v2f32,// ->42999
/*42957*/           OPC_EmitMergeInputChains1_0,
/*42958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42970*/           OPC_EmitInteger, MVT::i1, 0, 
/*42973*/           OPC_EmitInteger, MVT::i1, 0, 
/*42976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42999*/         /*SwitchType*/ 42, MVT::v4f32,// ->43043
/*43001*/           OPC_EmitMergeInputChains1_0,
/*43002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43014*/           OPC_EmitInteger, MVT::i1, 0, 
/*43017*/           OPC_EmitInteger, MVT::i1, 0, 
/*43020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43043*/         0, // EndSwitchType
/*43044*/       0, /*End of Scope*/
/*43045*/     /*Scope*/ 23|128,6/*791*/, /*->43838*/
/*43047*/       OPC_CheckChild1Integer, 76|128,3/*460*/, 
/*43050*/       OPC_RecordChild2, // #1 = $addr
/*43051*/       OPC_Scope, 27|128,1/*155*/, /*->43209*/ // 5 children in Scope
/*43054*/         OPC_CheckChild2Type, MVT::f32,
/*43056*/         OPC_RecordChild3, // #2 = $rsrc
/*43057*/         OPC_CheckChild3Type, MVT::v8i32,
/*43059*/         OPC_RecordChild4, // #3 = $sampler
/*43060*/         OPC_RecordChild5, // #4 = $dmask
/*43061*/         OPC_RecordChild6, // #5 = $unorm
/*43062*/         OPC_RecordChild7, // #6 = $glc
/*43063*/         OPC_MoveChild, 8,
/*43065*/         OPC_RecordNode, // #7 = $slc
/*43066*/         OPC_MoveParent,
/*43067*/         OPC_MoveChild, 9,
/*43069*/         OPC_RecordNode, // #8 = $lwe
/*43070*/         OPC_MoveParent,
/*43071*/         OPC_MoveChild, 10,
/*43073*/         OPC_RecordNode, // #9 = $da
/*43074*/         OPC_MoveParent,
/*43075*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43120
/*43078*/           OPC_EmitMergeInputChains1_0,
/*43079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43091*/           OPC_EmitInteger, MVT::i1, 0, 
/*43094*/           OPC_EmitInteger, MVT::i1, 0, 
/*43097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43120*/         /*SwitchType*/ 42, MVT::v2f32,// ->43164
/*43122*/           OPC_EmitMergeInputChains1_0,
/*43123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43135*/           OPC_EmitInteger, MVT::i1, 0, 
/*43138*/           OPC_EmitInteger, MVT::i1, 0, 
/*43141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43164*/         /*SwitchType*/ 42, MVT::v4f32,// ->43208
/*43166*/           OPC_EmitMergeInputChains1_0,
/*43167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43179*/           OPC_EmitInteger, MVT::i1, 0, 
/*43182*/           OPC_EmitInteger, MVT::i1, 0, 
/*43185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43208*/         0, // EndSwitchType
/*43209*/       /*Scope*/ 27|128,1/*155*/, /*->43366*/
/*43211*/         OPC_CheckChild2Type, MVT::v2f32,
/*43213*/         OPC_RecordChild3, // #2 = $rsrc
/*43214*/         OPC_CheckChild3Type, MVT::v8i32,
/*43216*/         OPC_RecordChild4, // #3 = $sampler
/*43217*/         OPC_RecordChild5, // #4 = $dmask
/*43218*/         OPC_RecordChild6, // #5 = $unorm
/*43219*/         OPC_RecordChild7, // #6 = $glc
/*43220*/         OPC_MoveChild, 8,
/*43222*/         OPC_RecordNode, // #7 = $slc
/*43223*/         OPC_MoveParent,
/*43224*/         OPC_MoveChild, 9,
/*43226*/         OPC_RecordNode, // #8 = $lwe
/*43227*/         OPC_MoveParent,
/*43228*/         OPC_MoveChild, 10,
/*43230*/         OPC_RecordNode, // #9 = $da
/*43231*/         OPC_MoveParent,
/*43232*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43277
/*43235*/           OPC_EmitMergeInputChains1_0,
/*43236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43248*/           OPC_EmitInteger, MVT::i1, 0, 
/*43251*/           OPC_EmitInteger, MVT::i1, 0, 
/*43254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43277*/         /*SwitchType*/ 42, MVT::v2f32,// ->43321
/*43279*/           OPC_EmitMergeInputChains1_0,
/*43280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43292*/           OPC_EmitInteger, MVT::i1, 0, 
/*43295*/           OPC_EmitInteger, MVT::i1, 0, 
/*43298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43321*/         /*SwitchType*/ 42, MVT::v4f32,// ->43365
/*43323*/           OPC_EmitMergeInputChains1_0,
/*43324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43336*/           OPC_EmitInteger, MVT::i1, 0, 
/*43339*/           OPC_EmitInteger, MVT::i1, 0, 
/*43342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43365*/         0, // EndSwitchType
/*43366*/       /*Scope*/ 27|128,1/*155*/, /*->43523*/
/*43368*/         OPC_CheckChild2Type, MVT::v4f32,
/*43370*/         OPC_RecordChild3, // #2 = $rsrc
/*43371*/         OPC_CheckChild3Type, MVT::v8i32,
/*43373*/         OPC_RecordChild4, // #3 = $sampler
/*43374*/         OPC_RecordChild5, // #4 = $dmask
/*43375*/         OPC_RecordChild6, // #5 = $unorm
/*43376*/         OPC_RecordChild7, // #6 = $glc
/*43377*/         OPC_MoveChild, 8,
/*43379*/         OPC_RecordNode, // #7 = $slc
/*43380*/         OPC_MoveParent,
/*43381*/         OPC_MoveChild, 9,
/*43383*/         OPC_RecordNode, // #8 = $lwe
/*43384*/         OPC_MoveParent,
/*43385*/         OPC_MoveChild, 10,
/*43387*/         OPC_RecordNode, // #9 = $da
/*43388*/         OPC_MoveParent,
/*43389*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43434
/*43392*/           OPC_EmitMergeInputChains1_0,
/*43393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43405*/           OPC_EmitInteger, MVT::i1, 0, 
/*43408*/           OPC_EmitInteger, MVT::i1, 0, 
/*43411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43434*/         /*SwitchType*/ 42, MVT::v2f32,// ->43478
/*43436*/           OPC_EmitMergeInputChains1_0,
/*43437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43449*/           OPC_EmitInteger, MVT::i1, 0, 
/*43452*/           OPC_EmitInteger, MVT::i1, 0, 
/*43455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43478*/         /*SwitchType*/ 42, MVT::v4f32,// ->43522
/*43480*/           OPC_EmitMergeInputChains1_0,
/*43481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43493*/           OPC_EmitInteger, MVT::i1, 0, 
/*43496*/           OPC_EmitInteger, MVT::i1, 0, 
/*43499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43522*/         0, // EndSwitchType
/*43523*/       /*Scope*/ 27|128,1/*155*/, /*->43680*/
/*43525*/         OPC_CheckChild2Type, MVT::v8f32,
/*43527*/         OPC_RecordChild3, // #2 = $rsrc
/*43528*/         OPC_CheckChild3Type, MVT::v8i32,
/*43530*/         OPC_RecordChild4, // #3 = $sampler
/*43531*/         OPC_RecordChild5, // #4 = $dmask
/*43532*/         OPC_RecordChild6, // #5 = $unorm
/*43533*/         OPC_RecordChild7, // #6 = $glc
/*43534*/         OPC_MoveChild, 8,
/*43536*/         OPC_RecordNode, // #7 = $slc
/*43537*/         OPC_MoveParent,
/*43538*/         OPC_MoveChild, 9,
/*43540*/         OPC_RecordNode, // #8 = $lwe
/*43541*/         OPC_MoveParent,
/*43542*/         OPC_MoveChild, 10,
/*43544*/         OPC_RecordNode, // #9 = $da
/*43545*/         OPC_MoveParent,
/*43546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43591
/*43549*/           OPC_EmitMergeInputChains1_0,
/*43550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43562*/           OPC_EmitInteger, MVT::i1, 0, 
/*43565*/           OPC_EmitInteger, MVT::i1, 0, 
/*43568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43591*/         /*SwitchType*/ 42, MVT::v2f32,// ->43635
/*43593*/           OPC_EmitMergeInputChains1_0,
/*43594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43606*/           OPC_EmitInteger, MVT::i1, 0, 
/*43609*/           OPC_EmitInteger, MVT::i1, 0, 
/*43612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43635*/         /*SwitchType*/ 42, MVT::v4f32,// ->43679
/*43637*/           OPC_EmitMergeInputChains1_0,
/*43638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43650*/           OPC_EmitInteger, MVT::i1, 0, 
/*43653*/           OPC_EmitInteger, MVT::i1, 0, 
/*43656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43679*/         0, // EndSwitchType
/*43680*/       /*Scope*/ 27|128,1/*155*/, /*->43837*/
/*43682*/         OPC_CheckChild2Type, MVT::v16f32,
/*43684*/         OPC_RecordChild3, // #2 = $rsrc
/*43685*/         OPC_CheckChild3Type, MVT::v8i32,
/*43687*/         OPC_RecordChild4, // #3 = $sampler
/*43688*/         OPC_RecordChild5, // #4 = $dmask
/*43689*/         OPC_RecordChild6, // #5 = $unorm
/*43690*/         OPC_RecordChild7, // #6 = $glc
/*43691*/         OPC_MoveChild, 8,
/*43693*/         OPC_RecordNode, // #7 = $slc
/*43694*/         OPC_MoveParent,
/*43695*/         OPC_MoveChild, 9,
/*43697*/         OPC_RecordNode, // #8 = $lwe
/*43698*/         OPC_MoveParent,
/*43699*/         OPC_MoveChild, 10,
/*43701*/         OPC_RecordNode, // #9 = $da
/*43702*/         OPC_MoveParent,
/*43703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43748
/*43706*/           OPC_EmitMergeInputChains1_0,
/*43707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43719*/           OPC_EmitInteger, MVT::i1, 0, 
/*43722*/           OPC_EmitInteger, MVT::i1, 0, 
/*43725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43748*/         /*SwitchType*/ 42, MVT::v2f32,// ->43792
/*43750*/           OPC_EmitMergeInputChains1_0,
/*43751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43763*/           OPC_EmitInteger, MVT::i1, 0, 
/*43766*/           OPC_EmitInteger, MVT::i1, 0, 
/*43769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43792*/         /*SwitchType*/ 42, MVT::v4f32,// ->43836
/*43794*/           OPC_EmitMergeInputChains1_0,
/*43795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43807*/           OPC_EmitInteger, MVT::i1, 0, 
/*43810*/           OPC_EmitInteger, MVT::i1, 0, 
/*43813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43836*/         0, // EndSwitchType
/*43837*/       0, /*End of Scope*/
/*43838*/     /*Scope*/ 23|128,6/*791*/, /*->44631*/
/*43840*/       OPC_CheckChild1Integer, 91|128,3/*475*/, 
/*43843*/       OPC_RecordChild2, // #1 = $addr
/*43844*/       OPC_Scope, 27|128,1/*155*/, /*->44002*/ // 5 children in Scope
/*43847*/         OPC_CheckChild2Type, MVT::f32,
/*43849*/         OPC_RecordChild3, // #2 = $rsrc
/*43850*/         OPC_CheckChild3Type, MVT::v8i32,
/*43852*/         OPC_RecordChild4, // #3 = $sampler
/*43853*/         OPC_RecordChild5, // #4 = $dmask
/*43854*/         OPC_RecordChild6, // #5 = $unorm
/*43855*/         OPC_RecordChild7, // #6 = $glc
/*43856*/         OPC_MoveChild, 8,
/*43858*/         OPC_RecordNode, // #7 = $slc
/*43859*/         OPC_MoveParent,
/*43860*/         OPC_MoveChild, 9,
/*43862*/         OPC_RecordNode, // #8 = $lwe
/*43863*/         OPC_MoveParent,
/*43864*/         OPC_MoveChild, 10,
/*43866*/         OPC_RecordNode, // #9 = $da
/*43867*/         OPC_MoveParent,
/*43868*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43913
/*43871*/           OPC_EmitMergeInputChains1_0,
/*43872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43884*/           OPC_EmitInteger, MVT::i1, 0, 
/*43887*/           OPC_EmitInteger, MVT::i1, 0, 
/*43890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43913*/         /*SwitchType*/ 42, MVT::v2f32,// ->43957
/*43915*/           OPC_EmitMergeInputChains1_0,
/*43916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43928*/           OPC_EmitInteger, MVT::i1, 0, 
/*43931*/           OPC_EmitInteger, MVT::i1, 0, 
/*43934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43957*/         /*SwitchType*/ 42, MVT::v4f32,// ->44001
/*43959*/           OPC_EmitMergeInputChains1_0,
/*43960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43972*/           OPC_EmitInteger, MVT::i1, 0, 
/*43975*/           OPC_EmitInteger, MVT::i1, 0, 
/*43978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44001*/         0, // EndSwitchType
/*44002*/       /*Scope*/ 27|128,1/*155*/, /*->44159*/
/*44004*/         OPC_CheckChild2Type, MVT::v2f32,
/*44006*/         OPC_RecordChild3, // #2 = $rsrc
/*44007*/         OPC_CheckChild3Type, MVT::v8i32,
/*44009*/         OPC_RecordChild4, // #3 = $sampler
/*44010*/         OPC_RecordChild5, // #4 = $dmask
/*44011*/         OPC_RecordChild6, // #5 = $unorm
/*44012*/         OPC_RecordChild7, // #6 = $glc
/*44013*/         OPC_MoveChild, 8,
/*44015*/         OPC_RecordNode, // #7 = $slc
/*44016*/         OPC_MoveParent,
/*44017*/         OPC_MoveChild, 9,
/*44019*/         OPC_RecordNode, // #8 = $lwe
/*44020*/         OPC_MoveParent,
/*44021*/         OPC_MoveChild, 10,
/*44023*/         OPC_RecordNode, // #9 = $da
/*44024*/         OPC_MoveParent,
/*44025*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44070
/*44028*/           OPC_EmitMergeInputChains1_0,
/*44029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44041*/           OPC_EmitInteger, MVT::i1, 0, 
/*44044*/           OPC_EmitInteger, MVT::i1, 0, 
/*44047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44070*/         /*SwitchType*/ 42, MVT::v2f32,// ->44114
/*44072*/           OPC_EmitMergeInputChains1_0,
/*44073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44085*/           OPC_EmitInteger, MVT::i1, 0, 
/*44088*/           OPC_EmitInteger, MVT::i1, 0, 
/*44091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44114*/         /*SwitchType*/ 42, MVT::v4f32,// ->44158
/*44116*/           OPC_EmitMergeInputChains1_0,
/*44117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44129*/           OPC_EmitInteger, MVT::i1, 0, 
/*44132*/           OPC_EmitInteger, MVT::i1, 0, 
/*44135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44158*/         0, // EndSwitchType
/*44159*/       /*Scope*/ 27|128,1/*155*/, /*->44316*/
/*44161*/         OPC_CheckChild2Type, MVT::v4f32,
/*44163*/         OPC_RecordChild3, // #2 = $rsrc
/*44164*/         OPC_CheckChild3Type, MVT::v8i32,
/*44166*/         OPC_RecordChild4, // #3 = $sampler
/*44167*/         OPC_RecordChild5, // #4 = $dmask
/*44168*/         OPC_RecordChild6, // #5 = $unorm
/*44169*/         OPC_RecordChild7, // #6 = $glc
/*44170*/         OPC_MoveChild, 8,
/*44172*/         OPC_RecordNode, // #7 = $slc
/*44173*/         OPC_MoveParent,
/*44174*/         OPC_MoveChild, 9,
/*44176*/         OPC_RecordNode, // #8 = $lwe
/*44177*/         OPC_MoveParent,
/*44178*/         OPC_MoveChild, 10,
/*44180*/         OPC_RecordNode, // #9 = $da
/*44181*/         OPC_MoveParent,
/*44182*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44227
/*44185*/           OPC_EmitMergeInputChains1_0,
/*44186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44198*/           OPC_EmitInteger, MVT::i1, 0, 
/*44201*/           OPC_EmitInteger, MVT::i1, 0, 
/*44204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44227*/         /*SwitchType*/ 42, MVT::v2f32,// ->44271
/*44229*/           OPC_EmitMergeInputChains1_0,
/*44230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44242*/           OPC_EmitInteger, MVT::i1, 0, 
/*44245*/           OPC_EmitInteger, MVT::i1, 0, 
/*44248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44271*/         /*SwitchType*/ 42, MVT::v4f32,// ->44315
/*44273*/           OPC_EmitMergeInputChains1_0,
/*44274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44286*/           OPC_EmitInteger, MVT::i1, 0, 
/*44289*/           OPC_EmitInteger, MVT::i1, 0, 
/*44292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44315*/         0, // EndSwitchType
/*44316*/       /*Scope*/ 27|128,1/*155*/, /*->44473*/
/*44318*/         OPC_CheckChild2Type, MVT::v8f32,
/*44320*/         OPC_RecordChild3, // #2 = $rsrc
/*44321*/         OPC_CheckChild3Type, MVT::v8i32,
/*44323*/         OPC_RecordChild4, // #3 = $sampler
/*44324*/         OPC_RecordChild5, // #4 = $dmask
/*44325*/         OPC_RecordChild6, // #5 = $unorm
/*44326*/         OPC_RecordChild7, // #6 = $glc
/*44327*/         OPC_MoveChild, 8,
/*44329*/         OPC_RecordNode, // #7 = $slc
/*44330*/         OPC_MoveParent,
/*44331*/         OPC_MoveChild, 9,
/*44333*/         OPC_RecordNode, // #8 = $lwe
/*44334*/         OPC_MoveParent,
/*44335*/         OPC_MoveChild, 10,
/*44337*/         OPC_RecordNode, // #9 = $da
/*44338*/         OPC_MoveParent,
/*44339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44384
/*44342*/           OPC_EmitMergeInputChains1_0,
/*44343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44355*/           OPC_EmitInteger, MVT::i1, 0, 
/*44358*/           OPC_EmitInteger, MVT::i1, 0, 
/*44361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44384*/         /*SwitchType*/ 42, MVT::v2f32,// ->44428
/*44386*/           OPC_EmitMergeInputChains1_0,
/*44387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44399*/           OPC_EmitInteger, MVT::i1, 0, 
/*44402*/           OPC_EmitInteger, MVT::i1, 0, 
/*44405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44428*/         /*SwitchType*/ 42, MVT::v4f32,// ->44472
/*44430*/           OPC_EmitMergeInputChains1_0,
/*44431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44443*/           OPC_EmitInteger, MVT::i1, 0, 
/*44446*/           OPC_EmitInteger, MVT::i1, 0, 
/*44449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44472*/         0, // EndSwitchType
/*44473*/       /*Scope*/ 27|128,1/*155*/, /*->44630*/
/*44475*/         OPC_CheckChild2Type, MVT::v16f32,
/*44477*/         OPC_RecordChild3, // #2 = $rsrc
/*44478*/         OPC_CheckChild3Type, MVT::v8i32,
/*44480*/         OPC_RecordChild4, // #3 = $sampler
/*44481*/         OPC_RecordChild5, // #4 = $dmask
/*44482*/         OPC_RecordChild6, // #5 = $unorm
/*44483*/         OPC_RecordChild7, // #6 = $glc
/*44484*/         OPC_MoveChild, 8,
/*44486*/         OPC_RecordNode, // #7 = $slc
/*44487*/         OPC_MoveParent,
/*44488*/         OPC_MoveChild, 9,
/*44490*/         OPC_RecordNode, // #8 = $lwe
/*44491*/         OPC_MoveParent,
/*44492*/         OPC_MoveChild, 10,
/*44494*/         OPC_RecordNode, // #9 = $da
/*44495*/         OPC_MoveParent,
/*44496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44541
/*44499*/           OPC_EmitMergeInputChains1_0,
/*44500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44512*/           OPC_EmitInteger, MVT::i1, 0, 
/*44515*/           OPC_EmitInteger, MVT::i1, 0, 
/*44518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44541*/         /*SwitchType*/ 42, MVT::v2f32,// ->44585
/*44543*/           OPC_EmitMergeInputChains1_0,
/*44544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44556*/           OPC_EmitInteger, MVT::i1, 0, 
/*44559*/           OPC_EmitInteger, MVT::i1, 0, 
/*44562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44585*/         /*SwitchType*/ 42, MVT::v4f32,// ->44629
/*44587*/           OPC_EmitMergeInputChains1_0,
/*44588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44600*/           OPC_EmitInteger, MVT::i1, 0, 
/*44603*/           OPC_EmitInteger, MVT::i1, 0, 
/*44606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44629*/         0, // EndSwitchType
/*44630*/       0, /*End of Scope*/
/*44631*/     /*Scope*/ 23|128,6/*791*/, /*->45424*/
/*44633*/       OPC_CheckChild1Integer, 79|128,3/*463*/, 
/*44636*/       OPC_RecordChild2, // #1 = $addr
/*44637*/       OPC_Scope, 27|128,1/*155*/, /*->44795*/ // 5 children in Scope
/*44640*/         OPC_CheckChild2Type, MVT::f32,
/*44642*/         OPC_RecordChild3, // #2 = $rsrc
/*44643*/         OPC_CheckChild3Type, MVT::v8i32,
/*44645*/         OPC_RecordChild4, // #3 = $sampler
/*44646*/         OPC_RecordChild5, // #4 = $dmask
/*44647*/         OPC_RecordChild6, // #5 = $unorm
/*44648*/         OPC_RecordChild7, // #6 = $glc
/*44649*/         OPC_MoveChild, 8,
/*44651*/         OPC_RecordNode, // #7 = $slc
/*44652*/         OPC_MoveParent,
/*44653*/         OPC_MoveChild, 9,
/*44655*/         OPC_RecordNode, // #8 = $lwe
/*44656*/         OPC_MoveParent,
/*44657*/         OPC_MoveChild, 10,
/*44659*/         OPC_RecordNode, // #9 = $da
/*44660*/         OPC_MoveParent,
/*44661*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44706
/*44664*/           OPC_EmitMergeInputChains1_0,
/*44665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44677*/           OPC_EmitInteger, MVT::i1, 0, 
/*44680*/           OPC_EmitInteger, MVT::i1, 0, 
/*44683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44706*/         /*SwitchType*/ 42, MVT::v2f32,// ->44750
/*44708*/           OPC_EmitMergeInputChains1_0,
/*44709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44721*/           OPC_EmitInteger, MVT::i1, 0, 
/*44724*/           OPC_EmitInteger, MVT::i1, 0, 
/*44727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44750*/         /*SwitchType*/ 42, MVT::v4f32,// ->44794
/*44752*/           OPC_EmitMergeInputChains1_0,
/*44753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44765*/           OPC_EmitInteger, MVT::i1, 0, 
/*44768*/           OPC_EmitInteger, MVT::i1, 0, 
/*44771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44794*/         0, // EndSwitchType
/*44795*/       /*Scope*/ 27|128,1/*155*/, /*->44952*/
/*44797*/         OPC_CheckChild2Type, MVT::v2f32,
/*44799*/         OPC_RecordChild3, // #2 = $rsrc
/*44800*/         OPC_CheckChild3Type, MVT::v8i32,
/*44802*/         OPC_RecordChild4, // #3 = $sampler
/*44803*/         OPC_RecordChild5, // #4 = $dmask
/*44804*/         OPC_RecordChild6, // #5 = $unorm
/*44805*/         OPC_RecordChild7, // #6 = $glc
/*44806*/         OPC_MoveChild, 8,
/*44808*/         OPC_RecordNode, // #7 = $slc
/*44809*/         OPC_MoveParent,
/*44810*/         OPC_MoveChild, 9,
/*44812*/         OPC_RecordNode, // #8 = $lwe
/*44813*/         OPC_MoveParent,
/*44814*/         OPC_MoveChild, 10,
/*44816*/         OPC_RecordNode, // #9 = $da
/*44817*/         OPC_MoveParent,
/*44818*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44863
/*44821*/           OPC_EmitMergeInputChains1_0,
/*44822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44834*/           OPC_EmitInteger, MVT::i1, 0, 
/*44837*/           OPC_EmitInteger, MVT::i1, 0, 
/*44840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44863*/         /*SwitchType*/ 42, MVT::v2f32,// ->44907
/*44865*/           OPC_EmitMergeInputChains1_0,
/*44866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44878*/           OPC_EmitInteger, MVT::i1, 0, 
/*44881*/           OPC_EmitInteger, MVT::i1, 0, 
/*44884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44907*/         /*SwitchType*/ 42, MVT::v4f32,// ->44951
/*44909*/           OPC_EmitMergeInputChains1_0,
/*44910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44922*/           OPC_EmitInteger, MVT::i1, 0, 
/*44925*/           OPC_EmitInteger, MVT::i1, 0, 
/*44928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44951*/         0, // EndSwitchType
/*44952*/       /*Scope*/ 27|128,1/*155*/, /*->45109*/
/*44954*/         OPC_CheckChild2Type, MVT::v4f32,
/*44956*/         OPC_RecordChild3, // #2 = $rsrc
/*44957*/         OPC_CheckChild3Type, MVT::v8i32,
/*44959*/         OPC_RecordChild4, // #3 = $sampler
/*44960*/         OPC_RecordChild5, // #4 = $dmask
/*44961*/         OPC_RecordChild6, // #5 = $unorm
/*44962*/         OPC_RecordChild7, // #6 = $glc
/*44963*/         OPC_MoveChild, 8,
/*44965*/         OPC_RecordNode, // #7 = $slc
/*44966*/         OPC_MoveParent,
/*44967*/         OPC_MoveChild, 9,
/*44969*/         OPC_RecordNode, // #8 = $lwe
/*44970*/         OPC_MoveParent,
/*44971*/         OPC_MoveChild, 10,
/*44973*/         OPC_RecordNode, // #9 = $da
/*44974*/         OPC_MoveParent,
/*44975*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45020
/*44978*/           OPC_EmitMergeInputChains1_0,
/*44979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44991*/           OPC_EmitInteger, MVT::i1, 0, 
/*44994*/           OPC_EmitInteger, MVT::i1, 0, 
/*44997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45020*/         /*SwitchType*/ 42, MVT::v2f32,// ->45064
/*45022*/           OPC_EmitMergeInputChains1_0,
/*45023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45035*/           OPC_EmitInteger, MVT::i1, 0, 
/*45038*/           OPC_EmitInteger, MVT::i1, 0, 
/*45041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45064*/         /*SwitchType*/ 42, MVT::v4f32,// ->45108
/*45066*/           OPC_EmitMergeInputChains1_0,
/*45067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45079*/           OPC_EmitInteger, MVT::i1, 0, 
/*45082*/           OPC_EmitInteger, MVT::i1, 0, 
/*45085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45108*/         0, // EndSwitchType
/*45109*/       /*Scope*/ 27|128,1/*155*/, /*->45266*/
/*45111*/         OPC_CheckChild2Type, MVT::v8f32,
/*45113*/         OPC_RecordChild3, // #2 = $rsrc
/*45114*/         OPC_CheckChild3Type, MVT::v8i32,
/*45116*/         OPC_RecordChild4, // #3 = $sampler
/*45117*/         OPC_RecordChild5, // #4 = $dmask
/*45118*/         OPC_RecordChild6, // #5 = $unorm
/*45119*/         OPC_RecordChild7, // #6 = $glc
/*45120*/         OPC_MoveChild, 8,
/*45122*/         OPC_RecordNode, // #7 = $slc
/*45123*/         OPC_MoveParent,
/*45124*/         OPC_MoveChild, 9,
/*45126*/         OPC_RecordNode, // #8 = $lwe
/*45127*/         OPC_MoveParent,
/*45128*/         OPC_MoveChild, 10,
/*45130*/         OPC_RecordNode, // #9 = $da
/*45131*/         OPC_MoveParent,
/*45132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45177
/*45135*/           OPC_EmitMergeInputChains1_0,
/*45136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45148*/           OPC_EmitInteger, MVT::i1, 0, 
/*45151*/           OPC_EmitInteger, MVT::i1, 0, 
/*45154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45177*/         /*SwitchType*/ 42, MVT::v2f32,// ->45221
/*45179*/           OPC_EmitMergeInputChains1_0,
/*45180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45192*/           OPC_EmitInteger, MVT::i1, 0, 
/*45195*/           OPC_EmitInteger, MVT::i1, 0, 
/*45198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45221*/         /*SwitchType*/ 42, MVT::v4f32,// ->45265
/*45223*/           OPC_EmitMergeInputChains1_0,
/*45224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45236*/           OPC_EmitInteger, MVT::i1, 0, 
/*45239*/           OPC_EmitInteger, MVT::i1, 0, 
/*45242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45265*/         0, // EndSwitchType
/*45266*/       /*Scope*/ 27|128,1/*155*/, /*->45423*/
/*45268*/         OPC_CheckChild2Type, MVT::v16f32,
/*45270*/         OPC_RecordChild3, // #2 = $rsrc
/*45271*/         OPC_CheckChild3Type, MVT::v8i32,
/*45273*/         OPC_RecordChild4, // #3 = $sampler
/*45274*/         OPC_RecordChild5, // #4 = $dmask
/*45275*/         OPC_RecordChild6, // #5 = $unorm
/*45276*/         OPC_RecordChild7, // #6 = $glc
/*45277*/         OPC_MoveChild, 8,
/*45279*/         OPC_RecordNode, // #7 = $slc
/*45280*/         OPC_MoveParent,
/*45281*/         OPC_MoveChild, 9,
/*45283*/         OPC_RecordNode, // #8 = $lwe
/*45284*/         OPC_MoveParent,
/*45285*/         OPC_MoveChild, 10,
/*45287*/         OPC_RecordNode, // #9 = $da
/*45288*/         OPC_MoveParent,
/*45289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45334
/*45292*/           OPC_EmitMergeInputChains1_0,
/*45293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45305*/           OPC_EmitInteger, MVT::i1, 0, 
/*45308*/           OPC_EmitInteger, MVT::i1, 0, 
/*45311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45334*/         /*SwitchType*/ 42, MVT::v2f32,// ->45378
/*45336*/           OPC_EmitMergeInputChains1_0,
/*45337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45349*/           OPC_EmitInteger, MVT::i1, 0, 
/*45352*/           OPC_EmitInteger, MVT::i1, 0, 
/*45355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45378*/         /*SwitchType*/ 42, MVT::v4f32,// ->45422
/*45380*/           OPC_EmitMergeInputChains1_0,
/*45381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45393*/           OPC_EmitInteger, MVT::i1, 0, 
/*45396*/           OPC_EmitInteger, MVT::i1, 0, 
/*45399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45422*/         0, // EndSwitchType
/*45423*/       0, /*End of Scope*/
/*45424*/     /*Scope*/ 23|128,6/*791*/, /*->46217*/
/*45426*/       OPC_CheckChild1Integer, 80|128,3/*464*/, 
/*45429*/       OPC_RecordChild2, // #1 = $addr
/*45430*/       OPC_Scope, 27|128,1/*155*/, /*->45588*/ // 5 children in Scope
/*45433*/         OPC_CheckChild2Type, MVT::f32,
/*45435*/         OPC_RecordChild3, // #2 = $rsrc
/*45436*/         OPC_CheckChild3Type, MVT::v8i32,
/*45438*/         OPC_RecordChild4, // #3 = $sampler
/*45439*/         OPC_RecordChild5, // #4 = $dmask
/*45440*/         OPC_RecordChild6, // #5 = $unorm
/*45441*/         OPC_RecordChild7, // #6 = $glc
/*45442*/         OPC_MoveChild, 8,
/*45444*/         OPC_RecordNode, // #7 = $slc
/*45445*/         OPC_MoveParent,
/*45446*/         OPC_MoveChild, 9,
/*45448*/         OPC_RecordNode, // #8 = $lwe
/*45449*/         OPC_MoveParent,
/*45450*/         OPC_MoveChild, 10,
/*45452*/         OPC_RecordNode, // #9 = $da
/*45453*/         OPC_MoveParent,
/*45454*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45499
/*45457*/           OPC_EmitMergeInputChains1_0,
/*45458*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45461*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45464*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45467*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45470*/           OPC_EmitInteger, MVT::i1, 0, 
/*45473*/           OPC_EmitInteger, MVT::i1, 0, 
/*45476*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45479*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45482*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45499*/         /*SwitchType*/ 42, MVT::v2f32,// ->45543
/*45501*/           OPC_EmitMergeInputChains1_0,
/*45502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45505*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45508*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45511*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45514*/           OPC_EmitInteger, MVT::i1, 0, 
/*45517*/           OPC_EmitInteger, MVT::i1, 0, 
/*45520*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45523*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45543*/         /*SwitchType*/ 42, MVT::v4f32,// ->45587
/*45545*/           OPC_EmitMergeInputChains1_0,
/*45546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45558*/           OPC_EmitInteger, MVT::i1, 0, 
/*45561*/           OPC_EmitInteger, MVT::i1, 0, 
/*45564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45587*/         0, // EndSwitchType
/*45588*/       /*Scope*/ 27|128,1/*155*/, /*->45745*/
/*45590*/         OPC_CheckChild2Type, MVT::v2f32,
/*45592*/         OPC_RecordChild3, // #2 = $rsrc
/*45593*/         OPC_CheckChild3Type, MVT::v8i32,
/*45595*/         OPC_RecordChild4, // #3 = $sampler
/*45596*/         OPC_RecordChild5, // #4 = $dmask
/*45597*/         OPC_RecordChild6, // #5 = $unorm
/*45598*/         OPC_RecordChild7, // #6 = $glc
/*45599*/         OPC_MoveChild, 8,
/*45601*/         OPC_RecordNode, // #7 = $slc
/*45602*/         OPC_MoveParent,
/*45603*/         OPC_MoveChild, 9,
/*45605*/         OPC_RecordNode, // #8 = $lwe
/*45606*/         OPC_MoveParent,
/*45607*/         OPC_MoveChild, 10,
/*45609*/         OPC_RecordNode, // #9 = $da
/*45610*/         OPC_MoveParent,
/*45611*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45656
/*45614*/           OPC_EmitMergeInputChains1_0,
/*45615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45627*/           OPC_EmitInteger, MVT::i1, 0, 
/*45630*/           OPC_EmitInteger, MVT::i1, 0, 
/*45633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45656*/         /*SwitchType*/ 42, MVT::v2f32,// ->45700
/*45658*/           OPC_EmitMergeInputChains1_0,
/*45659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45671*/           OPC_EmitInteger, MVT::i1, 0, 
/*45674*/           OPC_EmitInteger, MVT::i1, 0, 
/*45677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45700*/         /*SwitchType*/ 42, MVT::v4f32,// ->45744
/*45702*/           OPC_EmitMergeInputChains1_0,
/*45703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45715*/           OPC_EmitInteger, MVT::i1, 0, 
/*45718*/           OPC_EmitInteger, MVT::i1, 0, 
/*45721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45744*/         0, // EndSwitchType
/*45745*/       /*Scope*/ 27|128,1/*155*/, /*->45902*/
/*45747*/         OPC_CheckChild2Type, MVT::v4f32,
/*45749*/         OPC_RecordChild3, // #2 = $rsrc
/*45750*/         OPC_CheckChild3Type, MVT::v8i32,
/*45752*/         OPC_RecordChild4, // #3 = $sampler
/*45753*/         OPC_RecordChild5, // #4 = $dmask
/*45754*/         OPC_RecordChild6, // #5 = $unorm
/*45755*/         OPC_RecordChild7, // #6 = $glc
/*45756*/         OPC_MoveChild, 8,
/*45758*/         OPC_RecordNode, // #7 = $slc
/*45759*/         OPC_MoveParent,
/*45760*/         OPC_MoveChild, 9,
/*45762*/         OPC_RecordNode, // #8 = $lwe
/*45763*/         OPC_MoveParent,
/*45764*/         OPC_MoveChild, 10,
/*45766*/         OPC_RecordNode, // #9 = $da
/*45767*/         OPC_MoveParent,
/*45768*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45813
/*45771*/           OPC_EmitMergeInputChains1_0,
/*45772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45784*/           OPC_EmitInteger, MVT::i1, 0, 
/*45787*/           OPC_EmitInteger, MVT::i1, 0, 
/*45790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45813*/         /*SwitchType*/ 42, MVT::v2f32,// ->45857
/*45815*/           OPC_EmitMergeInputChains1_0,
/*45816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45819*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45828*/           OPC_EmitInteger, MVT::i1, 0, 
/*45831*/           OPC_EmitInteger, MVT::i1, 0, 
/*45834*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45837*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45857*/         /*SwitchType*/ 42, MVT::v4f32,// ->45901
/*45859*/           OPC_EmitMergeInputChains1_0,
/*45860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45872*/           OPC_EmitInteger, MVT::i1, 0, 
/*45875*/           OPC_EmitInteger, MVT::i1, 0, 
/*45878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45901*/         0, // EndSwitchType
/*45902*/       /*Scope*/ 27|128,1/*155*/, /*->46059*/
/*45904*/         OPC_CheckChild2Type, MVT::v8f32,
/*45906*/         OPC_RecordChild3, // #2 = $rsrc
/*45907*/         OPC_CheckChild3Type, MVT::v8i32,
/*45909*/         OPC_RecordChild4, // #3 = $sampler
/*45910*/         OPC_RecordChild5, // #4 = $dmask
/*45911*/         OPC_RecordChild6, // #5 = $unorm
/*45912*/         OPC_RecordChild7, // #6 = $glc
/*45913*/         OPC_MoveChild, 8,
/*45915*/         OPC_RecordNode, // #7 = $slc
/*45916*/         OPC_MoveParent,
/*45917*/         OPC_MoveChild, 9,
/*45919*/         OPC_RecordNode, // #8 = $lwe
/*45920*/         OPC_MoveParent,
/*45921*/         OPC_MoveChild, 10,
/*45923*/         OPC_RecordNode, // #9 = $da
/*45924*/         OPC_MoveParent,
/*45925*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45970
/*45928*/           OPC_EmitMergeInputChains1_0,
/*45929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45941*/           OPC_EmitInteger, MVT::i1, 0, 
/*45944*/           OPC_EmitInteger, MVT::i1, 0, 
/*45947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45970*/         /*SwitchType*/ 42, MVT::v2f32,// ->46014
/*45972*/           OPC_EmitMergeInputChains1_0,
/*45973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45985*/           OPC_EmitInteger, MVT::i1, 0, 
/*45988*/           OPC_EmitInteger, MVT::i1, 0, 
/*45991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46014*/         /*SwitchType*/ 42, MVT::v4f32,// ->46058
/*46016*/           OPC_EmitMergeInputChains1_0,
/*46017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46029*/           OPC_EmitInteger, MVT::i1, 0, 
/*46032*/           OPC_EmitInteger, MVT::i1, 0, 
/*46035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46058*/         0, // EndSwitchType
/*46059*/       /*Scope*/ 27|128,1/*155*/, /*->46216*/
/*46061*/         OPC_CheckChild2Type, MVT::v16f32,
/*46063*/         OPC_RecordChild3, // #2 = $rsrc
/*46064*/         OPC_CheckChild3Type, MVT::v8i32,
/*46066*/         OPC_RecordChild4, // #3 = $sampler
/*46067*/         OPC_RecordChild5, // #4 = $dmask
/*46068*/         OPC_RecordChild6, // #5 = $unorm
/*46069*/         OPC_RecordChild7, // #6 = $glc
/*46070*/         OPC_MoveChild, 8,
/*46072*/         OPC_RecordNode, // #7 = $slc
/*46073*/         OPC_MoveParent,
/*46074*/         OPC_MoveChild, 9,
/*46076*/         OPC_RecordNode, // #8 = $lwe
/*46077*/         OPC_MoveParent,
/*46078*/         OPC_MoveChild, 10,
/*46080*/         OPC_RecordNode, // #9 = $da
/*46081*/         OPC_MoveParent,
/*46082*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46127
/*46085*/           OPC_EmitMergeInputChains1_0,
/*46086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46098*/           OPC_EmitInteger, MVT::i1, 0, 
/*46101*/           OPC_EmitInteger, MVT::i1, 0, 
/*46104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46127*/         /*SwitchType*/ 42, MVT::v2f32,// ->46171
/*46129*/           OPC_EmitMergeInputChains1_0,
/*46130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46142*/           OPC_EmitInteger, MVT::i1, 0, 
/*46145*/           OPC_EmitInteger, MVT::i1, 0, 
/*46148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46171*/         /*SwitchType*/ 42, MVT::v4f32,// ->46215
/*46173*/           OPC_EmitMergeInputChains1_0,
/*46174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46186*/           OPC_EmitInteger, MVT::i1, 0, 
/*46189*/           OPC_EmitInteger, MVT::i1, 0, 
/*46192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46215*/         0, // EndSwitchType
/*46216*/       0, /*End of Scope*/
/*46217*/     /*Scope*/ 23|128,6/*791*/, /*->47010*/
/*46219*/       OPC_CheckChild1Integer, 108|128,3/*492*/, 
/*46222*/       OPC_RecordChild2, // #1 = $addr
/*46223*/       OPC_Scope, 27|128,1/*155*/, /*->46381*/ // 5 children in Scope
/*46226*/         OPC_CheckChild2Type, MVT::f32,
/*46228*/         OPC_RecordChild3, // #2 = $rsrc
/*46229*/         OPC_CheckChild3Type, MVT::v8i32,
/*46231*/         OPC_RecordChild4, // #3 = $sampler
/*46232*/         OPC_RecordChild5, // #4 = $dmask
/*46233*/         OPC_RecordChild6, // #5 = $unorm
/*46234*/         OPC_RecordChild7, // #6 = $glc
/*46235*/         OPC_MoveChild, 8,
/*46237*/         OPC_RecordNode, // #7 = $slc
/*46238*/         OPC_MoveParent,
/*46239*/         OPC_MoveChild, 9,
/*46241*/         OPC_RecordNode, // #8 = $lwe
/*46242*/         OPC_MoveParent,
/*46243*/         OPC_MoveChild, 10,
/*46245*/         OPC_RecordNode, // #9 = $da
/*46246*/         OPC_MoveParent,
/*46247*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46292
/*46250*/           OPC_EmitMergeInputChains1_0,
/*46251*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46254*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46257*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46260*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46263*/           OPC_EmitInteger, MVT::i1, 0, 
/*46266*/           OPC_EmitInteger, MVT::i1, 0, 
/*46269*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46272*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46292*/         /*SwitchType*/ 42, MVT::v2f32,// ->46336
/*46294*/           OPC_EmitMergeInputChains1_0,
/*46295*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46301*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46304*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46307*/           OPC_EmitInteger, MVT::i1, 0, 
/*46310*/           OPC_EmitInteger, MVT::i1, 0, 
/*46313*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46316*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46336*/         /*SwitchType*/ 42, MVT::v4f32,// ->46380
/*46338*/           OPC_EmitMergeInputChains1_0,
/*46339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46351*/           OPC_EmitInteger, MVT::i1, 0, 
/*46354*/           OPC_EmitInteger, MVT::i1, 0, 
/*46357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46380*/         0, // EndSwitchType
/*46381*/       /*Scope*/ 27|128,1/*155*/, /*->46538*/
/*46383*/         OPC_CheckChild2Type, MVT::v2f32,
/*46385*/         OPC_RecordChild3, // #2 = $rsrc
/*46386*/         OPC_CheckChild3Type, MVT::v8i32,
/*46388*/         OPC_RecordChild4, // #3 = $sampler
/*46389*/         OPC_RecordChild5, // #4 = $dmask
/*46390*/         OPC_RecordChild6, // #5 = $unorm
/*46391*/         OPC_RecordChild7, // #6 = $glc
/*46392*/         OPC_MoveChild, 8,
/*46394*/         OPC_RecordNode, // #7 = $slc
/*46395*/         OPC_MoveParent,
/*46396*/         OPC_MoveChild, 9,
/*46398*/         OPC_RecordNode, // #8 = $lwe
/*46399*/         OPC_MoveParent,
/*46400*/         OPC_MoveChild, 10,
/*46402*/         OPC_RecordNode, // #9 = $da
/*46403*/         OPC_MoveParent,
/*46404*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46449
/*46407*/           OPC_EmitMergeInputChains1_0,
/*46408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46420*/           OPC_EmitInteger, MVT::i1, 0, 
/*46423*/           OPC_EmitInteger, MVT::i1, 0, 
/*46426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46449*/         /*SwitchType*/ 42, MVT::v2f32,// ->46493
/*46451*/           OPC_EmitMergeInputChains1_0,
/*46452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46464*/           OPC_EmitInteger, MVT::i1, 0, 
/*46467*/           OPC_EmitInteger, MVT::i1, 0, 
/*46470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46493*/         /*SwitchType*/ 42, MVT::v4f32,// ->46537
/*46495*/           OPC_EmitMergeInputChains1_0,
/*46496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46508*/           OPC_EmitInteger, MVT::i1, 0, 
/*46511*/           OPC_EmitInteger, MVT::i1, 0, 
/*46514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46537*/         0, // EndSwitchType
/*46538*/       /*Scope*/ 27|128,1/*155*/, /*->46695*/
/*46540*/         OPC_CheckChild2Type, MVT::v4f32,
/*46542*/         OPC_RecordChild3, // #2 = $rsrc
/*46543*/         OPC_CheckChild3Type, MVT::v8i32,
/*46545*/         OPC_RecordChild4, // #3 = $sampler
/*46546*/         OPC_RecordChild5, // #4 = $dmask
/*46547*/         OPC_RecordChild6, // #5 = $unorm
/*46548*/         OPC_RecordChild7, // #6 = $glc
/*46549*/         OPC_MoveChild, 8,
/*46551*/         OPC_RecordNode, // #7 = $slc
/*46552*/         OPC_MoveParent,
/*46553*/         OPC_MoveChild, 9,
/*46555*/         OPC_RecordNode, // #8 = $lwe
/*46556*/         OPC_MoveParent,
/*46557*/         OPC_MoveChild, 10,
/*46559*/         OPC_RecordNode, // #9 = $da
/*46560*/         OPC_MoveParent,
/*46561*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46606
/*46564*/           OPC_EmitMergeInputChains1_0,
/*46565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46577*/           OPC_EmitInteger, MVT::i1, 0, 
/*46580*/           OPC_EmitInteger, MVT::i1, 0, 
/*46583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46606*/         /*SwitchType*/ 42, MVT::v2f32,// ->46650
/*46608*/           OPC_EmitMergeInputChains1_0,
/*46609*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46612*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46615*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46621*/           OPC_EmitInteger, MVT::i1, 0, 
/*46624*/           OPC_EmitInteger, MVT::i1, 0, 
/*46627*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46630*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46650*/         /*SwitchType*/ 42, MVT::v4f32,// ->46694
/*46652*/           OPC_EmitMergeInputChains1_0,
/*46653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46665*/           OPC_EmitInteger, MVT::i1, 0, 
/*46668*/           OPC_EmitInteger, MVT::i1, 0, 
/*46671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46694*/         0, // EndSwitchType
/*46695*/       /*Scope*/ 27|128,1/*155*/, /*->46852*/
/*46697*/         OPC_CheckChild2Type, MVT::v8f32,
/*46699*/         OPC_RecordChild3, // #2 = $rsrc
/*46700*/         OPC_CheckChild3Type, MVT::v8i32,
/*46702*/         OPC_RecordChild4, // #3 = $sampler
/*46703*/         OPC_RecordChild5, // #4 = $dmask
/*46704*/         OPC_RecordChild6, // #5 = $unorm
/*46705*/         OPC_RecordChild7, // #6 = $glc
/*46706*/         OPC_MoveChild, 8,
/*46708*/         OPC_RecordNode, // #7 = $slc
/*46709*/         OPC_MoveParent,
/*46710*/         OPC_MoveChild, 9,
/*46712*/         OPC_RecordNode, // #8 = $lwe
/*46713*/         OPC_MoveParent,
/*46714*/         OPC_MoveChild, 10,
/*46716*/         OPC_RecordNode, // #9 = $da
/*46717*/         OPC_MoveParent,
/*46718*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46763
/*46721*/           OPC_EmitMergeInputChains1_0,
/*46722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46734*/           OPC_EmitInteger, MVT::i1, 0, 
/*46737*/           OPC_EmitInteger, MVT::i1, 0, 
/*46740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46763*/         /*SwitchType*/ 42, MVT::v2f32,// ->46807
/*46765*/           OPC_EmitMergeInputChains1_0,
/*46766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46778*/           OPC_EmitInteger, MVT::i1, 0, 
/*46781*/           OPC_EmitInteger, MVT::i1, 0, 
/*46784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46807*/         /*SwitchType*/ 42, MVT::v4f32,// ->46851
/*46809*/           OPC_EmitMergeInputChains1_0,
/*46810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46822*/           OPC_EmitInteger, MVT::i1, 0, 
/*46825*/           OPC_EmitInteger, MVT::i1, 0, 
/*46828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46851*/         0, // EndSwitchType
/*46852*/       /*Scope*/ 27|128,1/*155*/, /*->47009*/
/*46854*/         OPC_CheckChild2Type, MVT::v16f32,
/*46856*/         OPC_RecordChild3, // #2 = $rsrc
/*46857*/         OPC_CheckChild3Type, MVT::v8i32,
/*46859*/         OPC_RecordChild4, // #3 = $sampler
/*46860*/         OPC_RecordChild5, // #4 = $dmask
/*46861*/         OPC_RecordChild6, // #5 = $unorm
/*46862*/         OPC_RecordChild7, // #6 = $glc
/*46863*/         OPC_MoveChild, 8,
/*46865*/         OPC_RecordNode, // #7 = $slc
/*46866*/         OPC_MoveParent,
/*46867*/         OPC_MoveChild, 9,
/*46869*/         OPC_RecordNode, // #8 = $lwe
/*46870*/         OPC_MoveParent,
/*46871*/         OPC_MoveChild, 10,
/*46873*/         OPC_RecordNode, // #9 = $da
/*46874*/         OPC_MoveParent,
/*46875*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46920
/*46878*/           OPC_EmitMergeInputChains1_0,
/*46879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46891*/           OPC_EmitInteger, MVT::i1, 0, 
/*46894*/           OPC_EmitInteger, MVT::i1, 0, 
/*46897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46920*/         /*SwitchType*/ 42, MVT::v2f32,// ->46964
/*46922*/           OPC_EmitMergeInputChains1_0,
/*46923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46935*/           OPC_EmitInteger, MVT::i1, 0, 
/*46938*/           OPC_EmitInteger, MVT::i1, 0, 
/*46941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46964*/         /*SwitchType*/ 42, MVT::v4f32,// ->47008
/*46966*/           OPC_EmitMergeInputChains1_0,
/*46967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46979*/           OPC_EmitInteger, MVT::i1, 0, 
/*46982*/           OPC_EmitInteger, MVT::i1, 0, 
/*46985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47008*/         0, // EndSwitchType
/*47009*/       0, /*End of Scope*/
/*47010*/     /*Scope*/ 23|128,6/*791*/, /*->47803*/
/*47012*/       OPC_CheckChild1Integer, 99|128,3/*483*/, 
/*47015*/       OPC_RecordChild2, // #1 = $addr
/*47016*/       OPC_Scope, 27|128,1/*155*/, /*->47174*/ // 5 children in Scope
/*47019*/         OPC_CheckChild2Type, MVT::f32,
/*47021*/         OPC_RecordChild3, // #2 = $rsrc
/*47022*/         OPC_CheckChild3Type, MVT::v8i32,
/*47024*/         OPC_RecordChild4, // #3 = $sampler
/*47025*/         OPC_RecordChild5, // #4 = $dmask
/*47026*/         OPC_RecordChild6, // #5 = $unorm
/*47027*/         OPC_RecordChild7, // #6 = $glc
/*47028*/         OPC_MoveChild, 8,
/*47030*/         OPC_RecordNode, // #7 = $slc
/*47031*/         OPC_MoveParent,
/*47032*/         OPC_MoveChild, 9,
/*47034*/         OPC_RecordNode, // #8 = $lwe
/*47035*/         OPC_MoveParent,
/*47036*/         OPC_MoveChild, 10,
/*47038*/         OPC_RecordNode, // #9 = $da
/*47039*/         OPC_MoveParent,
/*47040*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47085
/*47043*/           OPC_EmitMergeInputChains1_0,
/*47044*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47047*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47050*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47053*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47056*/           OPC_EmitInteger, MVT::i1, 0, 
/*47059*/           OPC_EmitInteger, MVT::i1, 0, 
/*47062*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47065*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47085*/         /*SwitchType*/ 42, MVT::v2f32,// ->47129
/*47087*/           OPC_EmitMergeInputChains1_0,
/*47088*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47091*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47094*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47097*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47100*/           OPC_EmitInteger, MVT::i1, 0, 
/*47103*/           OPC_EmitInteger, MVT::i1, 0, 
/*47106*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47109*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47129*/         /*SwitchType*/ 42, MVT::v4f32,// ->47173
/*47131*/           OPC_EmitMergeInputChains1_0,
/*47132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47144*/           OPC_EmitInteger, MVT::i1, 0, 
/*47147*/           OPC_EmitInteger, MVT::i1, 0, 
/*47150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47173*/         0, // EndSwitchType
/*47174*/       /*Scope*/ 27|128,1/*155*/, /*->47331*/
/*47176*/         OPC_CheckChild2Type, MVT::v2f32,
/*47178*/         OPC_RecordChild3, // #2 = $rsrc
/*47179*/         OPC_CheckChild3Type, MVT::v8i32,
/*47181*/         OPC_RecordChild4, // #3 = $sampler
/*47182*/         OPC_RecordChild5, // #4 = $dmask
/*47183*/         OPC_RecordChild6, // #5 = $unorm
/*47184*/         OPC_RecordChild7, // #6 = $glc
/*47185*/         OPC_MoveChild, 8,
/*47187*/         OPC_RecordNode, // #7 = $slc
/*47188*/         OPC_MoveParent,
/*47189*/         OPC_MoveChild, 9,
/*47191*/         OPC_RecordNode, // #8 = $lwe
/*47192*/         OPC_MoveParent,
/*47193*/         OPC_MoveChild, 10,
/*47195*/         OPC_RecordNode, // #9 = $da
/*47196*/         OPC_MoveParent,
/*47197*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47242
/*47200*/           OPC_EmitMergeInputChains1_0,
/*47201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47213*/           OPC_EmitInteger, MVT::i1, 0, 
/*47216*/           OPC_EmitInteger, MVT::i1, 0, 
/*47219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47242*/         /*SwitchType*/ 42, MVT::v2f32,// ->47286
/*47244*/           OPC_EmitMergeInputChains1_0,
/*47245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47257*/           OPC_EmitInteger, MVT::i1, 0, 
/*47260*/           OPC_EmitInteger, MVT::i1, 0, 
/*47263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47286*/         /*SwitchType*/ 42, MVT::v4f32,// ->47330
/*47288*/           OPC_EmitMergeInputChains1_0,
/*47289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47301*/           OPC_EmitInteger, MVT::i1, 0, 
/*47304*/           OPC_EmitInteger, MVT::i1, 0, 
/*47307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47330*/         0, // EndSwitchType
/*47331*/       /*Scope*/ 27|128,1/*155*/, /*->47488*/
/*47333*/         OPC_CheckChild2Type, MVT::v4f32,
/*47335*/         OPC_RecordChild3, // #2 = $rsrc
/*47336*/         OPC_CheckChild3Type, MVT::v8i32,
/*47338*/         OPC_RecordChild4, // #3 = $sampler
/*47339*/         OPC_RecordChild5, // #4 = $dmask
/*47340*/         OPC_RecordChild6, // #5 = $unorm
/*47341*/         OPC_RecordChild7, // #6 = $glc
/*47342*/         OPC_MoveChild, 8,
/*47344*/         OPC_RecordNode, // #7 = $slc
/*47345*/         OPC_MoveParent,
/*47346*/         OPC_MoveChild, 9,
/*47348*/         OPC_RecordNode, // #8 = $lwe
/*47349*/         OPC_MoveParent,
/*47350*/         OPC_MoveChild, 10,
/*47352*/         OPC_RecordNode, // #9 = $da
/*47353*/         OPC_MoveParent,
/*47354*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47399
/*47357*/           OPC_EmitMergeInputChains1_0,
/*47358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47370*/           OPC_EmitInteger, MVT::i1, 0, 
/*47373*/           OPC_EmitInteger, MVT::i1, 0, 
/*47376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47399*/         /*SwitchType*/ 42, MVT::v2f32,// ->47443
/*47401*/           OPC_EmitMergeInputChains1_0,
/*47402*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47408*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47411*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47414*/           OPC_EmitInteger, MVT::i1, 0, 
/*47417*/           OPC_EmitInteger, MVT::i1, 0, 
/*47420*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47423*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47443*/         /*SwitchType*/ 42, MVT::v4f32,// ->47487
/*47445*/           OPC_EmitMergeInputChains1_0,
/*47446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47458*/           OPC_EmitInteger, MVT::i1, 0, 
/*47461*/           OPC_EmitInteger, MVT::i1, 0, 
/*47464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47487*/         0, // EndSwitchType
/*47488*/       /*Scope*/ 27|128,1/*155*/, /*->47645*/
/*47490*/         OPC_CheckChild2Type, MVT::v8f32,
/*47492*/         OPC_RecordChild3, // #2 = $rsrc
/*47493*/         OPC_CheckChild3Type, MVT::v8i32,
/*47495*/         OPC_RecordChild4, // #3 = $sampler
/*47496*/         OPC_RecordChild5, // #4 = $dmask
/*47497*/         OPC_RecordChild6, // #5 = $unorm
/*47498*/         OPC_RecordChild7, // #6 = $glc
/*47499*/         OPC_MoveChild, 8,
/*47501*/         OPC_RecordNode, // #7 = $slc
/*47502*/         OPC_MoveParent,
/*47503*/         OPC_MoveChild, 9,
/*47505*/         OPC_RecordNode, // #8 = $lwe
/*47506*/         OPC_MoveParent,
/*47507*/         OPC_MoveChild, 10,
/*47509*/         OPC_RecordNode, // #9 = $da
/*47510*/         OPC_MoveParent,
/*47511*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47556
/*47514*/           OPC_EmitMergeInputChains1_0,
/*47515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47527*/           OPC_EmitInteger, MVT::i1, 0, 
/*47530*/           OPC_EmitInteger, MVT::i1, 0, 
/*47533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47556*/         /*SwitchType*/ 42, MVT::v2f32,// ->47600
/*47558*/           OPC_EmitMergeInputChains1_0,
/*47559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47571*/           OPC_EmitInteger, MVT::i1, 0, 
/*47574*/           OPC_EmitInteger, MVT::i1, 0, 
/*47577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47600*/         /*SwitchType*/ 42, MVT::v4f32,// ->47644
/*47602*/           OPC_EmitMergeInputChains1_0,
/*47603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47615*/           OPC_EmitInteger, MVT::i1, 0, 
/*47618*/           OPC_EmitInteger, MVT::i1, 0, 
/*47621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47644*/         0, // EndSwitchType
/*47645*/       /*Scope*/ 27|128,1/*155*/, /*->47802*/
/*47647*/         OPC_CheckChild2Type, MVT::v16f32,
/*47649*/         OPC_RecordChild3, // #2 = $rsrc
/*47650*/         OPC_CheckChild3Type, MVT::v8i32,
/*47652*/         OPC_RecordChild4, // #3 = $sampler
/*47653*/         OPC_RecordChild5, // #4 = $dmask
/*47654*/         OPC_RecordChild6, // #5 = $unorm
/*47655*/         OPC_RecordChild7, // #6 = $glc
/*47656*/         OPC_MoveChild, 8,
/*47658*/         OPC_RecordNode, // #7 = $slc
/*47659*/         OPC_MoveParent,
/*47660*/         OPC_MoveChild, 9,
/*47662*/         OPC_RecordNode, // #8 = $lwe
/*47663*/         OPC_MoveParent,
/*47664*/         OPC_MoveChild, 10,
/*47666*/         OPC_RecordNode, // #9 = $da
/*47667*/         OPC_MoveParent,
/*47668*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47713
/*47671*/           OPC_EmitMergeInputChains1_0,
/*47672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47684*/           OPC_EmitInteger, MVT::i1, 0, 
/*47687*/           OPC_EmitInteger, MVT::i1, 0, 
/*47690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47713*/         /*SwitchType*/ 42, MVT::v2f32,// ->47757
/*47715*/           OPC_EmitMergeInputChains1_0,
/*47716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47728*/           OPC_EmitInteger, MVT::i1, 0, 
/*47731*/           OPC_EmitInteger, MVT::i1, 0, 
/*47734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47757*/         /*SwitchType*/ 42, MVT::v4f32,// ->47801
/*47759*/           OPC_EmitMergeInputChains1_0,
/*47760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47772*/           OPC_EmitInteger, MVT::i1, 0, 
/*47775*/           OPC_EmitInteger, MVT::i1, 0, 
/*47778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47801*/         0, // EndSwitchType
/*47802*/       0, /*End of Scope*/
/*47803*/     /*Scope*/ 23|128,6/*791*/, /*->48596*/
/*47805*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*47808*/       OPC_RecordChild2, // #1 = $addr
/*47809*/       OPC_Scope, 27|128,1/*155*/, /*->47967*/ // 5 children in Scope
/*47812*/         OPC_CheckChild2Type, MVT::f32,
/*47814*/         OPC_RecordChild3, // #2 = $rsrc
/*47815*/         OPC_CheckChild3Type, MVT::v8i32,
/*47817*/         OPC_RecordChild4, // #3 = $sampler
/*47818*/         OPC_RecordChild5, // #4 = $dmask
/*47819*/         OPC_RecordChild6, // #5 = $unorm
/*47820*/         OPC_RecordChild7, // #6 = $glc
/*47821*/         OPC_MoveChild, 8,
/*47823*/         OPC_RecordNode, // #7 = $slc
/*47824*/         OPC_MoveParent,
/*47825*/         OPC_MoveChild, 9,
/*47827*/         OPC_RecordNode, // #8 = $lwe
/*47828*/         OPC_MoveParent,
/*47829*/         OPC_MoveChild, 10,
/*47831*/         OPC_RecordNode, // #9 = $da
/*47832*/         OPC_MoveParent,
/*47833*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47878
/*47836*/           OPC_EmitMergeInputChains1_0,
/*47837*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47843*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47846*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47849*/           OPC_EmitInteger, MVT::i1, 0, 
/*47852*/           OPC_EmitInteger, MVT::i1, 0, 
/*47855*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47858*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47861*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47878*/         /*SwitchType*/ 42, MVT::v2f32,// ->47922
/*47880*/           OPC_EmitMergeInputChains1_0,
/*47881*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47884*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47893*/           OPC_EmitInteger, MVT::i1, 0, 
/*47896*/           OPC_EmitInteger, MVT::i1, 0, 
/*47899*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47902*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47905*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47922*/         /*SwitchType*/ 42, MVT::v4f32,// ->47966
/*47924*/           OPC_EmitMergeInputChains1_0,
/*47925*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47928*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47931*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47934*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47937*/           OPC_EmitInteger, MVT::i1, 0, 
/*47940*/           OPC_EmitInteger, MVT::i1, 0, 
/*47943*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47946*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47966*/         0, // EndSwitchType
/*47967*/       /*Scope*/ 27|128,1/*155*/, /*->48124*/
/*47969*/         OPC_CheckChild2Type, MVT::v2f32,
/*47971*/         OPC_RecordChild3, // #2 = $rsrc
/*47972*/         OPC_CheckChild3Type, MVT::v8i32,
/*47974*/         OPC_RecordChild4, // #3 = $sampler
/*47975*/         OPC_RecordChild5, // #4 = $dmask
/*47976*/         OPC_RecordChild6, // #5 = $unorm
/*47977*/         OPC_RecordChild7, // #6 = $glc
/*47978*/         OPC_MoveChild, 8,
/*47980*/         OPC_RecordNode, // #7 = $slc
/*47981*/         OPC_MoveParent,
/*47982*/         OPC_MoveChild, 9,
/*47984*/         OPC_RecordNode, // #8 = $lwe
/*47985*/         OPC_MoveParent,
/*47986*/         OPC_MoveChild, 10,
/*47988*/         OPC_RecordNode, // #9 = $da
/*47989*/         OPC_MoveParent,
/*47990*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48035
/*47993*/           OPC_EmitMergeInputChains1_0,
/*47994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48006*/           OPC_EmitInteger, MVT::i1, 0, 
/*48009*/           OPC_EmitInteger, MVT::i1, 0, 
/*48012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48035*/         /*SwitchType*/ 42, MVT::v2f32,// ->48079
/*48037*/           OPC_EmitMergeInputChains1_0,
/*48038*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48041*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48044*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48047*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48050*/           OPC_EmitInteger, MVT::i1, 0, 
/*48053*/           OPC_EmitInteger, MVT::i1, 0, 
/*48056*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48059*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48079*/         /*SwitchType*/ 42, MVT::v4f32,// ->48123
/*48081*/           OPC_EmitMergeInputChains1_0,
/*48082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48094*/           OPC_EmitInteger, MVT::i1, 0, 
/*48097*/           OPC_EmitInteger, MVT::i1, 0, 
/*48100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48123*/         0, // EndSwitchType
/*48124*/       /*Scope*/ 27|128,1/*155*/, /*->48281*/
/*48126*/         OPC_CheckChild2Type, MVT::v4f32,
/*48128*/         OPC_RecordChild3, // #2 = $rsrc
/*48129*/         OPC_CheckChild3Type, MVT::v8i32,
/*48131*/         OPC_RecordChild4, // #3 = $sampler
/*48132*/         OPC_RecordChild5, // #4 = $dmask
/*48133*/         OPC_RecordChild6, // #5 = $unorm
/*48134*/         OPC_RecordChild7, // #6 = $glc
/*48135*/         OPC_MoveChild, 8,
/*48137*/         OPC_RecordNode, // #7 = $slc
/*48138*/         OPC_MoveParent,
/*48139*/         OPC_MoveChild, 9,
/*48141*/         OPC_RecordNode, // #8 = $lwe
/*48142*/         OPC_MoveParent,
/*48143*/         OPC_MoveChild, 10,
/*48145*/         OPC_RecordNode, // #9 = $da
/*48146*/         OPC_MoveParent,
/*48147*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48192
/*48150*/           OPC_EmitMergeInputChains1_0,
/*48151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48163*/           OPC_EmitInteger, MVT::i1, 0, 
/*48166*/           OPC_EmitInteger, MVT::i1, 0, 
/*48169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48192*/         /*SwitchType*/ 42, MVT::v2f32,// ->48236
/*48194*/           OPC_EmitMergeInputChains1_0,
/*48195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48198*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48201*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48204*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48207*/           OPC_EmitInteger, MVT::i1, 0, 
/*48210*/           OPC_EmitInteger, MVT::i1, 0, 
/*48213*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48216*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48236*/         /*SwitchType*/ 42, MVT::v4f32,// ->48280
/*48238*/           OPC_EmitMergeInputChains1_0,
/*48239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48251*/           OPC_EmitInteger, MVT::i1, 0, 
/*48254*/           OPC_EmitInteger, MVT::i1, 0, 
/*48257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48280*/         0, // EndSwitchType
/*48281*/       /*Scope*/ 27|128,1/*155*/, /*->48438*/
/*48283*/         OPC_CheckChild2Type, MVT::v8f32,
/*48285*/         OPC_RecordChild3, // #2 = $rsrc
/*48286*/         OPC_CheckChild3Type, MVT::v8i32,
/*48288*/         OPC_RecordChild4, // #3 = $sampler
/*48289*/         OPC_RecordChild5, // #4 = $dmask
/*48290*/         OPC_RecordChild6, // #5 = $unorm
/*48291*/         OPC_RecordChild7, // #6 = $glc
/*48292*/         OPC_MoveChild, 8,
/*48294*/         OPC_RecordNode, // #7 = $slc
/*48295*/         OPC_MoveParent,
/*48296*/         OPC_MoveChild, 9,
/*48298*/         OPC_RecordNode, // #8 = $lwe
/*48299*/         OPC_MoveParent,
/*48300*/         OPC_MoveChild, 10,
/*48302*/         OPC_RecordNode, // #9 = $da
/*48303*/         OPC_MoveParent,
/*48304*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48349
/*48307*/           OPC_EmitMergeInputChains1_0,
/*48308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48320*/           OPC_EmitInteger, MVT::i1, 0, 
/*48323*/           OPC_EmitInteger, MVT::i1, 0, 
/*48326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48349*/         /*SwitchType*/ 42, MVT::v2f32,// ->48393
/*48351*/           OPC_EmitMergeInputChains1_0,
/*48352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48364*/           OPC_EmitInteger, MVT::i1, 0, 
/*48367*/           OPC_EmitInteger, MVT::i1, 0, 
/*48370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48393*/         /*SwitchType*/ 42, MVT::v4f32,// ->48437
/*48395*/           OPC_EmitMergeInputChains1_0,
/*48396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48408*/           OPC_EmitInteger, MVT::i1, 0, 
/*48411*/           OPC_EmitInteger, MVT::i1, 0, 
/*48414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48437*/         0, // EndSwitchType
/*48438*/       /*Scope*/ 27|128,1/*155*/, /*->48595*/
/*48440*/         OPC_CheckChild2Type, MVT::v16f32,
/*48442*/         OPC_RecordChild3, // #2 = $rsrc
/*48443*/         OPC_CheckChild3Type, MVT::v8i32,
/*48445*/         OPC_RecordChild4, // #3 = $sampler
/*48446*/         OPC_RecordChild5, // #4 = $dmask
/*48447*/         OPC_RecordChild6, // #5 = $unorm
/*48448*/         OPC_RecordChild7, // #6 = $glc
/*48449*/         OPC_MoveChild, 8,
/*48451*/         OPC_RecordNode, // #7 = $slc
/*48452*/         OPC_MoveParent,
/*48453*/         OPC_MoveChild, 9,
/*48455*/         OPC_RecordNode, // #8 = $lwe
/*48456*/         OPC_MoveParent,
/*48457*/         OPC_MoveChild, 10,
/*48459*/         OPC_RecordNode, // #9 = $da
/*48460*/         OPC_MoveParent,
/*48461*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48506
/*48464*/           OPC_EmitMergeInputChains1_0,
/*48465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48477*/           OPC_EmitInteger, MVT::i1, 0, 
/*48480*/           OPC_EmitInteger, MVT::i1, 0, 
/*48483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48506*/         /*SwitchType*/ 42, MVT::v2f32,// ->48550
/*48508*/           OPC_EmitMergeInputChains1_0,
/*48509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48521*/           OPC_EmitInteger, MVT::i1, 0, 
/*48524*/           OPC_EmitInteger, MVT::i1, 0, 
/*48527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48550*/         /*SwitchType*/ 42, MVT::v4f32,// ->48594
/*48552*/           OPC_EmitMergeInputChains1_0,
/*48553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48565*/           OPC_EmitInteger, MVT::i1, 0, 
/*48568*/           OPC_EmitInteger, MVT::i1, 0, 
/*48571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48594*/         0, // EndSwitchType
/*48595*/       0, /*End of Scope*/
/*48596*/     /*Scope*/ 23|128,6/*791*/, /*->49389*/
/*48598*/       OPC_CheckChild1Integer, 102|128,3/*486*/, 
/*48601*/       OPC_RecordChild2, // #1 = $addr
/*48602*/       OPC_Scope, 27|128,1/*155*/, /*->48760*/ // 5 children in Scope
/*48605*/         OPC_CheckChild2Type, MVT::f32,
/*48607*/         OPC_RecordChild3, // #2 = $rsrc
/*48608*/         OPC_CheckChild3Type, MVT::v8i32,
/*48610*/         OPC_RecordChild4, // #3 = $sampler
/*48611*/         OPC_RecordChild5, // #4 = $dmask
/*48612*/         OPC_RecordChild6, // #5 = $unorm
/*48613*/         OPC_RecordChild7, // #6 = $glc
/*48614*/         OPC_MoveChild, 8,
/*48616*/         OPC_RecordNode, // #7 = $slc
/*48617*/         OPC_MoveParent,
/*48618*/         OPC_MoveChild, 9,
/*48620*/         OPC_RecordNode, // #8 = $lwe
/*48621*/         OPC_MoveParent,
/*48622*/         OPC_MoveChild, 10,
/*48624*/         OPC_RecordNode, // #9 = $da
/*48625*/         OPC_MoveParent,
/*48626*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48671
/*48629*/           OPC_EmitMergeInputChains1_0,
/*48630*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48633*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48636*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48639*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48642*/           OPC_EmitInteger, MVT::i1, 0, 
/*48645*/           OPC_EmitInteger, MVT::i1, 0, 
/*48648*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48651*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48654*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48671*/         /*SwitchType*/ 42, MVT::v2f32,// ->48715
/*48673*/           OPC_EmitMergeInputChains1_0,
/*48674*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48677*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48680*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48683*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48686*/           OPC_EmitInteger, MVT::i1, 0, 
/*48689*/           OPC_EmitInteger, MVT::i1, 0, 
/*48692*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48695*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48715*/         /*SwitchType*/ 42, MVT::v4f32,// ->48759
/*48717*/           OPC_EmitMergeInputChains1_0,
/*48718*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48721*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48724*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48727*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48730*/           OPC_EmitInteger, MVT::i1, 0, 
/*48733*/           OPC_EmitInteger, MVT::i1, 0, 
/*48736*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48739*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48759*/         0, // EndSwitchType
/*48760*/       /*Scope*/ 27|128,1/*155*/, /*->48917*/
/*48762*/         OPC_CheckChild2Type, MVT::v2f32,
/*48764*/         OPC_RecordChild3, // #2 = $rsrc
/*48765*/         OPC_CheckChild3Type, MVT::v8i32,
/*48767*/         OPC_RecordChild4, // #3 = $sampler
/*48768*/         OPC_RecordChild5, // #4 = $dmask
/*48769*/         OPC_RecordChild6, // #5 = $unorm
/*48770*/         OPC_RecordChild7, // #6 = $glc
/*48771*/         OPC_MoveChild, 8,
/*48773*/         OPC_RecordNode, // #7 = $slc
/*48774*/         OPC_MoveParent,
/*48775*/         OPC_MoveChild, 9,
/*48777*/         OPC_RecordNode, // #8 = $lwe
/*48778*/         OPC_MoveParent,
/*48779*/         OPC_MoveChild, 10,
/*48781*/         OPC_RecordNode, // #9 = $da
/*48782*/         OPC_MoveParent,
/*48783*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48828
/*48786*/           OPC_EmitMergeInputChains1_0,
/*48787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48799*/           OPC_EmitInteger, MVT::i1, 0, 
/*48802*/           OPC_EmitInteger, MVT::i1, 0, 
/*48805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48828*/         /*SwitchType*/ 42, MVT::v2f32,// ->48872
/*48830*/           OPC_EmitMergeInputChains1_0,
/*48831*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48834*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48837*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48840*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48843*/           OPC_EmitInteger, MVT::i1, 0, 
/*48846*/           OPC_EmitInteger, MVT::i1, 0, 
/*48849*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48852*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48872*/         /*SwitchType*/ 42, MVT::v4f32,// ->48916
/*48874*/           OPC_EmitMergeInputChains1_0,
/*48875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48887*/           OPC_EmitInteger, MVT::i1, 0, 
/*48890*/           OPC_EmitInteger, MVT::i1, 0, 
/*48893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48916*/         0, // EndSwitchType
/*48917*/       /*Scope*/ 27|128,1/*155*/, /*->49074*/
/*48919*/         OPC_CheckChild2Type, MVT::v4f32,
/*48921*/         OPC_RecordChild3, // #2 = $rsrc
/*48922*/         OPC_CheckChild3Type, MVT::v8i32,
/*48924*/         OPC_RecordChild4, // #3 = $sampler
/*48925*/         OPC_RecordChild5, // #4 = $dmask
/*48926*/         OPC_RecordChild6, // #5 = $unorm
/*48927*/         OPC_RecordChild7, // #6 = $glc
/*48928*/         OPC_MoveChild, 8,
/*48930*/         OPC_RecordNode, // #7 = $slc
/*48931*/         OPC_MoveParent,
/*48932*/         OPC_MoveChild, 9,
/*48934*/         OPC_RecordNode, // #8 = $lwe
/*48935*/         OPC_MoveParent,
/*48936*/         OPC_MoveChild, 10,
/*48938*/         OPC_RecordNode, // #9 = $da
/*48939*/         OPC_MoveParent,
/*48940*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48985
/*48943*/           OPC_EmitMergeInputChains1_0,
/*48944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48956*/           OPC_EmitInteger, MVT::i1, 0, 
/*48959*/           OPC_EmitInteger, MVT::i1, 0, 
/*48962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48985*/         /*SwitchType*/ 42, MVT::v2f32,// ->49029
/*48987*/           OPC_EmitMergeInputChains1_0,
/*48988*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48991*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48994*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48997*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49000*/           OPC_EmitInteger, MVT::i1, 0, 
/*49003*/           OPC_EmitInteger, MVT::i1, 0, 
/*49006*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49009*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49029*/         /*SwitchType*/ 42, MVT::v4f32,// ->49073
/*49031*/           OPC_EmitMergeInputChains1_0,
/*49032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49044*/           OPC_EmitInteger, MVT::i1, 0, 
/*49047*/           OPC_EmitInteger, MVT::i1, 0, 
/*49050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49073*/         0, // EndSwitchType
/*49074*/       /*Scope*/ 27|128,1/*155*/, /*->49231*/
/*49076*/         OPC_CheckChild2Type, MVT::v8f32,
/*49078*/         OPC_RecordChild3, // #2 = $rsrc
/*49079*/         OPC_CheckChild3Type, MVT::v8i32,
/*49081*/         OPC_RecordChild4, // #3 = $sampler
/*49082*/         OPC_RecordChild5, // #4 = $dmask
/*49083*/         OPC_RecordChild6, // #5 = $unorm
/*49084*/         OPC_RecordChild7, // #6 = $glc
/*49085*/         OPC_MoveChild, 8,
/*49087*/         OPC_RecordNode, // #7 = $slc
/*49088*/         OPC_MoveParent,
/*49089*/         OPC_MoveChild, 9,
/*49091*/         OPC_RecordNode, // #8 = $lwe
/*49092*/         OPC_MoveParent,
/*49093*/         OPC_MoveChild, 10,
/*49095*/         OPC_RecordNode, // #9 = $da
/*49096*/         OPC_MoveParent,
/*49097*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49142
/*49100*/           OPC_EmitMergeInputChains1_0,
/*49101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49113*/           OPC_EmitInteger, MVT::i1, 0, 
/*49116*/           OPC_EmitInteger, MVT::i1, 0, 
/*49119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49142*/         /*SwitchType*/ 42, MVT::v2f32,// ->49186
/*49144*/           OPC_EmitMergeInputChains1_0,
/*49145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49157*/           OPC_EmitInteger, MVT::i1, 0, 
/*49160*/           OPC_EmitInteger, MVT::i1, 0, 
/*49163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49186*/         /*SwitchType*/ 42, MVT::v4f32,// ->49230
/*49188*/           OPC_EmitMergeInputChains1_0,
/*49189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49201*/           OPC_EmitInteger, MVT::i1, 0, 
/*49204*/           OPC_EmitInteger, MVT::i1, 0, 
/*49207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49230*/         0, // EndSwitchType
/*49231*/       /*Scope*/ 27|128,1/*155*/, /*->49388*/
/*49233*/         OPC_CheckChild2Type, MVT::v16f32,
/*49235*/         OPC_RecordChild3, // #2 = $rsrc
/*49236*/         OPC_CheckChild3Type, MVT::v8i32,
/*49238*/         OPC_RecordChild4, // #3 = $sampler
/*49239*/         OPC_RecordChild5, // #4 = $dmask
/*49240*/         OPC_RecordChild6, // #5 = $unorm
/*49241*/         OPC_RecordChild7, // #6 = $glc
/*49242*/         OPC_MoveChild, 8,
/*49244*/         OPC_RecordNode, // #7 = $slc
/*49245*/         OPC_MoveParent,
/*49246*/         OPC_MoveChild, 9,
/*49248*/         OPC_RecordNode, // #8 = $lwe
/*49249*/         OPC_MoveParent,
/*49250*/         OPC_MoveChild, 10,
/*49252*/         OPC_RecordNode, // #9 = $da
/*49253*/         OPC_MoveParent,
/*49254*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49299
/*49257*/           OPC_EmitMergeInputChains1_0,
/*49258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49270*/           OPC_EmitInteger, MVT::i1, 0, 
/*49273*/           OPC_EmitInteger, MVT::i1, 0, 
/*49276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49299*/         /*SwitchType*/ 42, MVT::v2f32,// ->49343
/*49301*/           OPC_EmitMergeInputChains1_0,
/*49302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49314*/           OPC_EmitInteger, MVT::i1, 0, 
/*49317*/           OPC_EmitInteger, MVT::i1, 0, 
/*49320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49343*/         /*SwitchType*/ 42, MVT::v4f32,// ->49387
/*49345*/           OPC_EmitMergeInputChains1_0,
/*49346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49358*/           OPC_EmitInteger, MVT::i1, 0, 
/*49361*/           OPC_EmitInteger, MVT::i1, 0, 
/*49364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49387*/         0, // EndSwitchType
/*49388*/       0, /*End of Scope*/
/*49389*/     /*Scope*/ 23|128,6/*791*/, /*->50182*/
/*49391*/       OPC_CheckChild1Integer, 105|128,3/*489*/, 
/*49394*/       OPC_RecordChild2, // #1 = $addr
/*49395*/       OPC_Scope, 27|128,1/*155*/, /*->49553*/ // 5 children in Scope
/*49398*/         OPC_CheckChild2Type, MVT::f32,
/*49400*/         OPC_RecordChild3, // #2 = $rsrc
/*49401*/         OPC_CheckChild3Type, MVT::v8i32,
/*49403*/         OPC_RecordChild4, // #3 = $sampler
/*49404*/         OPC_RecordChild5, // #4 = $dmask
/*49405*/         OPC_RecordChild6, // #5 = $unorm
/*49406*/         OPC_RecordChild7, // #6 = $glc
/*49407*/         OPC_MoveChild, 8,
/*49409*/         OPC_RecordNode, // #7 = $slc
/*49410*/         OPC_MoveParent,
/*49411*/         OPC_MoveChild, 9,
/*49413*/         OPC_RecordNode, // #8 = $lwe
/*49414*/         OPC_MoveParent,
/*49415*/         OPC_MoveChild, 10,
/*49417*/         OPC_RecordNode, // #9 = $da
/*49418*/         OPC_MoveParent,
/*49419*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49464
/*49422*/           OPC_EmitMergeInputChains1_0,
/*49423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49435*/           OPC_EmitInteger, MVT::i1, 0, 
/*49438*/           OPC_EmitInteger, MVT::i1, 0, 
/*49441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49464*/         /*SwitchType*/ 42, MVT::v2f32,// ->49508
/*49466*/           OPC_EmitMergeInputChains1_0,
/*49467*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49470*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49473*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49476*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49479*/           OPC_EmitInteger, MVT::i1, 0, 
/*49482*/           OPC_EmitInteger, MVT::i1, 0, 
/*49485*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49488*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49508*/         /*SwitchType*/ 42, MVT::v4f32,// ->49552
/*49510*/           OPC_EmitMergeInputChains1_0,
/*49511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49523*/           OPC_EmitInteger, MVT::i1, 0, 
/*49526*/           OPC_EmitInteger, MVT::i1, 0, 
/*49529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49552*/         0, // EndSwitchType
/*49553*/       /*Scope*/ 27|128,1/*155*/, /*->49710*/
/*49555*/         OPC_CheckChild2Type, MVT::v2f32,
/*49557*/         OPC_RecordChild3, // #2 = $rsrc
/*49558*/         OPC_CheckChild3Type, MVT::v8i32,
/*49560*/         OPC_RecordChild4, // #3 = $sampler
/*49561*/         OPC_RecordChild5, // #4 = $dmask
/*49562*/         OPC_RecordChild6, // #5 = $unorm
/*49563*/         OPC_RecordChild7, // #6 = $glc
/*49564*/         OPC_MoveChild, 8,
/*49566*/         OPC_RecordNode, // #7 = $slc
/*49567*/         OPC_MoveParent,
/*49568*/         OPC_MoveChild, 9,
/*49570*/         OPC_RecordNode, // #8 = $lwe
/*49571*/         OPC_MoveParent,
/*49572*/         OPC_MoveChild, 10,
/*49574*/         OPC_RecordNode, // #9 = $da
/*49575*/         OPC_MoveParent,
/*49576*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49621
/*49579*/           OPC_EmitMergeInputChains1_0,
/*49580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49592*/           OPC_EmitInteger, MVT::i1, 0, 
/*49595*/           OPC_EmitInteger, MVT::i1, 0, 
/*49598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49621*/         /*SwitchType*/ 42, MVT::v2f32,// ->49665
/*49623*/           OPC_EmitMergeInputChains1_0,
/*49624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49627*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49630*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49633*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49636*/           OPC_EmitInteger, MVT::i1, 0, 
/*49639*/           OPC_EmitInteger, MVT::i1, 0, 
/*49642*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49645*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49648*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49665*/         /*SwitchType*/ 42, MVT::v4f32,// ->49709
/*49667*/           OPC_EmitMergeInputChains1_0,
/*49668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49680*/           OPC_EmitInteger, MVT::i1, 0, 
/*49683*/           OPC_EmitInteger, MVT::i1, 0, 
/*49686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49709*/         0, // EndSwitchType
/*49710*/       /*Scope*/ 27|128,1/*155*/, /*->49867*/
/*49712*/         OPC_CheckChild2Type, MVT::v4f32,
/*49714*/         OPC_RecordChild3, // #2 = $rsrc
/*49715*/         OPC_CheckChild3Type, MVT::v8i32,
/*49717*/         OPC_RecordChild4, // #3 = $sampler
/*49718*/         OPC_RecordChild5, // #4 = $dmask
/*49719*/         OPC_RecordChild6, // #5 = $unorm
/*49720*/         OPC_RecordChild7, // #6 = $glc
/*49721*/         OPC_MoveChild, 8,
/*49723*/         OPC_RecordNode, // #7 = $slc
/*49724*/         OPC_MoveParent,
/*49725*/         OPC_MoveChild, 9,
/*49727*/         OPC_RecordNode, // #8 = $lwe
/*49728*/         OPC_MoveParent,
/*49729*/         OPC_MoveChild, 10,
/*49731*/         OPC_RecordNode, // #9 = $da
/*49732*/         OPC_MoveParent,
/*49733*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49778
/*49736*/           OPC_EmitMergeInputChains1_0,
/*49737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49749*/           OPC_EmitInteger, MVT::i1, 0, 
/*49752*/           OPC_EmitInteger, MVT::i1, 0, 
/*49755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49778*/         /*SwitchType*/ 42, MVT::v2f32,// ->49822
/*49780*/           OPC_EmitMergeInputChains1_0,
/*49781*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49784*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49787*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49790*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49793*/           OPC_EmitInteger, MVT::i1, 0, 
/*49796*/           OPC_EmitInteger, MVT::i1, 0, 
/*49799*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49802*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49805*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49822*/         /*SwitchType*/ 42, MVT::v4f32,// ->49866
/*49824*/           OPC_EmitMergeInputChains1_0,
/*49825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49837*/           OPC_EmitInteger, MVT::i1, 0, 
/*49840*/           OPC_EmitInteger, MVT::i1, 0, 
/*49843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49866*/         0, // EndSwitchType
/*49867*/       /*Scope*/ 27|128,1/*155*/, /*->50024*/
/*49869*/         OPC_CheckChild2Type, MVT::v8f32,
/*49871*/         OPC_RecordChild3, // #2 = $rsrc
/*49872*/         OPC_CheckChild3Type, MVT::v8i32,
/*49874*/         OPC_RecordChild4, // #3 = $sampler
/*49875*/         OPC_RecordChild5, // #4 = $dmask
/*49876*/         OPC_RecordChild6, // #5 = $unorm
/*49877*/         OPC_RecordChild7, // #6 = $glc
/*49878*/         OPC_MoveChild, 8,
/*49880*/         OPC_RecordNode, // #7 = $slc
/*49881*/         OPC_MoveParent,
/*49882*/         OPC_MoveChild, 9,
/*49884*/         OPC_RecordNode, // #8 = $lwe
/*49885*/         OPC_MoveParent,
/*49886*/         OPC_MoveChild, 10,
/*49888*/         OPC_RecordNode, // #9 = $da
/*49889*/         OPC_MoveParent,
/*49890*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49935
/*49893*/           OPC_EmitMergeInputChains1_0,
/*49894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49906*/           OPC_EmitInteger, MVT::i1, 0, 
/*49909*/           OPC_EmitInteger, MVT::i1, 0, 
/*49912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49935*/         /*SwitchType*/ 42, MVT::v2f32,// ->49979
/*49937*/           OPC_EmitMergeInputChains1_0,
/*49938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49950*/           OPC_EmitInteger, MVT::i1, 0, 
/*49953*/           OPC_EmitInteger, MVT::i1, 0, 
/*49956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49979*/         /*SwitchType*/ 42, MVT::v4f32,// ->50023
/*49981*/           OPC_EmitMergeInputChains1_0,
/*49982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49994*/           OPC_EmitInteger, MVT::i1, 0, 
/*49997*/           OPC_EmitInteger, MVT::i1, 0, 
/*50000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50023*/         0, // EndSwitchType
/*50024*/       /*Scope*/ 27|128,1/*155*/, /*->50181*/
/*50026*/         OPC_CheckChild2Type, MVT::v16f32,
/*50028*/         OPC_RecordChild3, // #2 = $rsrc
/*50029*/         OPC_CheckChild3Type, MVT::v8i32,
/*50031*/         OPC_RecordChild4, // #3 = $sampler
/*50032*/         OPC_RecordChild5, // #4 = $dmask
/*50033*/         OPC_RecordChild6, // #5 = $unorm
/*50034*/         OPC_RecordChild7, // #6 = $glc
/*50035*/         OPC_MoveChild, 8,
/*50037*/         OPC_RecordNode, // #7 = $slc
/*50038*/         OPC_MoveParent,
/*50039*/         OPC_MoveChild, 9,
/*50041*/         OPC_RecordNode, // #8 = $lwe
/*50042*/         OPC_MoveParent,
/*50043*/         OPC_MoveChild, 10,
/*50045*/         OPC_RecordNode, // #9 = $da
/*50046*/         OPC_MoveParent,
/*50047*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50092
/*50050*/           OPC_EmitMergeInputChains1_0,
/*50051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50063*/           OPC_EmitInteger, MVT::i1, 0, 
/*50066*/           OPC_EmitInteger, MVT::i1, 0, 
/*50069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50092*/         /*SwitchType*/ 42, MVT::v2f32,// ->50136
/*50094*/           OPC_EmitMergeInputChains1_0,
/*50095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50107*/           OPC_EmitInteger, MVT::i1, 0, 
/*50110*/           OPC_EmitInteger, MVT::i1, 0, 
/*50113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50136*/         /*SwitchType*/ 42, MVT::v4f32,// ->50180
/*50138*/           OPC_EmitMergeInputChains1_0,
/*50139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50151*/           OPC_EmitInteger, MVT::i1, 0, 
/*50154*/           OPC_EmitInteger, MVT::i1, 0, 
/*50157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50180*/         0, // EndSwitchType
/*50181*/       0, /*End of Scope*/
/*50182*/     /*Scope*/ 23|128,6/*791*/, /*->50975*/
/*50184*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*50187*/       OPC_RecordChild2, // #1 = $addr
/*50188*/       OPC_Scope, 27|128,1/*155*/, /*->50346*/ // 5 children in Scope
/*50191*/         OPC_CheckChild2Type, MVT::f32,
/*50193*/         OPC_RecordChild3, // #2 = $rsrc
/*50194*/         OPC_CheckChild3Type, MVT::v8i32,
/*50196*/         OPC_RecordChild4, // #3 = $sampler
/*50197*/         OPC_RecordChild5, // #4 = $dmask
/*50198*/         OPC_RecordChild6, // #5 = $unorm
/*50199*/         OPC_RecordChild7, // #6 = $glc
/*50200*/         OPC_MoveChild, 8,
/*50202*/         OPC_RecordNode, // #7 = $slc
/*50203*/         OPC_MoveParent,
/*50204*/         OPC_MoveChild, 9,
/*50206*/         OPC_RecordNode, // #8 = $lwe
/*50207*/         OPC_MoveParent,
/*50208*/         OPC_MoveChild, 10,
/*50210*/         OPC_RecordNode, // #9 = $da
/*50211*/         OPC_MoveParent,
/*50212*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50257
/*50215*/           OPC_EmitMergeInputChains1_0,
/*50216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50228*/           OPC_EmitInteger, MVT::i1, 0, 
/*50231*/           OPC_EmitInteger, MVT::i1, 0, 
/*50234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50257*/         /*SwitchType*/ 42, MVT::v2f32,// ->50301
/*50259*/           OPC_EmitMergeInputChains1_0,
/*50260*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50263*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50266*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50269*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50272*/           OPC_EmitInteger, MVT::i1, 0, 
/*50275*/           OPC_EmitInteger, MVT::i1, 0, 
/*50278*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50281*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50301*/         /*SwitchType*/ 42, MVT::v4f32,// ->50345
/*50303*/           OPC_EmitMergeInputChains1_0,
/*50304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50316*/           OPC_EmitInteger, MVT::i1, 0, 
/*50319*/           OPC_EmitInteger, MVT::i1, 0, 
/*50322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50345*/         0, // EndSwitchType
/*50346*/       /*Scope*/ 27|128,1/*155*/, /*->50503*/
/*50348*/         OPC_CheckChild2Type, MVT::v2f32,
/*50350*/         OPC_RecordChild3, // #2 = $rsrc
/*50351*/         OPC_CheckChild3Type, MVT::v8i32,
/*50353*/         OPC_RecordChild4, // #3 = $sampler
/*50354*/         OPC_RecordChild5, // #4 = $dmask
/*50355*/         OPC_RecordChild6, // #5 = $unorm
/*50356*/         OPC_RecordChild7, // #6 = $glc
/*50357*/         OPC_MoveChild, 8,
/*50359*/         OPC_RecordNode, // #7 = $slc
/*50360*/         OPC_MoveParent,
/*50361*/         OPC_MoveChild, 9,
/*50363*/         OPC_RecordNode, // #8 = $lwe
/*50364*/         OPC_MoveParent,
/*50365*/         OPC_MoveChild, 10,
/*50367*/         OPC_RecordNode, // #9 = $da
/*50368*/         OPC_MoveParent,
/*50369*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50414
/*50372*/           OPC_EmitMergeInputChains1_0,
/*50373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50385*/           OPC_EmitInteger, MVT::i1, 0, 
/*50388*/           OPC_EmitInteger, MVT::i1, 0, 
/*50391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50414*/         /*SwitchType*/ 42, MVT::v2f32,// ->50458
/*50416*/           OPC_EmitMergeInputChains1_0,
/*50417*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50420*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50423*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50426*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50429*/           OPC_EmitInteger, MVT::i1, 0, 
/*50432*/           OPC_EmitInteger, MVT::i1, 0, 
/*50435*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50438*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50441*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50458*/         /*SwitchType*/ 42, MVT::v4f32,// ->50502
/*50460*/           OPC_EmitMergeInputChains1_0,
/*50461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50473*/           OPC_EmitInteger, MVT::i1, 0, 
/*50476*/           OPC_EmitInteger, MVT::i1, 0, 
/*50479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50502*/         0, // EndSwitchType
/*50503*/       /*Scope*/ 27|128,1/*155*/, /*->50660*/
/*50505*/         OPC_CheckChild2Type, MVT::v4f32,
/*50507*/         OPC_RecordChild3, // #2 = $rsrc
/*50508*/         OPC_CheckChild3Type, MVT::v8i32,
/*50510*/         OPC_RecordChild4, // #3 = $sampler
/*50511*/         OPC_RecordChild5, // #4 = $dmask
/*50512*/         OPC_RecordChild6, // #5 = $unorm
/*50513*/         OPC_RecordChild7, // #6 = $glc
/*50514*/         OPC_MoveChild, 8,
/*50516*/         OPC_RecordNode, // #7 = $slc
/*50517*/         OPC_MoveParent,
/*50518*/         OPC_MoveChild, 9,
/*50520*/         OPC_RecordNode, // #8 = $lwe
/*50521*/         OPC_MoveParent,
/*50522*/         OPC_MoveChild, 10,
/*50524*/         OPC_RecordNode, // #9 = $da
/*50525*/         OPC_MoveParent,
/*50526*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50571
/*50529*/           OPC_EmitMergeInputChains1_0,
/*50530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50542*/           OPC_EmitInteger, MVT::i1, 0, 
/*50545*/           OPC_EmitInteger, MVT::i1, 0, 
/*50548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50571*/         /*SwitchType*/ 42, MVT::v2f32,// ->50615
/*50573*/           OPC_EmitMergeInputChains1_0,
/*50574*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50577*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50580*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50583*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50586*/           OPC_EmitInteger, MVT::i1, 0, 
/*50589*/           OPC_EmitInteger, MVT::i1, 0, 
/*50592*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50595*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50615*/         /*SwitchType*/ 42, MVT::v4f32,// ->50659
/*50617*/           OPC_EmitMergeInputChains1_0,
/*50618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50630*/           OPC_EmitInteger, MVT::i1, 0, 
/*50633*/           OPC_EmitInteger, MVT::i1, 0, 
/*50636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50659*/         0, // EndSwitchType
/*50660*/       /*Scope*/ 27|128,1/*155*/, /*->50817*/
/*50662*/         OPC_CheckChild2Type, MVT::v8f32,
/*50664*/         OPC_RecordChild3, // #2 = $rsrc
/*50665*/         OPC_CheckChild3Type, MVT::v8i32,
/*50667*/         OPC_RecordChild4, // #3 = $sampler
/*50668*/         OPC_RecordChild5, // #4 = $dmask
/*50669*/         OPC_RecordChild6, // #5 = $unorm
/*50670*/         OPC_RecordChild7, // #6 = $glc
/*50671*/         OPC_MoveChild, 8,
/*50673*/         OPC_RecordNode, // #7 = $slc
/*50674*/         OPC_MoveParent,
/*50675*/         OPC_MoveChild, 9,
/*50677*/         OPC_RecordNode, // #8 = $lwe
/*50678*/         OPC_MoveParent,
/*50679*/         OPC_MoveChild, 10,
/*50681*/         OPC_RecordNode, // #9 = $da
/*50682*/         OPC_MoveParent,
/*50683*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50728
/*50686*/           OPC_EmitMergeInputChains1_0,
/*50687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50699*/           OPC_EmitInteger, MVT::i1, 0, 
/*50702*/           OPC_EmitInteger, MVT::i1, 0, 
/*50705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50728*/         /*SwitchType*/ 42, MVT::v2f32,// ->50772
/*50730*/           OPC_EmitMergeInputChains1_0,
/*50731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50743*/           OPC_EmitInteger, MVT::i1, 0, 
/*50746*/           OPC_EmitInteger, MVT::i1, 0, 
/*50749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50772*/         /*SwitchType*/ 42, MVT::v4f32,// ->50816
/*50774*/           OPC_EmitMergeInputChains1_0,
/*50775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50787*/           OPC_EmitInteger, MVT::i1, 0, 
/*50790*/           OPC_EmitInteger, MVT::i1, 0, 
/*50793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50816*/         0, // EndSwitchType
/*50817*/       /*Scope*/ 27|128,1/*155*/, /*->50974*/
/*50819*/         OPC_CheckChild2Type, MVT::v16f32,
/*50821*/         OPC_RecordChild3, // #2 = $rsrc
/*50822*/         OPC_CheckChild3Type, MVT::v8i32,
/*50824*/         OPC_RecordChild4, // #3 = $sampler
/*50825*/         OPC_RecordChild5, // #4 = $dmask
/*50826*/         OPC_RecordChild6, // #5 = $unorm
/*50827*/         OPC_RecordChild7, // #6 = $glc
/*50828*/         OPC_MoveChild, 8,
/*50830*/         OPC_RecordNode, // #7 = $slc
/*50831*/         OPC_MoveParent,
/*50832*/         OPC_MoveChild, 9,
/*50834*/         OPC_RecordNode, // #8 = $lwe
/*50835*/         OPC_MoveParent,
/*50836*/         OPC_MoveChild, 10,
/*50838*/         OPC_RecordNode, // #9 = $da
/*50839*/         OPC_MoveParent,
/*50840*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50885
/*50843*/           OPC_EmitMergeInputChains1_0,
/*50844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50856*/           OPC_EmitInteger, MVT::i1, 0, 
/*50859*/           OPC_EmitInteger, MVT::i1, 0, 
/*50862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50885*/         /*SwitchType*/ 42, MVT::v2f32,// ->50929
/*50887*/           OPC_EmitMergeInputChains1_0,
/*50888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50900*/           OPC_EmitInteger, MVT::i1, 0, 
/*50903*/           OPC_EmitInteger, MVT::i1, 0, 
/*50906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50929*/         /*SwitchType*/ 42, MVT::v4f32,// ->50973
/*50931*/           OPC_EmitMergeInputChains1_0,
/*50932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50944*/           OPC_EmitInteger, MVT::i1, 0, 
/*50947*/           OPC_EmitInteger, MVT::i1, 0, 
/*50950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50973*/         0, // EndSwitchType
/*50974*/       0, /*End of Scope*/
/*50975*/     /*Scope*/ 23|128,6/*791*/, /*->51768*/
/*50977*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*50980*/       OPC_RecordChild2, // #1 = $addr
/*50981*/       OPC_Scope, 27|128,1/*155*/, /*->51139*/ // 5 children in Scope
/*50984*/         OPC_CheckChild2Type, MVT::f32,
/*50986*/         OPC_RecordChild3, // #2 = $rsrc
/*50987*/         OPC_CheckChild3Type, MVT::v8i32,
/*50989*/         OPC_RecordChild4, // #3 = $sampler
/*50990*/         OPC_RecordChild5, // #4 = $dmask
/*50991*/         OPC_RecordChild6, // #5 = $unorm
/*50992*/         OPC_RecordChild7, // #6 = $glc
/*50993*/         OPC_MoveChild, 8,
/*50995*/         OPC_RecordNode, // #7 = $slc
/*50996*/         OPC_MoveParent,
/*50997*/         OPC_MoveChild, 9,
/*50999*/         OPC_RecordNode, // #8 = $lwe
/*51000*/         OPC_MoveParent,
/*51001*/         OPC_MoveChild, 10,
/*51003*/         OPC_RecordNode, // #9 = $da
/*51004*/         OPC_MoveParent,
/*51005*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51050
/*51008*/           OPC_EmitMergeInputChains1_0,
/*51009*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51012*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51021*/           OPC_EmitInteger, MVT::i1, 0, 
/*51024*/           OPC_EmitInteger, MVT::i1, 0, 
/*51027*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51030*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51050*/         /*SwitchType*/ 42, MVT::v2f32,// ->51094
/*51052*/           OPC_EmitMergeInputChains1_0,
/*51053*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51056*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51059*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51062*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51065*/           OPC_EmitInteger, MVT::i1, 0, 
/*51068*/           OPC_EmitInteger, MVT::i1, 0, 
/*51071*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51074*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51094*/         /*SwitchType*/ 42, MVT::v4f32,// ->51138
/*51096*/           OPC_EmitMergeInputChains1_0,
/*51097*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51100*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51103*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51106*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51109*/           OPC_EmitInteger, MVT::i1, 0, 
/*51112*/           OPC_EmitInteger, MVT::i1, 0, 
/*51115*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51118*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51138*/         0, // EndSwitchType
/*51139*/       /*Scope*/ 27|128,1/*155*/, /*->51296*/
/*51141*/         OPC_CheckChild2Type, MVT::v2f32,
/*51143*/         OPC_RecordChild3, // #2 = $rsrc
/*51144*/         OPC_CheckChild3Type, MVT::v8i32,
/*51146*/         OPC_RecordChild4, // #3 = $sampler
/*51147*/         OPC_RecordChild5, // #4 = $dmask
/*51148*/         OPC_RecordChild6, // #5 = $unorm
/*51149*/         OPC_RecordChild7, // #6 = $glc
/*51150*/         OPC_MoveChild, 8,
/*51152*/         OPC_RecordNode, // #7 = $slc
/*51153*/         OPC_MoveParent,
/*51154*/         OPC_MoveChild, 9,
/*51156*/         OPC_RecordNode, // #8 = $lwe
/*51157*/         OPC_MoveParent,
/*51158*/         OPC_MoveChild, 10,
/*51160*/         OPC_RecordNode, // #9 = $da
/*51161*/         OPC_MoveParent,
/*51162*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51207
/*51165*/           OPC_EmitMergeInputChains1_0,
/*51166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51178*/           OPC_EmitInteger, MVT::i1, 0, 
/*51181*/           OPC_EmitInteger, MVT::i1, 0, 
/*51184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51207*/         /*SwitchType*/ 42, MVT::v2f32,// ->51251
/*51209*/           OPC_EmitMergeInputChains1_0,
/*51210*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51213*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51216*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51219*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51222*/           OPC_EmitInteger, MVT::i1, 0, 
/*51225*/           OPC_EmitInteger, MVT::i1, 0, 
/*51228*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51231*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51234*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51251*/         /*SwitchType*/ 42, MVT::v4f32,// ->51295
/*51253*/           OPC_EmitMergeInputChains1_0,
/*51254*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51257*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51260*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51263*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51266*/           OPC_EmitInteger, MVT::i1, 0, 
/*51269*/           OPC_EmitInteger, MVT::i1, 0, 
/*51272*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51275*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51295*/         0, // EndSwitchType
/*51296*/       /*Scope*/ 27|128,1/*155*/, /*->51453*/
/*51298*/         OPC_CheckChild2Type, MVT::v4f32,
/*51300*/         OPC_RecordChild3, // #2 = $rsrc
/*51301*/         OPC_CheckChild3Type, MVT::v8i32,
/*51303*/         OPC_RecordChild4, // #3 = $sampler
/*51304*/         OPC_RecordChild5, // #4 = $dmask
/*51305*/         OPC_RecordChild6, // #5 = $unorm
/*51306*/         OPC_RecordChild7, // #6 = $glc
/*51307*/         OPC_MoveChild, 8,
/*51309*/         OPC_RecordNode, // #7 = $slc
/*51310*/         OPC_MoveParent,
/*51311*/         OPC_MoveChild, 9,
/*51313*/         OPC_RecordNode, // #8 = $lwe
/*51314*/         OPC_MoveParent,
/*51315*/         OPC_MoveChild, 10,
/*51317*/         OPC_RecordNode, // #9 = $da
/*51318*/         OPC_MoveParent,
/*51319*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51364
/*51322*/           OPC_EmitMergeInputChains1_0,
/*51323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51335*/           OPC_EmitInteger, MVT::i1, 0, 
/*51338*/           OPC_EmitInteger, MVT::i1, 0, 
/*51341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51364*/         /*SwitchType*/ 42, MVT::v2f32,// ->51408
/*51366*/           OPC_EmitMergeInputChains1_0,
/*51367*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51370*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51373*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51376*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51379*/           OPC_EmitInteger, MVT::i1, 0, 
/*51382*/           OPC_EmitInteger, MVT::i1, 0, 
/*51385*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51388*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51408*/         /*SwitchType*/ 42, MVT::v4f32,// ->51452
/*51410*/           OPC_EmitMergeInputChains1_0,
/*51411*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51414*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51417*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51420*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51423*/           OPC_EmitInteger, MVT::i1, 0, 
/*51426*/           OPC_EmitInteger, MVT::i1, 0, 
/*51429*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51432*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51452*/         0, // EndSwitchType
/*51453*/       /*Scope*/ 27|128,1/*155*/, /*->51610*/
/*51455*/         OPC_CheckChild2Type, MVT::v8f32,
/*51457*/         OPC_RecordChild3, // #2 = $rsrc
/*51458*/         OPC_CheckChild3Type, MVT::v8i32,
/*51460*/         OPC_RecordChild4, // #3 = $sampler
/*51461*/         OPC_RecordChild5, // #4 = $dmask
/*51462*/         OPC_RecordChild6, // #5 = $unorm
/*51463*/         OPC_RecordChild7, // #6 = $glc
/*51464*/         OPC_MoveChild, 8,
/*51466*/         OPC_RecordNode, // #7 = $slc
/*51467*/         OPC_MoveParent,
/*51468*/         OPC_MoveChild, 9,
/*51470*/         OPC_RecordNode, // #8 = $lwe
/*51471*/         OPC_MoveParent,
/*51472*/         OPC_MoveChild, 10,
/*51474*/         OPC_RecordNode, // #9 = $da
/*51475*/         OPC_MoveParent,
/*51476*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51521
/*51479*/           OPC_EmitMergeInputChains1_0,
/*51480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51492*/           OPC_EmitInteger, MVT::i1, 0, 
/*51495*/           OPC_EmitInteger, MVT::i1, 0, 
/*51498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51521*/         /*SwitchType*/ 42, MVT::v2f32,// ->51565
/*51523*/           OPC_EmitMergeInputChains1_0,
/*51524*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51527*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51530*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51533*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51536*/           OPC_EmitInteger, MVT::i1, 0, 
/*51539*/           OPC_EmitInteger, MVT::i1, 0, 
/*51542*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51545*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51565*/         /*SwitchType*/ 42, MVT::v4f32,// ->51609
/*51567*/           OPC_EmitMergeInputChains1_0,
/*51568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51580*/           OPC_EmitInteger, MVT::i1, 0, 
/*51583*/           OPC_EmitInteger, MVT::i1, 0, 
/*51586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51609*/         0, // EndSwitchType
/*51610*/       /*Scope*/ 27|128,1/*155*/, /*->51767*/
/*51612*/         OPC_CheckChild2Type, MVT::v16f32,
/*51614*/         OPC_RecordChild3, // #2 = $rsrc
/*51615*/         OPC_CheckChild3Type, MVT::v8i32,
/*51617*/         OPC_RecordChild4, // #3 = $sampler
/*51618*/         OPC_RecordChild5, // #4 = $dmask
/*51619*/         OPC_RecordChild6, // #5 = $unorm
/*51620*/         OPC_RecordChild7, // #6 = $glc
/*51621*/         OPC_MoveChild, 8,
/*51623*/         OPC_RecordNode, // #7 = $slc
/*51624*/         OPC_MoveParent,
/*51625*/         OPC_MoveChild, 9,
/*51627*/         OPC_RecordNode, // #8 = $lwe
/*51628*/         OPC_MoveParent,
/*51629*/         OPC_MoveChild, 10,
/*51631*/         OPC_RecordNode, // #9 = $da
/*51632*/         OPC_MoveParent,
/*51633*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51678
/*51636*/           OPC_EmitMergeInputChains1_0,
/*51637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51649*/           OPC_EmitInteger, MVT::i1, 0, 
/*51652*/           OPC_EmitInteger, MVT::i1, 0, 
/*51655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51678*/         /*SwitchType*/ 42, MVT::v2f32,// ->51722
/*51680*/           OPC_EmitMergeInputChains1_0,
/*51681*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51684*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51687*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51690*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51693*/           OPC_EmitInteger, MVT::i1, 0, 
/*51696*/           OPC_EmitInteger, MVT::i1, 0, 
/*51699*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51702*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51722*/         /*SwitchType*/ 42, MVT::v4f32,// ->51766
/*51724*/           OPC_EmitMergeInputChains1_0,
/*51725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51737*/           OPC_EmitInteger, MVT::i1, 0, 
/*51740*/           OPC_EmitInteger, MVT::i1, 0, 
/*51743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51766*/         0, // EndSwitchType
/*51767*/       0, /*End of Scope*/
/*51768*/     /*Scope*/ 23|128,6/*791*/, /*->52561*/
/*51770*/       OPC_CheckChild1Integer, 107|128,3/*491*/, 
/*51773*/       OPC_RecordChild2, // #1 = $addr
/*51774*/       OPC_Scope, 27|128,1/*155*/, /*->51932*/ // 5 children in Scope
/*51777*/         OPC_CheckChild2Type, MVT::f32,
/*51779*/         OPC_RecordChild3, // #2 = $rsrc
/*51780*/         OPC_CheckChild3Type, MVT::v8i32,
/*51782*/         OPC_RecordChild4, // #3 = $sampler
/*51783*/         OPC_RecordChild5, // #4 = $dmask
/*51784*/         OPC_RecordChild6, // #5 = $unorm
/*51785*/         OPC_RecordChild7, // #6 = $glc
/*51786*/         OPC_MoveChild, 8,
/*51788*/         OPC_RecordNode, // #7 = $slc
/*51789*/         OPC_MoveParent,
/*51790*/         OPC_MoveChild, 9,
/*51792*/         OPC_RecordNode, // #8 = $lwe
/*51793*/         OPC_MoveParent,
/*51794*/         OPC_MoveChild, 10,
/*51796*/         OPC_RecordNode, // #9 = $da
/*51797*/         OPC_MoveParent,
/*51798*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51843
/*51801*/           OPC_EmitMergeInputChains1_0,
/*51802*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51805*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51808*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51811*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51814*/           OPC_EmitInteger, MVT::i1, 0, 
/*51817*/           OPC_EmitInteger, MVT::i1, 0, 
/*51820*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51823*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51843*/         /*SwitchType*/ 42, MVT::v2f32,// ->51887
/*51845*/           OPC_EmitMergeInputChains1_0,
/*51846*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51849*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51852*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51855*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51858*/           OPC_EmitInteger, MVT::i1, 0, 
/*51861*/           OPC_EmitInteger, MVT::i1, 0, 
/*51864*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51867*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51870*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51887*/         /*SwitchType*/ 42, MVT::v4f32,// ->51931
/*51889*/           OPC_EmitMergeInputChains1_0,
/*51890*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51893*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51896*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51899*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51902*/           OPC_EmitInteger, MVT::i1, 0, 
/*51905*/           OPC_EmitInteger, MVT::i1, 0, 
/*51908*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51911*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51931*/         0, // EndSwitchType
/*51932*/       /*Scope*/ 27|128,1/*155*/, /*->52089*/
/*51934*/         OPC_CheckChild2Type, MVT::v2f32,
/*51936*/         OPC_RecordChild3, // #2 = $rsrc
/*51937*/         OPC_CheckChild3Type, MVT::v8i32,
/*51939*/         OPC_RecordChild4, // #3 = $sampler
/*51940*/         OPC_RecordChild5, // #4 = $dmask
/*51941*/         OPC_RecordChild6, // #5 = $unorm
/*51942*/         OPC_RecordChild7, // #6 = $glc
/*51943*/         OPC_MoveChild, 8,
/*51945*/         OPC_RecordNode, // #7 = $slc
/*51946*/         OPC_MoveParent,
/*51947*/         OPC_MoveChild, 9,
/*51949*/         OPC_RecordNode, // #8 = $lwe
/*51950*/         OPC_MoveParent,
/*51951*/         OPC_MoveChild, 10,
/*51953*/         OPC_RecordNode, // #9 = $da
/*51954*/         OPC_MoveParent,
/*51955*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52000
/*51958*/           OPC_EmitMergeInputChains1_0,
/*51959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51971*/           OPC_EmitInteger, MVT::i1, 0, 
/*51974*/           OPC_EmitInteger, MVT::i1, 0, 
/*51977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52000*/         /*SwitchType*/ 42, MVT::v2f32,// ->52044
/*52002*/           OPC_EmitMergeInputChains1_0,
/*52003*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52006*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52009*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52012*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52015*/           OPC_EmitInteger, MVT::i1, 0, 
/*52018*/           OPC_EmitInteger, MVT::i1, 0, 
/*52021*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52024*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52044*/         /*SwitchType*/ 42, MVT::v4f32,// ->52088
/*52046*/           OPC_EmitMergeInputChains1_0,
/*52047*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52050*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52053*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52056*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52059*/           OPC_EmitInteger, MVT::i1, 0, 
/*52062*/           OPC_EmitInteger, MVT::i1, 0, 
/*52065*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52068*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52088*/         0, // EndSwitchType
/*52089*/       /*Scope*/ 27|128,1/*155*/, /*->52246*/
/*52091*/         OPC_CheckChild2Type, MVT::v4f32,
/*52093*/         OPC_RecordChild3, // #2 = $rsrc
/*52094*/         OPC_CheckChild3Type, MVT::v8i32,
/*52096*/         OPC_RecordChild4, // #3 = $sampler
/*52097*/         OPC_RecordChild5, // #4 = $dmask
/*52098*/         OPC_RecordChild6, // #5 = $unorm
/*52099*/         OPC_RecordChild7, // #6 = $glc
/*52100*/         OPC_MoveChild, 8,
/*52102*/         OPC_RecordNode, // #7 = $slc
/*52103*/         OPC_MoveParent,
/*52104*/         OPC_MoveChild, 9,
/*52106*/         OPC_RecordNode, // #8 = $lwe
/*52107*/         OPC_MoveParent,
/*52108*/         OPC_MoveChild, 10,
/*52110*/         OPC_RecordNode, // #9 = $da
/*52111*/         OPC_MoveParent,
/*52112*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52157
/*52115*/           OPC_EmitMergeInputChains1_0,
/*52116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52128*/           OPC_EmitInteger, MVT::i1, 0, 
/*52131*/           OPC_EmitInteger, MVT::i1, 0, 
/*52134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52157*/         /*SwitchType*/ 42, MVT::v2f32,// ->52201
/*52159*/           OPC_EmitMergeInputChains1_0,
/*52160*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52163*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52166*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52169*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52172*/           OPC_EmitInteger, MVT::i1, 0, 
/*52175*/           OPC_EmitInteger, MVT::i1, 0, 
/*52178*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52181*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52201*/         /*SwitchType*/ 42, MVT::v4f32,// ->52245
/*52203*/           OPC_EmitMergeInputChains1_0,
/*52204*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52207*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52210*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52213*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52216*/           OPC_EmitInteger, MVT::i1, 0, 
/*52219*/           OPC_EmitInteger, MVT::i1, 0, 
/*52222*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52225*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52245*/         0, // EndSwitchType
/*52246*/       /*Scope*/ 27|128,1/*155*/, /*->52403*/
/*52248*/         OPC_CheckChild2Type, MVT::v8f32,
/*52250*/         OPC_RecordChild3, // #2 = $rsrc
/*52251*/         OPC_CheckChild3Type, MVT::v8i32,
/*52253*/         OPC_RecordChild4, // #3 = $sampler
/*52254*/         OPC_RecordChild5, // #4 = $dmask
/*52255*/         OPC_RecordChild6, // #5 = $unorm
/*52256*/         OPC_RecordChild7, // #6 = $glc
/*52257*/         OPC_MoveChild, 8,
/*52259*/         OPC_RecordNode, // #7 = $slc
/*52260*/         OPC_MoveParent,
/*52261*/         OPC_MoveChild, 9,
/*52263*/         OPC_RecordNode, // #8 = $lwe
/*52264*/         OPC_MoveParent,
/*52265*/         OPC_MoveChild, 10,
/*52267*/         OPC_RecordNode, // #9 = $da
/*52268*/         OPC_MoveParent,
/*52269*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52314
/*52272*/           OPC_EmitMergeInputChains1_0,
/*52273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52285*/           OPC_EmitInteger, MVT::i1, 0, 
/*52288*/           OPC_EmitInteger, MVT::i1, 0, 
/*52291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52314*/         /*SwitchType*/ 42, MVT::v2f32,// ->52358
/*52316*/           OPC_EmitMergeInputChains1_0,
/*52317*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52320*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52323*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52326*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52329*/           OPC_EmitInteger, MVT::i1, 0, 
/*52332*/           OPC_EmitInteger, MVT::i1, 0, 
/*52335*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52338*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52358*/         /*SwitchType*/ 42, MVT::v4f32,// ->52402
/*52360*/           OPC_EmitMergeInputChains1_0,
/*52361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52373*/           OPC_EmitInteger, MVT::i1, 0, 
/*52376*/           OPC_EmitInteger, MVT::i1, 0, 
/*52379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52402*/         0, // EndSwitchType
/*52403*/       /*Scope*/ 27|128,1/*155*/, /*->52560*/
/*52405*/         OPC_CheckChild2Type, MVT::v16f32,
/*52407*/         OPC_RecordChild3, // #2 = $rsrc
/*52408*/         OPC_CheckChild3Type, MVT::v8i32,
/*52410*/         OPC_RecordChild4, // #3 = $sampler
/*52411*/         OPC_RecordChild5, // #4 = $dmask
/*52412*/         OPC_RecordChild6, // #5 = $unorm
/*52413*/         OPC_RecordChild7, // #6 = $glc
/*52414*/         OPC_MoveChild, 8,
/*52416*/         OPC_RecordNode, // #7 = $slc
/*52417*/         OPC_MoveParent,
/*52418*/         OPC_MoveChild, 9,
/*52420*/         OPC_RecordNode, // #8 = $lwe
/*52421*/         OPC_MoveParent,
/*52422*/         OPC_MoveChild, 10,
/*52424*/         OPC_RecordNode, // #9 = $da
/*52425*/         OPC_MoveParent,
/*52426*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52471
/*52429*/           OPC_EmitMergeInputChains1_0,
/*52430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52442*/           OPC_EmitInteger, MVT::i1, 0, 
/*52445*/           OPC_EmitInteger, MVT::i1, 0, 
/*52448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52471*/         /*SwitchType*/ 42, MVT::v2f32,// ->52515
/*52473*/           OPC_EmitMergeInputChains1_0,
/*52474*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52477*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52480*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52483*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52486*/           OPC_EmitInteger, MVT::i1, 0, 
/*52489*/           OPC_EmitInteger, MVT::i1, 0, 
/*52492*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52495*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52515*/         /*SwitchType*/ 42, MVT::v4f32,// ->52559
/*52517*/           OPC_EmitMergeInputChains1_0,
/*52518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52530*/           OPC_EmitInteger, MVT::i1, 0, 
/*52533*/           OPC_EmitInteger, MVT::i1, 0, 
/*52536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52559*/         0, // EndSwitchType
/*52560*/       0, /*End of Scope*/
/*52561*/     /*Scope*/ 23|128,6/*791*/, /*->53354*/
/*52563*/       OPC_CheckChild1Integer, 97|128,3/*481*/, 
/*52566*/       OPC_RecordChild2, // #1 = $addr
/*52567*/       OPC_Scope, 27|128,1/*155*/, /*->52725*/ // 5 children in Scope
/*52570*/         OPC_CheckChild2Type, MVT::f32,
/*52572*/         OPC_RecordChild3, // #2 = $rsrc
/*52573*/         OPC_CheckChild3Type, MVT::v8i32,
/*52575*/         OPC_RecordChild4, // #3 = $sampler
/*52576*/         OPC_RecordChild5, // #4 = $dmask
/*52577*/         OPC_RecordChild6, // #5 = $unorm
/*52578*/         OPC_RecordChild7, // #6 = $glc
/*52579*/         OPC_MoveChild, 8,
/*52581*/         OPC_RecordNode, // #7 = $slc
/*52582*/         OPC_MoveParent,
/*52583*/         OPC_MoveChild, 9,
/*52585*/         OPC_RecordNode, // #8 = $lwe
/*52586*/         OPC_MoveParent,
/*52587*/         OPC_MoveChild, 10,
/*52589*/         OPC_RecordNode, // #9 = $da
/*52590*/         OPC_MoveParent,
/*52591*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52636
/*52594*/           OPC_EmitMergeInputChains1_0,
/*52595*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52601*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52607*/           OPC_EmitInteger, MVT::i1, 0, 
/*52610*/           OPC_EmitInteger, MVT::i1, 0, 
/*52613*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52616*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52636*/         /*SwitchType*/ 42, MVT::v2f32,// ->52680
/*52638*/           OPC_EmitMergeInputChains1_0,
/*52639*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52642*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52645*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52648*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52651*/           OPC_EmitInteger, MVT::i1, 0, 
/*52654*/           OPC_EmitInteger, MVT::i1, 0, 
/*52657*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52660*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52680*/         /*SwitchType*/ 42, MVT::v4f32,// ->52724
/*52682*/           OPC_EmitMergeInputChains1_0,
/*52683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52686*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52689*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52692*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52695*/           OPC_EmitInteger, MVT::i1, 0, 
/*52698*/           OPC_EmitInteger, MVT::i1, 0, 
/*52701*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52704*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52724*/         0, // EndSwitchType
/*52725*/       /*Scope*/ 27|128,1/*155*/, /*->52882*/
/*52727*/         OPC_CheckChild2Type, MVT::v2f32,
/*52729*/         OPC_RecordChild3, // #2 = $rsrc
/*52730*/         OPC_CheckChild3Type, MVT::v8i32,
/*52732*/         OPC_RecordChild4, // #3 = $sampler
/*52733*/         OPC_RecordChild5, // #4 = $dmask
/*52734*/         OPC_RecordChild6, // #5 = $unorm
/*52735*/         OPC_RecordChild7, // #6 = $glc
/*52736*/         OPC_MoveChild, 8,
/*52738*/         OPC_RecordNode, // #7 = $slc
/*52739*/         OPC_MoveParent,
/*52740*/         OPC_MoveChild, 9,
/*52742*/         OPC_RecordNode, // #8 = $lwe
/*52743*/         OPC_MoveParent,
/*52744*/         OPC_MoveChild, 10,
/*52746*/         OPC_RecordNode, // #9 = $da
/*52747*/         OPC_MoveParent,
/*52748*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52793
/*52751*/           OPC_EmitMergeInputChains1_0,
/*52752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52764*/           OPC_EmitInteger, MVT::i1, 0, 
/*52767*/           OPC_EmitInteger, MVT::i1, 0, 
/*52770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52793*/         /*SwitchType*/ 42, MVT::v2f32,// ->52837
/*52795*/           OPC_EmitMergeInputChains1_0,
/*52796*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52799*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52802*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52808*/           OPC_EmitInteger, MVT::i1, 0, 
/*52811*/           OPC_EmitInteger, MVT::i1, 0, 
/*52814*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52817*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52820*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52837*/         /*SwitchType*/ 42, MVT::v4f32,// ->52881
/*52839*/           OPC_EmitMergeInputChains1_0,
/*52840*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52843*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52846*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52849*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52852*/           OPC_EmitInteger, MVT::i1, 0, 
/*52855*/           OPC_EmitInteger, MVT::i1, 0, 
/*52858*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52861*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52881*/         0, // EndSwitchType
/*52882*/       /*Scope*/ 27|128,1/*155*/, /*->53039*/
/*52884*/         OPC_CheckChild2Type, MVT::v4f32,
/*52886*/         OPC_RecordChild3, // #2 = $rsrc
/*52887*/         OPC_CheckChild3Type, MVT::v8i32,
/*52889*/         OPC_RecordChild4, // #3 = $sampler
/*52890*/         OPC_RecordChild5, // #4 = $dmask
/*52891*/         OPC_RecordChild6, // #5 = $unorm
/*52892*/         OPC_RecordChild7, // #6 = $glc
/*52893*/         OPC_MoveChild, 8,
/*52895*/         OPC_RecordNode, // #7 = $slc
/*52896*/         OPC_MoveParent,
/*52897*/         OPC_MoveChild, 9,
/*52899*/         OPC_RecordNode, // #8 = $lwe
/*52900*/         OPC_MoveParent,
/*52901*/         OPC_MoveChild, 10,
/*52903*/         OPC_RecordNode, // #9 = $da
/*52904*/         OPC_MoveParent,
/*52905*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52950
/*52908*/           OPC_EmitMergeInputChains1_0,
/*52909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52921*/           OPC_EmitInteger, MVT::i1, 0, 
/*52924*/           OPC_EmitInteger, MVT::i1, 0, 
/*52927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52950*/         /*SwitchType*/ 42, MVT::v2f32,// ->52994
/*52952*/           OPC_EmitMergeInputChains1_0,
/*52953*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52956*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52959*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52962*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52965*/           OPC_EmitInteger, MVT::i1, 0, 
/*52968*/           OPC_EmitInteger, MVT::i1, 0, 
/*52971*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52974*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52994*/         /*SwitchType*/ 42, MVT::v4f32,// ->53038
/*52996*/           OPC_EmitMergeInputChains1_0,
/*52997*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53000*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53003*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53006*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53009*/           OPC_EmitInteger, MVT::i1, 0, 
/*53012*/           OPC_EmitInteger, MVT::i1, 0, 
/*53015*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53018*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53038*/         0, // EndSwitchType
/*53039*/       /*Scope*/ 27|128,1/*155*/, /*->53196*/
/*53041*/         OPC_CheckChild2Type, MVT::v8f32,
/*53043*/         OPC_RecordChild3, // #2 = $rsrc
/*53044*/         OPC_CheckChild3Type, MVT::v8i32,
/*53046*/         OPC_RecordChild4, // #3 = $sampler
/*53047*/         OPC_RecordChild5, // #4 = $dmask
/*53048*/         OPC_RecordChild6, // #5 = $unorm
/*53049*/         OPC_RecordChild7, // #6 = $glc
/*53050*/         OPC_MoveChild, 8,
/*53052*/         OPC_RecordNode, // #7 = $slc
/*53053*/         OPC_MoveParent,
/*53054*/         OPC_MoveChild, 9,
/*53056*/         OPC_RecordNode, // #8 = $lwe
/*53057*/         OPC_MoveParent,
/*53058*/         OPC_MoveChild, 10,
/*53060*/         OPC_RecordNode, // #9 = $da
/*53061*/         OPC_MoveParent,
/*53062*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53107
/*53065*/           OPC_EmitMergeInputChains1_0,
/*53066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53078*/           OPC_EmitInteger, MVT::i1, 0, 
/*53081*/           OPC_EmitInteger, MVT::i1, 0, 
/*53084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53107*/         /*SwitchType*/ 42, MVT::v2f32,// ->53151
/*53109*/           OPC_EmitMergeInputChains1_0,
/*53110*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53113*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53116*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53119*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53122*/           OPC_EmitInteger, MVT::i1, 0, 
/*53125*/           OPC_EmitInteger, MVT::i1, 0, 
/*53128*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53131*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53134*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53151*/         /*SwitchType*/ 42, MVT::v4f32,// ->53195
/*53153*/           OPC_EmitMergeInputChains1_0,
/*53154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53166*/           OPC_EmitInteger, MVT::i1, 0, 
/*53169*/           OPC_EmitInteger, MVT::i1, 0, 
/*53172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53195*/         0, // EndSwitchType
/*53196*/       /*Scope*/ 27|128,1/*155*/, /*->53353*/
/*53198*/         OPC_CheckChild2Type, MVT::v16f32,
/*53200*/         OPC_RecordChild3, // #2 = $rsrc
/*53201*/         OPC_CheckChild3Type, MVT::v8i32,
/*53203*/         OPC_RecordChild4, // #3 = $sampler
/*53204*/         OPC_RecordChild5, // #4 = $dmask
/*53205*/         OPC_RecordChild6, // #5 = $unorm
/*53206*/         OPC_RecordChild7, // #6 = $glc
/*53207*/         OPC_MoveChild, 8,
/*53209*/         OPC_RecordNode, // #7 = $slc
/*53210*/         OPC_MoveParent,
/*53211*/         OPC_MoveChild, 9,
/*53213*/         OPC_RecordNode, // #8 = $lwe
/*53214*/         OPC_MoveParent,
/*53215*/         OPC_MoveChild, 10,
/*53217*/         OPC_RecordNode, // #9 = $da
/*53218*/         OPC_MoveParent,
/*53219*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53264
/*53222*/           OPC_EmitMergeInputChains1_0,
/*53223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53235*/           OPC_EmitInteger, MVT::i1, 0, 
/*53238*/           OPC_EmitInteger, MVT::i1, 0, 
/*53241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53264*/         /*SwitchType*/ 42, MVT::v2f32,// ->53308
/*53266*/           OPC_EmitMergeInputChains1_0,
/*53267*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53270*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53273*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53276*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53279*/           OPC_EmitInteger, MVT::i1, 0, 
/*53282*/           OPC_EmitInteger, MVT::i1, 0, 
/*53285*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53288*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53308*/         /*SwitchType*/ 42, MVT::v4f32,// ->53352
/*53310*/           OPC_EmitMergeInputChains1_0,
/*53311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53323*/           OPC_EmitInteger, MVT::i1, 0, 
/*53326*/           OPC_EmitInteger, MVT::i1, 0, 
/*53329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53352*/         0, // EndSwitchType
/*53353*/       0, /*End of Scope*/
/*53354*/     /*Scope*/ 23|128,6/*791*/, /*->54147*/
/*53356*/       OPC_CheckChild1Integer, 96|128,3/*480*/, 
/*53359*/       OPC_RecordChild2, // #1 = $addr
/*53360*/       OPC_Scope, 27|128,1/*155*/, /*->53518*/ // 5 children in Scope
/*53363*/         OPC_CheckChild2Type, MVT::f32,
/*53365*/         OPC_RecordChild3, // #2 = $rsrc
/*53366*/         OPC_CheckChild3Type, MVT::v8i32,
/*53368*/         OPC_RecordChild4, // #3 = $sampler
/*53369*/         OPC_RecordChild5, // #4 = $dmask
/*53370*/         OPC_RecordChild6, // #5 = $unorm
/*53371*/         OPC_RecordChild7, // #6 = $glc
/*53372*/         OPC_MoveChild, 8,
/*53374*/         OPC_RecordNode, // #7 = $slc
/*53375*/         OPC_MoveParent,
/*53376*/         OPC_MoveChild, 9,
/*53378*/         OPC_RecordNode, // #8 = $lwe
/*53379*/         OPC_MoveParent,
/*53380*/         OPC_MoveChild, 10,
/*53382*/         OPC_RecordNode, // #9 = $da
/*53383*/         OPC_MoveParent,
/*53384*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53429
/*53387*/           OPC_EmitMergeInputChains1_0,
/*53388*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53397*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53400*/           OPC_EmitInteger, MVT::i1, 0, 
/*53403*/           OPC_EmitInteger, MVT::i1, 0, 
/*53406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53409*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53429*/         /*SwitchType*/ 42, MVT::v2f32,// ->53473
/*53431*/           OPC_EmitMergeInputChains1_0,
/*53432*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53435*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53438*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53441*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53444*/           OPC_EmitInteger, MVT::i1, 0, 
/*53447*/           OPC_EmitInteger, MVT::i1, 0, 
/*53450*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53453*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53473*/         /*SwitchType*/ 42, MVT::v4f32,// ->53517
/*53475*/           OPC_EmitMergeInputChains1_0,
/*53476*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53479*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53488*/           OPC_EmitInteger, MVT::i1, 0, 
/*53491*/           OPC_EmitInteger, MVT::i1, 0, 
/*53494*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53497*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53500*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53517*/         0, // EndSwitchType
/*53518*/       /*Scope*/ 27|128,1/*155*/, /*->53675*/
/*53520*/         OPC_CheckChild2Type, MVT::v2f32,
/*53522*/         OPC_RecordChild3, // #2 = $rsrc
/*53523*/         OPC_CheckChild3Type, MVT::v8i32,
/*53525*/         OPC_RecordChild4, // #3 = $sampler
/*53526*/         OPC_RecordChild5, // #4 = $dmask
/*53527*/         OPC_RecordChild6, // #5 = $unorm
/*53528*/         OPC_RecordChild7, // #6 = $glc
/*53529*/         OPC_MoveChild, 8,
/*53531*/         OPC_RecordNode, // #7 = $slc
/*53532*/         OPC_MoveParent,
/*53533*/         OPC_MoveChild, 9,
/*53535*/         OPC_RecordNode, // #8 = $lwe
/*53536*/         OPC_MoveParent,
/*53537*/         OPC_MoveChild, 10,
/*53539*/         OPC_RecordNode, // #9 = $da
/*53540*/         OPC_MoveParent,
/*53541*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53586
/*53544*/           OPC_EmitMergeInputChains1_0,
/*53545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53557*/           OPC_EmitInteger, MVT::i1, 0, 
/*53560*/           OPC_EmitInteger, MVT::i1, 0, 
/*53563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53586*/         /*SwitchType*/ 42, MVT::v2f32,// ->53630
/*53588*/           OPC_EmitMergeInputChains1_0,
/*53589*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53592*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53601*/           OPC_EmitInteger, MVT::i1, 0, 
/*53604*/           OPC_EmitInteger, MVT::i1, 0, 
/*53607*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53610*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53630*/         /*SwitchType*/ 42, MVT::v4f32,// ->53674
/*53632*/           OPC_EmitMergeInputChains1_0,
/*53633*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53636*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53639*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53642*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53645*/           OPC_EmitInteger, MVT::i1, 0, 
/*53648*/           OPC_EmitInteger, MVT::i1, 0, 
/*53651*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53654*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53674*/         0, // EndSwitchType
/*53675*/       /*Scope*/ 27|128,1/*155*/, /*->53832*/
/*53677*/         OPC_CheckChild2Type, MVT::v4f32,
/*53679*/         OPC_RecordChild3, // #2 = $rsrc
/*53680*/         OPC_CheckChild3Type, MVT::v8i32,
/*53682*/         OPC_RecordChild4, // #3 = $sampler
/*53683*/         OPC_RecordChild5, // #4 = $dmask
/*53684*/         OPC_RecordChild6, // #5 = $unorm
/*53685*/         OPC_RecordChild7, // #6 = $glc
/*53686*/         OPC_MoveChild, 8,
/*53688*/         OPC_RecordNode, // #7 = $slc
/*53689*/         OPC_MoveParent,
/*53690*/         OPC_MoveChild, 9,
/*53692*/         OPC_RecordNode, // #8 = $lwe
/*53693*/         OPC_MoveParent,
/*53694*/         OPC_MoveChild, 10,
/*53696*/         OPC_RecordNode, // #9 = $da
/*53697*/         OPC_MoveParent,
/*53698*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53743
/*53701*/           OPC_EmitMergeInputChains1_0,
/*53702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53714*/           OPC_EmitInteger, MVT::i1, 0, 
/*53717*/           OPC_EmitInteger, MVT::i1, 0, 
/*53720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53743*/         /*SwitchType*/ 42, MVT::v2f32,// ->53787
/*53745*/           OPC_EmitMergeInputChains1_0,
/*53746*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53749*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53752*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53755*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53758*/           OPC_EmitInteger, MVT::i1, 0, 
/*53761*/           OPC_EmitInteger, MVT::i1, 0, 
/*53764*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53767*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53770*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53787*/         /*SwitchType*/ 42, MVT::v4f32,// ->53831
/*53789*/           OPC_EmitMergeInputChains1_0,
/*53790*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53799*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53802*/           OPC_EmitInteger, MVT::i1, 0, 
/*53805*/           OPC_EmitInteger, MVT::i1, 0, 
/*53808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53811*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53831*/         0, // EndSwitchType
/*53832*/       /*Scope*/ 27|128,1/*155*/, /*->53989*/
/*53834*/         OPC_CheckChild2Type, MVT::v8f32,
/*53836*/         OPC_RecordChild3, // #2 = $rsrc
/*53837*/         OPC_CheckChild3Type, MVT::v8i32,
/*53839*/         OPC_RecordChild4, // #3 = $sampler
/*53840*/         OPC_RecordChild5, // #4 = $dmask
/*53841*/         OPC_RecordChild6, // #5 = $unorm
/*53842*/         OPC_RecordChild7, // #6 = $glc
/*53843*/         OPC_MoveChild, 8,
/*53845*/         OPC_RecordNode, // #7 = $slc
/*53846*/         OPC_MoveParent,
/*53847*/         OPC_MoveChild, 9,
/*53849*/         OPC_RecordNode, // #8 = $lwe
/*53850*/         OPC_MoveParent,
/*53851*/         OPC_MoveChild, 10,
/*53853*/         OPC_RecordNode, // #9 = $da
/*53854*/         OPC_MoveParent,
/*53855*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53900
/*53858*/           OPC_EmitMergeInputChains1_0,
/*53859*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53862*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53865*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53868*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53871*/           OPC_EmitInteger, MVT::i1, 0, 
/*53874*/           OPC_EmitInteger, MVT::i1, 0, 
/*53877*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53880*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53900*/         /*SwitchType*/ 42, MVT::v2f32,// ->53944
/*53902*/           OPC_EmitMergeInputChains1_0,
/*53903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53906*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53915*/           OPC_EmitInteger, MVT::i1, 0, 
/*53918*/           OPC_EmitInteger, MVT::i1, 0, 
/*53921*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53924*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53927*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53944*/         /*SwitchType*/ 42, MVT::v4f32,// ->53988
/*53946*/           OPC_EmitMergeInputChains1_0,
/*53947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53959*/           OPC_EmitInteger, MVT::i1, 0, 
/*53962*/           OPC_EmitInteger, MVT::i1, 0, 
/*53965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53988*/         0, // EndSwitchType
/*53989*/       /*Scope*/ 27|128,1/*155*/, /*->54146*/
/*53991*/         OPC_CheckChild2Type, MVT::v16f32,
/*53993*/         OPC_RecordChild3, // #2 = $rsrc
/*53994*/         OPC_CheckChild3Type, MVT::v8i32,
/*53996*/         OPC_RecordChild4, // #3 = $sampler
/*53997*/         OPC_RecordChild5, // #4 = $dmask
/*53998*/         OPC_RecordChild6, // #5 = $unorm
/*53999*/         OPC_RecordChild7, // #6 = $glc
/*54000*/         OPC_MoveChild, 8,
/*54002*/         OPC_RecordNode, // #7 = $slc
/*54003*/         OPC_MoveParent,
/*54004*/         OPC_MoveChild, 9,
/*54006*/         OPC_RecordNode, // #8 = $lwe
/*54007*/         OPC_MoveParent,
/*54008*/         OPC_MoveChild, 10,
/*54010*/         OPC_RecordNode, // #9 = $da
/*54011*/         OPC_MoveParent,
/*54012*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54057
/*54015*/           OPC_EmitMergeInputChains1_0,
/*54016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54019*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54022*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54025*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54028*/           OPC_EmitInteger, MVT::i1, 0, 
/*54031*/           OPC_EmitInteger, MVT::i1, 0, 
/*54034*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54037*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54057*/         /*SwitchType*/ 42, MVT::v2f32,// ->54101
/*54059*/           OPC_EmitMergeInputChains1_0,
/*54060*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54063*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54066*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54069*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54072*/           OPC_EmitInteger, MVT::i1, 0, 
/*54075*/           OPC_EmitInteger, MVT::i1, 0, 
/*54078*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54081*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54084*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54101*/         /*SwitchType*/ 42, MVT::v4f32,// ->54145
/*54103*/           OPC_EmitMergeInputChains1_0,
/*54104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54116*/           OPC_EmitInteger, MVT::i1, 0, 
/*54119*/           OPC_EmitInteger, MVT::i1, 0, 
/*54122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54145*/         0, // EndSwitchType
/*54146*/       0, /*End of Scope*/
/*54147*/     /*Scope*/ 23|128,6/*791*/, /*->54940*/
/*54149*/       OPC_CheckChild1Integer, 93|128,3/*477*/, 
/*54152*/       OPC_RecordChild2, // #1 = $addr
/*54153*/       OPC_Scope, 27|128,1/*155*/, /*->54311*/ // 5 children in Scope
/*54156*/         OPC_CheckChild2Type, MVT::f32,
/*54158*/         OPC_RecordChild3, // #2 = $rsrc
/*54159*/         OPC_CheckChild3Type, MVT::v8i32,
/*54161*/         OPC_RecordChild4, // #3 = $sampler
/*54162*/         OPC_RecordChild5, // #4 = $dmask
/*54163*/         OPC_RecordChild6, // #5 = $unorm
/*54164*/         OPC_RecordChild7, // #6 = $glc
/*54165*/         OPC_MoveChild, 8,
/*54167*/         OPC_RecordNode, // #7 = $slc
/*54168*/         OPC_MoveParent,
/*54169*/         OPC_MoveChild, 9,
/*54171*/         OPC_RecordNode, // #8 = $lwe
/*54172*/         OPC_MoveParent,
/*54173*/         OPC_MoveChild, 10,
/*54175*/         OPC_RecordNode, // #9 = $da
/*54176*/         OPC_MoveParent,
/*54177*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54222
/*54180*/           OPC_EmitMergeInputChains1_0,
/*54181*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54184*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54193*/           OPC_EmitInteger, MVT::i1, 0, 
/*54196*/           OPC_EmitInteger, MVT::i1, 0, 
/*54199*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54202*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54222*/         /*SwitchType*/ 42, MVT::v2f32,// ->54266
/*54224*/           OPC_EmitMergeInputChains1_0,
/*54225*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54228*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54231*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54234*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54237*/           OPC_EmitInteger, MVT::i1, 0, 
/*54240*/           OPC_EmitInteger, MVT::i1, 0, 
/*54243*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54246*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54266*/         /*SwitchType*/ 42, MVT::v4f32,// ->54310
/*54268*/           OPC_EmitMergeInputChains1_0,
/*54269*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54272*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54275*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54278*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54281*/           OPC_EmitInteger, MVT::i1, 0, 
/*54284*/           OPC_EmitInteger, MVT::i1, 0, 
/*54287*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54290*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54310*/         0, // EndSwitchType
/*54311*/       /*Scope*/ 27|128,1/*155*/, /*->54468*/
/*54313*/         OPC_CheckChild2Type, MVT::v2f32,
/*54315*/         OPC_RecordChild3, // #2 = $rsrc
/*54316*/         OPC_CheckChild3Type, MVT::v8i32,
/*54318*/         OPC_RecordChild4, // #3 = $sampler
/*54319*/         OPC_RecordChild5, // #4 = $dmask
/*54320*/         OPC_RecordChild6, // #5 = $unorm
/*54321*/         OPC_RecordChild7, // #6 = $glc
/*54322*/         OPC_MoveChild, 8,
/*54324*/         OPC_RecordNode, // #7 = $slc
/*54325*/         OPC_MoveParent,
/*54326*/         OPC_MoveChild, 9,
/*54328*/         OPC_RecordNode, // #8 = $lwe
/*54329*/         OPC_MoveParent,
/*54330*/         OPC_MoveChild, 10,
/*54332*/         OPC_RecordNode, // #9 = $da
/*54333*/         OPC_MoveParent,
/*54334*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54379
/*54337*/           OPC_EmitMergeInputChains1_0,
/*54338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54350*/           OPC_EmitInteger, MVT::i1, 0, 
/*54353*/           OPC_EmitInteger, MVT::i1, 0, 
/*54356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54379*/         /*SwitchType*/ 42, MVT::v2f32,// ->54423
/*54381*/           OPC_EmitMergeInputChains1_0,
/*54382*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54385*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54388*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54391*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54394*/           OPC_EmitInteger, MVT::i1, 0, 
/*54397*/           OPC_EmitInteger, MVT::i1, 0, 
/*54400*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54403*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54406*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54423*/         /*SwitchType*/ 42, MVT::v4f32,// ->54467
/*54425*/           OPC_EmitMergeInputChains1_0,
/*54426*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54429*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54432*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54435*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54438*/           OPC_EmitInteger, MVT::i1, 0, 
/*54441*/           OPC_EmitInteger, MVT::i1, 0, 
/*54444*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54447*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54467*/         0, // EndSwitchType
/*54468*/       /*Scope*/ 27|128,1/*155*/, /*->54625*/
/*54470*/         OPC_CheckChild2Type, MVT::v4f32,
/*54472*/         OPC_RecordChild3, // #2 = $rsrc
/*54473*/         OPC_CheckChild3Type, MVT::v8i32,
/*54475*/         OPC_RecordChild4, // #3 = $sampler
/*54476*/         OPC_RecordChild5, // #4 = $dmask
/*54477*/         OPC_RecordChild6, // #5 = $unorm
/*54478*/         OPC_RecordChild7, // #6 = $glc
/*54479*/         OPC_MoveChild, 8,
/*54481*/         OPC_RecordNode, // #7 = $slc
/*54482*/         OPC_MoveParent,
/*54483*/         OPC_MoveChild, 9,
/*54485*/         OPC_RecordNode, // #8 = $lwe
/*54486*/         OPC_MoveParent,
/*54487*/         OPC_MoveChild, 10,
/*54489*/         OPC_RecordNode, // #9 = $da
/*54490*/         OPC_MoveParent,
/*54491*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54536
/*54494*/           OPC_EmitMergeInputChains1_0,
/*54495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54507*/           OPC_EmitInteger, MVT::i1, 0, 
/*54510*/           OPC_EmitInteger, MVT::i1, 0, 
/*54513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54536*/         /*SwitchType*/ 42, MVT::v2f32,// ->54580
/*54538*/           OPC_EmitMergeInputChains1_0,
/*54539*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54542*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54545*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54548*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54551*/           OPC_EmitInteger, MVT::i1, 0, 
/*54554*/           OPC_EmitInteger, MVT::i1, 0, 
/*54557*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54560*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54563*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54580*/         /*SwitchType*/ 42, MVT::v4f32,// ->54624
/*54582*/           OPC_EmitMergeInputChains1_0,
/*54583*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54589*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54592*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54595*/           OPC_EmitInteger, MVT::i1, 0, 
/*54598*/           OPC_EmitInteger, MVT::i1, 0, 
/*54601*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54604*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54624*/         0, // EndSwitchType
/*54625*/       /*Scope*/ 27|128,1/*155*/, /*->54782*/
/*54627*/         OPC_CheckChild2Type, MVT::v8f32,
/*54629*/         OPC_RecordChild3, // #2 = $rsrc
/*54630*/         OPC_CheckChild3Type, MVT::v8i32,
/*54632*/         OPC_RecordChild4, // #3 = $sampler
/*54633*/         OPC_RecordChild5, // #4 = $dmask
/*54634*/         OPC_RecordChild6, // #5 = $unorm
/*54635*/         OPC_RecordChild7, // #6 = $glc
/*54636*/         OPC_MoveChild, 8,
/*54638*/         OPC_RecordNode, // #7 = $slc
/*54639*/         OPC_MoveParent,
/*54640*/         OPC_MoveChild, 9,
/*54642*/         OPC_RecordNode, // #8 = $lwe
/*54643*/         OPC_MoveParent,
/*54644*/         OPC_MoveChild, 10,
/*54646*/         OPC_RecordNode, // #9 = $da
/*54647*/         OPC_MoveParent,
/*54648*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54693
/*54651*/           OPC_EmitMergeInputChains1_0,
/*54652*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54655*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54658*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54664*/           OPC_EmitInteger, MVT::i1, 0, 
/*54667*/           OPC_EmitInteger, MVT::i1, 0, 
/*54670*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54673*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54693*/         /*SwitchType*/ 42, MVT::v2f32,// ->54737
/*54695*/           OPC_EmitMergeInputChains1_0,
/*54696*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54699*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54702*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54705*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54708*/           OPC_EmitInteger, MVT::i1, 0, 
/*54711*/           OPC_EmitInteger, MVT::i1, 0, 
/*54714*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54717*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54737*/         /*SwitchType*/ 42, MVT::v4f32,// ->54781
/*54739*/           OPC_EmitMergeInputChains1_0,
/*54740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54752*/           OPC_EmitInteger, MVT::i1, 0, 
/*54755*/           OPC_EmitInteger, MVT::i1, 0, 
/*54758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54781*/         0, // EndSwitchType
/*54782*/       /*Scope*/ 27|128,1/*155*/, /*->54939*/
/*54784*/         OPC_CheckChild2Type, MVT::v16f32,
/*54786*/         OPC_RecordChild3, // #2 = $rsrc
/*54787*/         OPC_CheckChild3Type, MVT::v8i32,
/*54789*/         OPC_RecordChild4, // #3 = $sampler
/*54790*/         OPC_RecordChild5, // #4 = $dmask
/*54791*/         OPC_RecordChild6, // #5 = $unorm
/*54792*/         OPC_RecordChild7, // #6 = $glc
/*54793*/         OPC_MoveChild, 8,
/*54795*/         OPC_RecordNode, // #7 = $slc
/*54796*/         OPC_MoveParent,
/*54797*/         OPC_MoveChild, 9,
/*54799*/         OPC_RecordNode, // #8 = $lwe
/*54800*/         OPC_MoveParent,
/*54801*/         OPC_MoveChild, 10,
/*54803*/         OPC_RecordNode, // #9 = $da
/*54804*/         OPC_MoveParent,
/*54805*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54850
/*54808*/           OPC_EmitMergeInputChains1_0,
/*54809*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54812*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54815*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54818*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54821*/           OPC_EmitInteger, MVT::i1, 0, 
/*54824*/           OPC_EmitInteger, MVT::i1, 0, 
/*54827*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54830*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54850*/         /*SwitchType*/ 42, MVT::v2f32,// ->54894
/*54852*/           OPC_EmitMergeInputChains1_0,
/*54853*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54856*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54859*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54862*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54865*/           OPC_EmitInteger, MVT::i1, 0, 
/*54868*/           OPC_EmitInteger, MVT::i1, 0, 
/*54871*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54874*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54894*/         /*SwitchType*/ 42, MVT::v4f32,// ->54938
/*54896*/           OPC_EmitMergeInputChains1_0,
/*54897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54909*/           OPC_EmitInteger, MVT::i1, 0, 
/*54912*/           OPC_EmitInteger, MVT::i1, 0, 
/*54915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54938*/         0, // EndSwitchType
/*54939*/       0, /*End of Scope*/
/*54940*/     /*Scope*/ 23|128,6/*791*/, /*->55733*/
/*54942*/       OPC_CheckChild1Integer, 84|128,3/*468*/, 
/*54945*/       OPC_RecordChild2, // #1 = $addr
/*54946*/       OPC_Scope, 27|128,1/*155*/, /*->55104*/ // 5 children in Scope
/*54949*/         OPC_CheckChild2Type, MVT::f32,
/*54951*/         OPC_RecordChild3, // #2 = $rsrc
/*54952*/         OPC_CheckChild3Type, MVT::v8i32,
/*54954*/         OPC_RecordChild4, // #3 = $sampler
/*54955*/         OPC_RecordChild5, // #4 = $dmask
/*54956*/         OPC_RecordChild6, // #5 = $unorm
/*54957*/         OPC_RecordChild7, // #6 = $glc
/*54958*/         OPC_MoveChild, 8,
/*54960*/         OPC_RecordNode, // #7 = $slc
/*54961*/         OPC_MoveParent,
/*54962*/         OPC_MoveChild, 9,
/*54964*/         OPC_RecordNode, // #8 = $lwe
/*54965*/         OPC_MoveParent,
/*54966*/         OPC_MoveChild, 10,
/*54968*/         OPC_RecordNode, // #9 = $da
/*54969*/         OPC_MoveParent,
/*54970*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55015
/*54973*/           OPC_EmitMergeInputChains1_0,
/*54974*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54977*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54980*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54983*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54986*/           OPC_EmitInteger, MVT::i1, 0, 
/*54989*/           OPC_EmitInteger, MVT::i1, 0, 
/*54992*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54995*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55015*/         /*SwitchType*/ 42, MVT::v2f32,// ->55059
/*55017*/           OPC_EmitMergeInputChains1_0,
/*55018*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55021*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55024*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55027*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55030*/           OPC_EmitInteger, MVT::i1, 0, 
/*55033*/           OPC_EmitInteger, MVT::i1, 0, 
/*55036*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55039*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55059*/         /*SwitchType*/ 42, MVT::v4f32,// ->55103
/*55061*/           OPC_EmitMergeInputChains1_0,
/*55062*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55065*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55068*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55071*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55074*/           OPC_EmitInteger, MVT::i1, 0, 
/*55077*/           OPC_EmitInteger, MVT::i1, 0, 
/*55080*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55083*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55103*/         0, // EndSwitchType
/*55104*/       /*Scope*/ 27|128,1/*155*/, /*->55261*/
/*55106*/         OPC_CheckChild2Type, MVT::v2f32,
/*55108*/         OPC_RecordChild3, // #2 = $rsrc
/*55109*/         OPC_CheckChild3Type, MVT::v8i32,
/*55111*/         OPC_RecordChild4, // #3 = $sampler
/*55112*/         OPC_RecordChild5, // #4 = $dmask
/*55113*/         OPC_RecordChild6, // #5 = $unorm
/*55114*/         OPC_RecordChild7, // #6 = $glc
/*55115*/         OPC_MoveChild, 8,
/*55117*/         OPC_RecordNode, // #7 = $slc
/*55118*/         OPC_MoveParent,
/*55119*/         OPC_MoveChild, 9,
/*55121*/         OPC_RecordNode, // #8 = $lwe
/*55122*/         OPC_MoveParent,
/*55123*/         OPC_MoveChild, 10,
/*55125*/         OPC_RecordNode, // #9 = $da
/*55126*/         OPC_MoveParent,
/*55127*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55172
/*55130*/           OPC_EmitMergeInputChains1_0,
/*55131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55143*/           OPC_EmitInteger, MVT::i1, 0, 
/*55146*/           OPC_EmitInteger, MVT::i1, 0, 
/*55149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55172*/         /*SwitchType*/ 42, MVT::v2f32,// ->55216
/*55174*/           OPC_EmitMergeInputChains1_0,
/*55175*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55178*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55181*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55184*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55187*/           OPC_EmitInteger, MVT::i1, 0, 
/*55190*/           OPC_EmitInteger, MVT::i1, 0, 
/*55193*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55196*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55199*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55216*/         /*SwitchType*/ 42, MVT::v4f32,// ->55260
/*55218*/           OPC_EmitMergeInputChains1_0,
/*55219*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55222*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55225*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55228*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55231*/           OPC_EmitInteger, MVT::i1, 0, 
/*55234*/           OPC_EmitInteger, MVT::i1, 0, 
/*55237*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55240*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55243*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55260*/         0, // EndSwitchType
/*55261*/       /*Scope*/ 27|128,1/*155*/, /*->55418*/
/*55263*/         OPC_CheckChild2Type, MVT::v4f32,
/*55265*/         OPC_RecordChild3, // #2 = $rsrc
/*55266*/         OPC_CheckChild3Type, MVT::v8i32,
/*55268*/         OPC_RecordChild4, // #3 = $sampler
/*55269*/         OPC_RecordChild5, // #4 = $dmask
/*55270*/         OPC_RecordChild6, // #5 = $unorm
/*55271*/         OPC_RecordChild7, // #6 = $glc
/*55272*/         OPC_MoveChild, 8,
/*55274*/         OPC_RecordNode, // #7 = $slc
/*55275*/         OPC_MoveParent,
/*55276*/         OPC_MoveChild, 9,
/*55278*/         OPC_RecordNode, // #8 = $lwe
/*55279*/         OPC_MoveParent,
/*55280*/         OPC_MoveChild, 10,
/*55282*/         OPC_RecordNode, // #9 = $da
/*55283*/         OPC_MoveParent,
/*55284*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55329
/*55287*/           OPC_EmitMergeInputChains1_0,
/*55288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55300*/           OPC_EmitInteger, MVT::i1, 0, 
/*55303*/           OPC_EmitInteger, MVT::i1, 0, 
/*55306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55329*/         /*SwitchType*/ 42, MVT::v2f32,// ->55373
/*55331*/           OPC_EmitMergeInputChains1_0,
/*55332*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55335*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55338*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55341*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55344*/           OPC_EmitInteger, MVT::i1, 0, 
/*55347*/           OPC_EmitInteger, MVT::i1, 0, 
/*55350*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55353*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55356*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55373*/         /*SwitchType*/ 42, MVT::v4f32,// ->55417
/*55375*/           OPC_EmitMergeInputChains1_0,
/*55376*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55379*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55382*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55385*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55388*/           OPC_EmitInteger, MVT::i1, 0, 
/*55391*/           OPC_EmitInteger, MVT::i1, 0, 
/*55394*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55397*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55417*/         0, // EndSwitchType
/*55418*/       /*Scope*/ 27|128,1/*155*/, /*->55575*/
/*55420*/         OPC_CheckChild2Type, MVT::v8f32,
/*55422*/         OPC_RecordChild3, // #2 = $rsrc
/*55423*/         OPC_CheckChild3Type, MVT::v8i32,
/*55425*/         OPC_RecordChild4, // #3 = $sampler
/*55426*/         OPC_RecordChild5, // #4 = $dmask
/*55427*/         OPC_RecordChild6, // #5 = $unorm
/*55428*/         OPC_RecordChild7, // #6 = $glc
/*55429*/         OPC_MoveChild, 8,
/*55431*/         OPC_RecordNode, // #7 = $slc
/*55432*/         OPC_MoveParent,
/*55433*/         OPC_MoveChild, 9,
/*55435*/         OPC_RecordNode, // #8 = $lwe
/*55436*/         OPC_MoveParent,
/*55437*/         OPC_MoveChild, 10,
/*55439*/         OPC_RecordNode, // #9 = $da
/*55440*/         OPC_MoveParent,
/*55441*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55486
/*55444*/           OPC_EmitMergeInputChains1_0,
/*55445*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55448*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55451*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55454*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55457*/           OPC_EmitInteger, MVT::i1, 0, 
/*55460*/           OPC_EmitInteger, MVT::i1, 0, 
/*55463*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55466*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55486*/         /*SwitchType*/ 42, MVT::v2f32,// ->55530
/*55488*/           OPC_EmitMergeInputChains1_0,
/*55489*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55492*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55495*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55498*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55501*/           OPC_EmitInteger, MVT::i1, 0, 
/*55504*/           OPC_EmitInteger, MVT::i1, 0, 
/*55507*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55510*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55530*/         /*SwitchType*/ 42, MVT::v4f32,// ->55574
/*55532*/           OPC_EmitMergeInputChains1_0,
/*55533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55545*/           OPC_EmitInteger, MVT::i1, 0, 
/*55548*/           OPC_EmitInteger, MVT::i1, 0, 
/*55551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55574*/         0, // EndSwitchType
/*55575*/       /*Scope*/ 27|128,1/*155*/, /*->55732*/
/*55577*/         OPC_CheckChild2Type, MVT::v16f32,
/*55579*/         OPC_RecordChild3, // #2 = $rsrc
/*55580*/         OPC_CheckChild3Type, MVT::v8i32,
/*55582*/         OPC_RecordChild4, // #3 = $sampler
/*55583*/         OPC_RecordChild5, // #4 = $dmask
/*55584*/         OPC_RecordChild6, // #5 = $unorm
/*55585*/         OPC_RecordChild7, // #6 = $glc
/*55586*/         OPC_MoveChild, 8,
/*55588*/         OPC_RecordNode, // #7 = $slc
/*55589*/         OPC_MoveParent,
/*55590*/         OPC_MoveChild, 9,
/*55592*/         OPC_RecordNode, // #8 = $lwe
/*55593*/         OPC_MoveParent,
/*55594*/         OPC_MoveChild, 10,
/*55596*/         OPC_RecordNode, // #9 = $da
/*55597*/         OPC_MoveParent,
/*55598*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55643
/*55601*/           OPC_EmitMergeInputChains1_0,
/*55602*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55605*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55608*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55611*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55614*/           OPC_EmitInteger, MVT::i1, 0, 
/*55617*/           OPC_EmitInteger, MVT::i1, 0, 
/*55620*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55623*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55626*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55643*/         /*SwitchType*/ 42, MVT::v2f32,// ->55687
/*55645*/           OPC_EmitMergeInputChains1_0,
/*55646*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55649*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55652*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55655*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55658*/           OPC_EmitInteger, MVT::i1, 0, 
/*55661*/           OPC_EmitInteger, MVT::i1, 0, 
/*55664*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55667*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55687*/         /*SwitchType*/ 42, MVT::v4f32,// ->55731
/*55689*/           OPC_EmitMergeInputChains1_0,
/*55690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55702*/           OPC_EmitInteger, MVT::i1, 0, 
/*55705*/           OPC_EmitInteger, MVT::i1, 0, 
/*55708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55731*/         0, // EndSwitchType
/*55732*/       0, /*End of Scope*/
/*55733*/     /*Scope*/ 23|128,6/*791*/, /*->56526*/
/*55735*/       OPC_CheckChild1Integer, 88|128,3/*472*/, 
/*55738*/       OPC_RecordChild2, // #1 = $addr
/*55739*/       OPC_Scope, 27|128,1/*155*/, /*->55897*/ // 5 children in Scope
/*55742*/         OPC_CheckChild2Type, MVT::f32,
/*55744*/         OPC_RecordChild3, // #2 = $rsrc
/*55745*/         OPC_CheckChild3Type, MVT::v8i32,
/*55747*/         OPC_RecordChild4, // #3 = $sampler
/*55748*/         OPC_RecordChild5, // #4 = $dmask
/*55749*/         OPC_RecordChild6, // #5 = $unorm
/*55750*/         OPC_RecordChild7, // #6 = $glc
/*55751*/         OPC_MoveChild, 8,
/*55753*/         OPC_RecordNode, // #7 = $slc
/*55754*/         OPC_MoveParent,
/*55755*/         OPC_MoveChild, 9,
/*55757*/         OPC_RecordNode, // #8 = $lwe
/*55758*/         OPC_MoveParent,
/*55759*/         OPC_MoveChild, 10,
/*55761*/         OPC_RecordNode, // #9 = $da
/*55762*/         OPC_MoveParent,
/*55763*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55808
/*55766*/           OPC_EmitMergeInputChains1_0,
/*55767*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55773*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55779*/           OPC_EmitInteger, MVT::i1, 0, 
/*55782*/           OPC_EmitInteger, MVT::i1, 0, 
/*55785*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55788*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55808*/         /*SwitchType*/ 42, MVT::v2f32,// ->55852
/*55810*/           OPC_EmitMergeInputChains1_0,
/*55811*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55814*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55817*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55820*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55823*/           OPC_EmitInteger, MVT::i1, 0, 
/*55826*/           OPC_EmitInteger, MVT::i1, 0, 
/*55829*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55832*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55835*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55852*/         /*SwitchType*/ 42, MVT::v4f32,// ->55896
/*55854*/           OPC_EmitMergeInputChains1_0,
/*55855*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55858*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55867*/           OPC_EmitInteger, MVT::i1, 0, 
/*55870*/           OPC_EmitInteger, MVT::i1, 0, 
/*55873*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55876*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55896*/         0, // EndSwitchType
/*55897*/       /*Scope*/ 27|128,1/*155*/, /*->56054*/
/*55899*/         OPC_CheckChild2Type, MVT::v2f32,
/*55901*/         OPC_RecordChild3, // #2 = $rsrc
/*55902*/         OPC_CheckChild3Type, MVT::v8i32,
/*55904*/         OPC_RecordChild4, // #3 = $sampler
/*55905*/         OPC_RecordChild5, // #4 = $dmask
/*55906*/         OPC_RecordChild6, // #5 = $unorm
/*55907*/         OPC_RecordChild7, // #6 = $glc
/*55908*/         OPC_MoveChild, 8,
/*55910*/         OPC_RecordNode, // #7 = $slc
/*55911*/         OPC_MoveParent,
/*55912*/         OPC_MoveChild, 9,
/*55914*/         OPC_RecordNode, // #8 = $lwe
/*55915*/         OPC_MoveParent,
/*55916*/         OPC_MoveChild, 10,
/*55918*/         OPC_RecordNode, // #9 = $da
/*55919*/         OPC_MoveParent,
/*55920*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55965
/*55923*/           OPC_EmitMergeInputChains1_0,
/*55924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55936*/           OPC_EmitInteger, MVT::i1, 0, 
/*55939*/           OPC_EmitInteger, MVT::i1, 0, 
/*55942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55965*/         /*SwitchType*/ 42, MVT::v2f32,// ->56009
/*55967*/           OPC_EmitMergeInputChains1_0,
/*55968*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55971*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55974*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55977*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55980*/           OPC_EmitInteger, MVT::i1, 0, 
/*55983*/           OPC_EmitInteger, MVT::i1, 0, 
/*55986*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55989*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56009*/         /*SwitchType*/ 42, MVT::v4f32,// ->56053
/*56011*/           OPC_EmitMergeInputChains1_0,
/*56012*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56015*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56018*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56021*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56024*/           OPC_EmitInteger, MVT::i1, 0, 
/*56027*/           OPC_EmitInteger, MVT::i1, 0, 
/*56030*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56033*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56053*/         0, // EndSwitchType
/*56054*/       /*Scope*/ 27|128,1/*155*/, /*->56211*/
/*56056*/         OPC_CheckChild2Type, MVT::v4f32,
/*56058*/         OPC_RecordChild3, // #2 = $rsrc
/*56059*/         OPC_CheckChild3Type, MVT::v8i32,
/*56061*/         OPC_RecordChild4, // #3 = $sampler
/*56062*/         OPC_RecordChild5, // #4 = $dmask
/*56063*/         OPC_RecordChild6, // #5 = $unorm
/*56064*/         OPC_RecordChild7, // #6 = $glc
/*56065*/         OPC_MoveChild, 8,
/*56067*/         OPC_RecordNode, // #7 = $slc
/*56068*/         OPC_MoveParent,
/*56069*/         OPC_MoveChild, 9,
/*56071*/         OPC_RecordNode, // #8 = $lwe
/*56072*/         OPC_MoveParent,
/*56073*/         OPC_MoveChild, 10,
/*56075*/         OPC_RecordNode, // #9 = $da
/*56076*/         OPC_MoveParent,
/*56077*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56122
/*56080*/           OPC_EmitMergeInputChains1_0,
/*56081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56093*/           OPC_EmitInteger, MVT::i1, 0, 
/*56096*/           OPC_EmitInteger, MVT::i1, 0, 
/*56099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56122*/         /*SwitchType*/ 42, MVT::v2f32,// ->56166
/*56124*/           OPC_EmitMergeInputChains1_0,
/*56125*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56128*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56131*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56134*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56137*/           OPC_EmitInteger, MVT::i1, 0, 
/*56140*/           OPC_EmitInteger, MVT::i1, 0, 
/*56143*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56146*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56149*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56166*/         /*SwitchType*/ 42, MVT::v4f32,// ->56210
/*56168*/           OPC_EmitMergeInputChains1_0,
/*56169*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56172*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56175*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56178*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56181*/           OPC_EmitInteger, MVT::i1, 0, 
/*56184*/           OPC_EmitInteger, MVT::i1, 0, 
/*56187*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56190*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56210*/         0, // EndSwitchType
/*56211*/       /*Scope*/ 27|128,1/*155*/, /*->56368*/
/*56213*/         OPC_CheckChild2Type, MVT::v8f32,
/*56215*/         OPC_RecordChild3, // #2 = $rsrc
/*56216*/         OPC_CheckChild3Type, MVT::v8i32,
/*56218*/         OPC_RecordChild4, // #3 = $sampler
/*56219*/         OPC_RecordChild5, // #4 = $dmask
/*56220*/         OPC_RecordChild6, // #5 = $unorm
/*56221*/         OPC_RecordChild7, // #6 = $glc
/*56222*/         OPC_MoveChild, 8,
/*56224*/         OPC_RecordNode, // #7 = $slc
/*56225*/         OPC_MoveParent,
/*56226*/         OPC_MoveChild, 9,
/*56228*/         OPC_RecordNode, // #8 = $lwe
/*56229*/         OPC_MoveParent,
/*56230*/         OPC_MoveChild, 10,
/*56232*/         OPC_RecordNode, // #9 = $da
/*56233*/         OPC_MoveParent,
/*56234*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56279
/*56237*/           OPC_EmitMergeInputChains1_0,
/*56238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56241*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56244*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56247*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56250*/           OPC_EmitInteger, MVT::i1, 0, 
/*56253*/           OPC_EmitInteger, MVT::i1, 0, 
/*56256*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56259*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56279*/         /*SwitchType*/ 42, MVT::v2f32,// ->56323
/*56281*/           OPC_EmitMergeInputChains1_0,
/*56282*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56285*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56288*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56291*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56294*/           OPC_EmitInteger, MVT::i1, 0, 
/*56297*/           OPC_EmitInteger, MVT::i1, 0, 
/*56300*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56303*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56323*/         /*SwitchType*/ 42, MVT::v4f32,// ->56367
/*56325*/           OPC_EmitMergeInputChains1_0,
/*56326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56338*/           OPC_EmitInteger, MVT::i1, 0, 
/*56341*/           OPC_EmitInteger, MVT::i1, 0, 
/*56344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56367*/         0, // EndSwitchType
/*56368*/       /*Scope*/ 27|128,1/*155*/, /*->56525*/
/*56370*/         OPC_CheckChild2Type, MVT::v16f32,
/*56372*/         OPC_RecordChild3, // #2 = $rsrc
/*56373*/         OPC_CheckChild3Type, MVT::v8i32,
/*56375*/         OPC_RecordChild4, // #3 = $sampler
/*56376*/         OPC_RecordChild5, // #4 = $dmask
/*56377*/         OPC_RecordChild6, // #5 = $unorm
/*56378*/         OPC_RecordChild7, // #6 = $glc
/*56379*/         OPC_MoveChild, 8,
/*56381*/         OPC_RecordNode, // #7 = $slc
/*56382*/         OPC_MoveParent,
/*56383*/         OPC_MoveChild, 9,
/*56385*/         OPC_RecordNode, // #8 = $lwe
/*56386*/         OPC_MoveParent,
/*56387*/         OPC_MoveChild, 10,
/*56389*/         OPC_RecordNode, // #9 = $da
/*56390*/         OPC_MoveParent,
/*56391*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56436
/*56394*/           OPC_EmitMergeInputChains1_0,
/*56395*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56398*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56401*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56407*/           OPC_EmitInteger, MVT::i1, 0, 
/*56410*/           OPC_EmitInteger, MVT::i1, 0, 
/*56413*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56416*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56436*/         /*SwitchType*/ 42, MVT::v2f32,// ->56480
/*56438*/           OPC_EmitMergeInputChains1_0,
/*56439*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56442*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56445*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56448*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56451*/           OPC_EmitInteger, MVT::i1, 0, 
/*56454*/           OPC_EmitInteger, MVT::i1, 0, 
/*56457*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56460*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56480*/         /*SwitchType*/ 42, MVT::v4f32,// ->56524
/*56482*/           OPC_EmitMergeInputChains1_0,
/*56483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56495*/           OPC_EmitInteger, MVT::i1, 0, 
/*56498*/           OPC_EmitInteger, MVT::i1, 0, 
/*56501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56524*/         0, // EndSwitchType
/*56525*/       0, /*End of Scope*/
/*56526*/     /*Scope*/ 23|128,6/*791*/, /*->57319*/
/*56528*/       OPC_CheckChild1Integer, 87|128,3/*471*/, 
/*56531*/       OPC_RecordChild2, // #1 = $addr
/*56532*/       OPC_Scope, 27|128,1/*155*/, /*->56690*/ // 5 children in Scope
/*56535*/         OPC_CheckChild2Type, MVT::f32,
/*56537*/         OPC_RecordChild3, // #2 = $rsrc
/*56538*/         OPC_CheckChild3Type, MVT::v8i32,
/*56540*/         OPC_RecordChild4, // #3 = $sampler
/*56541*/         OPC_RecordChild5, // #4 = $dmask
/*56542*/         OPC_RecordChild6, // #5 = $unorm
/*56543*/         OPC_RecordChild7, // #6 = $glc
/*56544*/         OPC_MoveChild, 8,
/*56546*/         OPC_RecordNode, // #7 = $slc
/*56547*/         OPC_MoveParent,
/*56548*/         OPC_MoveChild, 9,
/*56550*/         OPC_RecordNode, // #8 = $lwe
/*56551*/         OPC_MoveParent,
/*56552*/         OPC_MoveChild, 10,
/*56554*/         OPC_RecordNode, // #9 = $da
/*56555*/         OPC_MoveParent,
/*56556*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56601
/*56559*/           OPC_EmitMergeInputChains1_0,
/*56560*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56563*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56566*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56569*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56572*/           OPC_EmitInteger, MVT::i1, 0, 
/*56575*/           OPC_EmitInteger, MVT::i1, 0, 
/*56578*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56581*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56601*/         /*SwitchType*/ 42, MVT::v2f32,// ->56645
/*56603*/           OPC_EmitMergeInputChains1_0,
/*56604*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56607*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56610*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56613*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56616*/           OPC_EmitInteger, MVT::i1, 0, 
/*56619*/           OPC_EmitInteger, MVT::i1, 0, 
/*56622*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56625*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56628*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56645*/         /*SwitchType*/ 42, MVT::v4f32,// ->56689
/*56647*/           OPC_EmitMergeInputChains1_0,
/*56648*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56654*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56657*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56660*/           OPC_EmitInteger, MVT::i1, 0, 
/*56663*/           OPC_EmitInteger, MVT::i1, 0, 
/*56666*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56669*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56672*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56689*/         0, // EndSwitchType
/*56690*/       /*Scope*/ 27|128,1/*155*/, /*->56847*/
/*56692*/         OPC_CheckChild2Type, MVT::v2f32,
/*56694*/         OPC_RecordChild3, // #2 = $rsrc
/*56695*/         OPC_CheckChild3Type, MVT::v8i32,
/*56697*/         OPC_RecordChild4, // #3 = $sampler
/*56698*/         OPC_RecordChild5, // #4 = $dmask
/*56699*/         OPC_RecordChild6, // #5 = $unorm
/*56700*/         OPC_RecordChild7, // #6 = $glc
/*56701*/         OPC_MoveChild, 8,
/*56703*/         OPC_RecordNode, // #7 = $slc
/*56704*/         OPC_MoveParent,
/*56705*/         OPC_MoveChild, 9,
/*56707*/         OPC_RecordNode, // #8 = $lwe
/*56708*/         OPC_MoveParent,
/*56709*/         OPC_MoveChild, 10,
/*56711*/         OPC_RecordNode, // #9 = $da
/*56712*/         OPC_MoveParent,
/*56713*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56758
/*56716*/           OPC_EmitMergeInputChains1_0,
/*56717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56729*/           OPC_EmitInteger, MVT::i1, 0, 
/*56732*/           OPC_EmitInteger, MVT::i1, 0, 
/*56735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56758*/         /*SwitchType*/ 42, MVT::v2f32,// ->56802
/*56760*/           OPC_EmitMergeInputChains1_0,
/*56761*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56764*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56767*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56770*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56773*/           OPC_EmitInteger, MVT::i1, 0, 
/*56776*/           OPC_EmitInteger, MVT::i1, 0, 
/*56779*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56782*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56785*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56802*/         /*SwitchType*/ 42, MVT::v4f32,// ->56846
/*56804*/           OPC_EmitMergeInputChains1_0,
/*56805*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56808*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56811*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56814*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56817*/           OPC_EmitInteger, MVT::i1, 0, 
/*56820*/           OPC_EmitInteger, MVT::i1, 0, 
/*56823*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56826*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56846*/         0, // EndSwitchType
/*56847*/       /*Scope*/ 27|128,1/*155*/, /*->57004*/
/*56849*/         OPC_CheckChild2Type, MVT::v4f32,
/*56851*/         OPC_RecordChild3, // #2 = $rsrc
/*56852*/         OPC_CheckChild3Type, MVT::v8i32,
/*56854*/         OPC_RecordChild4, // #3 = $sampler
/*56855*/         OPC_RecordChild5, // #4 = $dmask
/*56856*/         OPC_RecordChild6, // #5 = $unorm
/*56857*/         OPC_RecordChild7, // #6 = $glc
/*56858*/         OPC_MoveChild, 8,
/*56860*/         OPC_RecordNode, // #7 = $slc
/*56861*/         OPC_MoveParent,
/*56862*/         OPC_MoveChild, 9,
/*56864*/         OPC_RecordNode, // #8 = $lwe
/*56865*/         OPC_MoveParent,
/*56866*/         OPC_MoveChild, 10,
/*56868*/         OPC_RecordNode, // #9 = $da
/*56869*/         OPC_MoveParent,
/*56870*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56915
/*56873*/           OPC_EmitMergeInputChains1_0,
/*56874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56886*/           OPC_EmitInteger, MVT::i1, 0, 
/*56889*/           OPC_EmitInteger, MVT::i1, 0, 
/*56892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56915*/         /*SwitchType*/ 42, MVT::v2f32,// ->56959
/*56917*/           OPC_EmitMergeInputChains1_0,
/*56918*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56921*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56924*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56927*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56930*/           OPC_EmitInteger, MVT::i1, 0, 
/*56933*/           OPC_EmitInteger, MVT::i1, 0, 
/*56936*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56939*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56959*/         /*SwitchType*/ 42, MVT::v4f32,// ->57003
/*56961*/           OPC_EmitMergeInputChains1_0,
/*56962*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56965*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56974*/           OPC_EmitInteger, MVT::i1, 0, 
/*56977*/           OPC_EmitInteger, MVT::i1, 0, 
/*56980*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56983*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57003*/         0, // EndSwitchType
/*57004*/       /*Scope*/ 27|128,1/*155*/, /*->57161*/
/*57006*/         OPC_CheckChild2Type, MVT::v8f32,
/*57008*/         OPC_RecordChild3, // #2 = $rsrc
/*57009*/         OPC_CheckChild3Type, MVT::v8i32,
/*57011*/         OPC_RecordChild4, // #3 = $sampler
/*57012*/         OPC_RecordChild5, // #4 = $dmask
/*57013*/         OPC_RecordChild6, // #5 = $unorm
/*57014*/         OPC_RecordChild7, // #6 = $glc
/*57015*/         OPC_MoveChild, 8,
/*57017*/         OPC_RecordNode, // #7 = $slc
/*57018*/         OPC_MoveParent,
/*57019*/         OPC_MoveChild, 9,
/*57021*/         OPC_RecordNode, // #8 = $lwe
/*57022*/         OPC_MoveParent,
/*57023*/         OPC_MoveChild, 10,
/*57025*/         OPC_RecordNode, // #9 = $da
/*57026*/         OPC_MoveParent,
/*57027*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57072
/*57030*/           OPC_EmitMergeInputChains1_0,
/*57031*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57040*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57043*/           OPC_EmitInteger, MVT::i1, 0, 
/*57046*/           OPC_EmitInteger, MVT::i1, 0, 
/*57049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57052*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57072*/         /*SwitchType*/ 42, MVT::v2f32,// ->57116
/*57074*/           OPC_EmitMergeInputChains1_0,
/*57075*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57084*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57087*/           OPC_EmitInteger, MVT::i1, 0, 
/*57090*/           OPC_EmitInteger, MVT::i1, 0, 
/*57093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57096*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57116*/         /*SwitchType*/ 42, MVT::v4f32,// ->57160
/*57118*/           OPC_EmitMergeInputChains1_0,
/*57119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57131*/           OPC_EmitInteger, MVT::i1, 0, 
/*57134*/           OPC_EmitInteger, MVT::i1, 0, 
/*57137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57160*/         0, // EndSwitchType
/*57161*/       /*Scope*/ 27|128,1/*155*/, /*->57318*/
/*57163*/         OPC_CheckChild2Type, MVT::v16f32,
/*57165*/         OPC_RecordChild3, // #2 = $rsrc
/*57166*/         OPC_CheckChild3Type, MVT::v8i32,
/*57168*/         OPC_RecordChild4, // #3 = $sampler
/*57169*/         OPC_RecordChild5, // #4 = $dmask
/*57170*/         OPC_RecordChild6, // #5 = $unorm
/*57171*/         OPC_RecordChild7, // #6 = $glc
/*57172*/         OPC_MoveChild, 8,
/*57174*/         OPC_RecordNode, // #7 = $slc
/*57175*/         OPC_MoveParent,
/*57176*/         OPC_MoveChild, 9,
/*57178*/         OPC_RecordNode, // #8 = $lwe
/*57179*/         OPC_MoveParent,
/*57180*/         OPC_MoveChild, 10,
/*57182*/         OPC_RecordNode, // #9 = $da
/*57183*/         OPC_MoveParent,
/*57184*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57229
/*57187*/           OPC_EmitMergeInputChains1_0,
/*57188*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57191*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57194*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57197*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57200*/           OPC_EmitInteger, MVT::i1, 0, 
/*57203*/           OPC_EmitInteger, MVT::i1, 0, 
/*57206*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57209*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57229*/         /*SwitchType*/ 42, MVT::v2f32,// ->57273
/*57231*/           OPC_EmitMergeInputChains1_0,
/*57232*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57235*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57238*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57241*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57244*/           OPC_EmitInteger, MVT::i1, 0, 
/*57247*/           OPC_EmitInteger, MVT::i1, 0, 
/*57250*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57253*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57273*/         /*SwitchType*/ 42, MVT::v4f32,// ->57317
/*57275*/           OPC_EmitMergeInputChains1_0,
/*57276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57288*/           OPC_EmitInteger, MVT::i1, 0, 
/*57291*/           OPC_EmitInteger, MVT::i1, 0, 
/*57294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57317*/         0, // EndSwitchType
/*57318*/       0, /*End of Scope*/
/*57319*/     /*Scope*/ 23|128,6/*791*/, /*->58112*/
/*57321*/       OPC_CheckChild1Integer, 90|128,3/*474*/, 
/*57324*/       OPC_RecordChild2, // #1 = $addr
/*57325*/       OPC_Scope, 27|128,1/*155*/, /*->57483*/ // 5 children in Scope
/*57328*/         OPC_CheckChild2Type, MVT::f32,
/*57330*/         OPC_RecordChild3, // #2 = $rsrc
/*57331*/         OPC_CheckChild3Type, MVT::v8i32,
/*57333*/         OPC_RecordChild4, // #3 = $sampler
/*57334*/         OPC_RecordChild5, // #4 = $dmask
/*57335*/         OPC_RecordChild6, // #5 = $unorm
/*57336*/         OPC_RecordChild7, // #6 = $glc
/*57337*/         OPC_MoveChild, 8,
/*57339*/         OPC_RecordNode, // #7 = $slc
/*57340*/         OPC_MoveParent,
/*57341*/         OPC_MoveChild, 9,
/*57343*/         OPC_RecordNode, // #8 = $lwe
/*57344*/         OPC_MoveParent,
/*57345*/         OPC_MoveChild, 10,
/*57347*/         OPC_RecordNode, // #9 = $da
/*57348*/         OPC_MoveParent,
/*57349*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57394
/*57352*/           OPC_EmitMergeInputChains1_0,
/*57353*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57356*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57365*/           OPC_EmitInteger, MVT::i1, 0, 
/*57368*/           OPC_EmitInteger, MVT::i1, 0, 
/*57371*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57374*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57394*/         /*SwitchType*/ 42, MVT::v2f32,// ->57438
/*57396*/           OPC_EmitMergeInputChains1_0,
/*57397*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57400*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57403*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57406*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57409*/           OPC_EmitInteger, MVT::i1, 0, 
/*57412*/           OPC_EmitInteger, MVT::i1, 0, 
/*57415*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57418*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57421*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57438*/         /*SwitchType*/ 42, MVT::v4f32,// ->57482
/*57440*/           OPC_EmitMergeInputChains1_0,
/*57441*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57444*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57447*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57450*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57453*/           OPC_EmitInteger, MVT::i1, 0, 
/*57456*/           OPC_EmitInteger, MVT::i1, 0, 
/*57459*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57462*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57482*/         0, // EndSwitchType
/*57483*/       /*Scope*/ 27|128,1/*155*/, /*->57640*/
/*57485*/         OPC_CheckChild2Type, MVT::v2f32,
/*57487*/         OPC_RecordChild3, // #2 = $rsrc
/*57488*/         OPC_CheckChild3Type, MVT::v8i32,
/*57490*/         OPC_RecordChild4, // #3 = $sampler
/*57491*/         OPC_RecordChild5, // #4 = $dmask
/*57492*/         OPC_RecordChild6, // #5 = $unorm
/*57493*/         OPC_RecordChild7, // #6 = $glc
/*57494*/         OPC_MoveChild, 8,
/*57496*/         OPC_RecordNode, // #7 = $slc
/*57497*/         OPC_MoveParent,
/*57498*/         OPC_MoveChild, 9,
/*57500*/         OPC_RecordNode, // #8 = $lwe
/*57501*/         OPC_MoveParent,
/*57502*/         OPC_MoveChild, 10,
/*57504*/         OPC_RecordNode, // #9 = $da
/*57505*/         OPC_MoveParent,
/*57506*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57551
/*57509*/           OPC_EmitMergeInputChains1_0,
/*57510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57522*/           OPC_EmitInteger, MVT::i1, 0, 
/*57525*/           OPC_EmitInteger, MVT::i1, 0, 
/*57528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57551*/         /*SwitchType*/ 42, MVT::v2f32,// ->57595
/*57553*/           OPC_EmitMergeInputChains1_0,
/*57554*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57557*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57560*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57563*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57566*/           OPC_EmitInteger, MVT::i1, 0, 
/*57569*/           OPC_EmitInteger, MVT::i1, 0, 
/*57572*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57575*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57578*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57595*/         /*SwitchType*/ 42, MVT::v4f32,// ->57639
/*57597*/           OPC_EmitMergeInputChains1_0,
/*57598*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57601*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57604*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57607*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57610*/           OPC_EmitInteger, MVT::i1, 0, 
/*57613*/           OPC_EmitInteger, MVT::i1, 0, 
/*57616*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57619*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57622*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57639*/         0, // EndSwitchType
/*57640*/       /*Scope*/ 27|128,1/*155*/, /*->57797*/
/*57642*/         OPC_CheckChild2Type, MVT::v4f32,
/*57644*/         OPC_RecordChild3, // #2 = $rsrc
/*57645*/         OPC_CheckChild3Type, MVT::v8i32,
/*57647*/         OPC_RecordChild4, // #3 = $sampler
/*57648*/         OPC_RecordChild5, // #4 = $dmask
/*57649*/         OPC_RecordChild6, // #5 = $unorm
/*57650*/         OPC_RecordChild7, // #6 = $glc
/*57651*/         OPC_MoveChild, 8,
/*57653*/         OPC_RecordNode, // #7 = $slc
/*57654*/         OPC_MoveParent,
/*57655*/         OPC_MoveChild, 9,
/*57657*/         OPC_RecordNode, // #8 = $lwe
/*57658*/         OPC_MoveParent,
/*57659*/         OPC_MoveChild, 10,
/*57661*/         OPC_RecordNode, // #9 = $da
/*57662*/         OPC_MoveParent,
/*57663*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57708
/*57666*/           OPC_EmitMergeInputChains1_0,
/*57667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57679*/           OPC_EmitInteger, MVT::i1, 0, 
/*57682*/           OPC_EmitInteger, MVT::i1, 0, 
/*57685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57708*/         /*SwitchType*/ 42, MVT::v2f32,// ->57752
/*57710*/           OPC_EmitMergeInputChains1_0,
/*57711*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57714*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57717*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57720*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57723*/           OPC_EmitInteger, MVT::i1, 0, 
/*57726*/           OPC_EmitInteger, MVT::i1, 0, 
/*57729*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57732*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57752*/         /*SwitchType*/ 42, MVT::v4f32,// ->57796
/*57754*/           OPC_EmitMergeInputChains1_0,
/*57755*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57758*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57761*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57764*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57767*/           OPC_EmitInteger, MVT::i1, 0, 
/*57770*/           OPC_EmitInteger, MVT::i1, 0, 
/*57773*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57776*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57779*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57796*/         0, // EndSwitchType
/*57797*/       /*Scope*/ 27|128,1/*155*/, /*->57954*/
/*57799*/         OPC_CheckChild2Type, MVT::v8f32,
/*57801*/         OPC_RecordChild3, // #2 = $rsrc
/*57802*/         OPC_CheckChild3Type, MVT::v8i32,
/*57804*/         OPC_RecordChild4, // #3 = $sampler
/*57805*/         OPC_RecordChild5, // #4 = $dmask
/*57806*/         OPC_RecordChild6, // #5 = $unorm
/*57807*/         OPC_RecordChild7, // #6 = $glc
/*57808*/         OPC_MoveChild, 8,
/*57810*/         OPC_RecordNode, // #7 = $slc
/*57811*/         OPC_MoveParent,
/*57812*/         OPC_MoveChild, 9,
/*57814*/         OPC_RecordNode, // #8 = $lwe
/*57815*/         OPC_MoveParent,
/*57816*/         OPC_MoveChild, 10,
/*57818*/         OPC_RecordNode, // #9 = $da
/*57819*/         OPC_MoveParent,
/*57820*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57865
/*57823*/           OPC_EmitMergeInputChains1_0,
/*57824*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57827*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57830*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57833*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57836*/           OPC_EmitInteger, MVT::i1, 0, 
/*57839*/           OPC_EmitInteger, MVT::i1, 0, 
/*57842*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57845*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57865*/         /*SwitchType*/ 42, MVT::v2f32,// ->57909
/*57867*/           OPC_EmitMergeInputChains1_0,
/*57868*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57871*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57874*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57877*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57880*/           OPC_EmitInteger, MVT::i1, 0, 
/*57883*/           OPC_EmitInteger, MVT::i1, 0, 
/*57886*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57889*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57909*/         /*SwitchType*/ 42, MVT::v4f32,// ->57953
/*57911*/           OPC_EmitMergeInputChains1_0,
/*57912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57924*/           OPC_EmitInteger, MVT::i1, 0, 
/*57927*/           OPC_EmitInteger, MVT::i1, 0, 
/*57930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57953*/         0, // EndSwitchType
/*57954*/       /*Scope*/ 27|128,1/*155*/, /*->58111*/
/*57956*/         OPC_CheckChild2Type, MVT::v16f32,
/*57958*/         OPC_RecordChild3, // #2 = $rsrc
/*57959*/         OPC_CheckChild3Type, MVT::v8i32,
/*57961*/         OPC_RecordChild4, // #3 = $sampler
/*57962*/         OPC_RecordChild5, // #4 = $dmask
/*57963*/         OPC_RecordChild6, // #5 = $unorm
/*57964*/         OPC_RecordChild7, // #6 = $glc
/*57965*/         OPC_MoveChild, 8,
/*57967*/         OPC_RecordNode, // #7 = $slc
/*57968*/         OPC_MoveParent,
/*57969*/         OPC_MoveChild, 9,
/*57971*/         OPC_RecordNode, // #8 = $lwe
/*57972*/         OPC_MoveParent,
/*57973*/         OPC_MoveChild, 10,
/*57975*/         OPC_RecordNode, // #9 = $da
/*57976*/         OPC_MoveParent,
/*57977*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58022
/*57980*/           OPC_EmitMergeInputChains1_0,
/*57981*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57984*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57987*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57990*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57993*/           OPC_EmitInteger, MVT::i1, 0, 
/*57996*/           OPC_EmitInteger, MVT::i1, 0, 
/*57999*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58002*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58022*/         /*SwitchType*/ 42, MVT::v2f32,// ->58066
/*58024*/           OPC_EmitMergeInputChains1_0,
/*58025*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58028*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58031*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58037*/           OPC_EmitInteger, MVT::i1, 0, 
/*58040*/           OPC_EmitInteger, MVT::i1, 0, 
/*58043*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58046*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58066*/         /*SwitchType*/ 42, MVT::v4f32,// ->58110
/*58068*/           OPC_EmitMergeInputChains1_0,
/*58069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58081*/           OPC_EmitInteger, MVT::i1, 0, 
/*58084*/           OPC_EmitInteger, MVT::i1, 0, 
/*58087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58110*/         0, // EndSwitchType
/*58111*/       0, /*End of Scope*/
/*58112*/     /*Scope*/ 23|128,6/*791*/, /*->58905*/
/*58114*/       OPC_CheckChild1Integer, 78|128,3/*462*/, 
/*58117*/       OPC_RecordChild2, // #1 = $addr
/*58118*/       OPC_Scope, 27|128,1/*155*/, /*->58276*/ // 5 children in Scope
/*58121*/         OPC_CheckChild2Type, MVT::f32,
/*58123*/         OPC_RecordChild3, // #2 = $rsrc
/*58124*/         OPC_CheckChild3Type, MVT::v8i32,
/*58126*/         OPC_RecordChild4, // #3 = $sampler
/*58127*/         OPC_RecordChild5, // #4 = $dmask
/*58128*/         OPC_RecordChild6, // #5 = $unorm
/*58129*/         OPC_RecordChild7, // #6 = $glc
/*58130*/         OPC_MoveChild, 8,
/*58132*/         OPC_RecordNode, // #7 = $slc
/*58133*/         OPC_MoveParent,
/*58134*/         OPC_MoveChild, 9,
/*58136*/         OPC_RecordNode, // #8 = $lwe
/*58137*/         OPC_MoveParent,
/*58138*/         OPC_MoveChild, 10,
/*58140*/         OPC_RecordNode, // #9 = $da
/*58141*/         OPC_MoveParent,
/*58142*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58187
/*58145*/           OPC_EmitMergeInputChains1_0,
/*58146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58158*/           OPC_EmitInteger, MVT::i1, 0, 
/*58161*/           OPC_EmitInteger, MVT::i1, 0, 
/*58164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58187*/         /*SwitchType*/ 42, MVT::v2f32,// ->58231
/*58189*/           OPC_EmitMergeInputChains1_0,
/*58190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58202*/           OPC_EmitInteger, MVT::i1, 0, 
/*58205*/           OPC_EmitInteger, MVT::i1, 0, 
/*58208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58231*/         /*SwitchType*/ 42, MVT::v4f32,// ->58275
/*58233*/           OPC_EmitMergeInputChains1_0,
/*58234*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58237*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58240*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58243*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58246*/           OPC_EmitInteger, MVT::i1, 0, 
/*58249*/           OPC_EmitInteger, MVT::i1, 0, 
/*58252*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58255*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58275*/         0, // EndSwitchType
/*58276*/       /*Scope*/ 27|128,1/*155*/, /*->58433*/
/*58278*/         OPC_CheckChild2Type, MVT::v2f32,
/*58280*/         OPC_RecordChild3, // #2 = $rsrc
/*58281*/         OPC_CheckChild3Type, MVT::v8i32,
/*58283*/         OPC_RecordChild4, // #3 = $sampler
/*58284*/         OPC_RecordChild5, // #4 = $dmask
/*58285*/         OPC_RecordChild6, // #5 = $unorm
/*58286*/         OPC_RecordChild7, // #6 = $glc
/*58287*/         OPC_MoveChild, 8,
/*58289*/         OPC_RecordNode, // #7 = $slc
/*58290*/         OPC_MoveParent,
/*58291*/         OPC_MoveChild, 9,
/*58293*/         OPC_RecordNode, // #8 = $lwe
/*58294*/         OPC_MoveParent,
/*58295*/         OPC_MoveChild, 10,
/*58297*/         OPC_RecordNode, // #9 = $da
/*58298*/         OPC_MoveParent,
/*58299*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58344
/*58302*/           OPC_EmitMergeInputChains1_0,
/*58303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58315*/           OPC_EmitInteger, MVT::i1, 0, 
/*58318*/           OPC_EmitInteger, MVT::i1, 0, 
/*58321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58344*/         /*SwitchType*/ 42, MVT::v2f32,// ->58388
/*58346*/           OPC_EmitMergeInputChains1_0,
/*58347*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58353*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58359*/           OPC_EmitInteger, MVT::i1, 0, 
/*58362*/           OPC_EmitInteger, MVT::i1, 0, 
/*58365*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58368*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58388*/         /*SwitchType*/ 42, MVT::v4f32,// ->58432
/*58390*/           OPC_EmitMergeInputChains1_0,
/*58391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58403*/           OPC_EmitInteger, MVT::i1, 0, 
/*58406*/           OPC_EmitInteger, MVT::i1, 0, 
/*58409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58432*/         0, // EndSwitchType
/*58433*/       /*Scope*/ 27|128,1/*155*/, /*->58590*/
/*58435*/         OPC_CheckChild2Type, MVT::v4f32,
/*58437*/         OPC_RecordChild3, // #2 = $rsrc
/*58438*/         OPC_CheckChild3Type, MVT::v8i32,
/*58440*/         OPC_RecordChild4, // #3 = $sampler
/*58441*/         OPC_RecordChild5, // #4 = $dmask
/*58442*/         OPC_RecordChild6, // #5 = $unorm
/*58443*/         OPC_RecordChild7, // #6 = $glc
/*58444*/         OPC_MoveChild, 8,
/*58446*/         OPC_RecordNode, // #7 = $slc
/*58447*/         OPC_MoveParent,
/*58448*/         OPC_MoveChild, 9,
/*58450*/         OPC_RecordNode, // #8 = $lwe
/*58451*/         OPC_MoveParent,
/*58452*/         OPC_MoveChild, 10,
/*58454*/         OPC_RecordNode, // #9 = $da
/*58455*/         OPC_MoveParent,
/*58456*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58501
/*58459*/           OPC_EmitMergeInputChains1_0,
/*58460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58472*/           OPC_EmitInteger, MVT::i1, 0, 
/*58475*/           OPC_EmitInteger, MVT::i1, 0, 
/*58478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58501*/         /*SwitchType*/ 42, MVT::v2f32,// ->58545
/*58503*/           OPC_EmitMergeInputChains1_0,
/*58504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58516*/           OPC_EmitInteger, MVT::i1, 0, 
/*58519*/           OPC_EmitInteger, MVT::i1, 0, 
/*58522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58545*/         /*SwitchType*/ 42, MVT::v4f32,// ->58589
/*58547*/           OPC_EmitMergeInputChains1_0,
/*58548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58560*/           OPC_EmitInteger, MVT::i1, 0, 
/*58563*/           OPC_EmitInteger, MVT::i1, 0, 
/*58566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58589*/         0, // EndSwitchType
/*58590*/       /*Scope*/ 27|128,1/*155*/, /*->58747*/
/*58592*/         OPC_CheckChild2Type, MVT::v8f32,
/*58594*/         OPC_RecordChild3, // #2 = $rsrc
/*58595*/         OPC_CheckChild3Type, MVT::v8i32,
/*58597*/         OPC_RecordChild4, // #3 = $sampler
/*58598*/         OPC_RecordChild5, // #4 = $dmask
/*58599*/         OPC_RecordChild6, // #5 = $unorm
/*58600*/         OPC_RecordChild7, // #6 = $glc
/*58601*/         OPC_MoveChild, 8,
/*58603*/         OPC_RecordNode, // #7 = $slc
/*58604*/         OPC_MoveParent,
/*58605*/         OPC_MoveChild, 9,
/*58607*/         OPC_RecordNode, // #8 = $lwe
/*58608*/         OPC_MoveParent,
/*58609*/         OPC_MoveChild, 10,
/*58611*/         OPC_RecordNode, // #9 = $da
/*58612*/         OPC_MoveParent,
/*58613*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58658
/*58616*/           OPC_EmitMergeInputChains1_0,
/*58617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58629*/           OPC_EmitInteger, MVT::i1, 0, 
/*58632*/           OPC_EmitInteger, MVT::i1, 0, 
/*58635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58658*/         /*SwitchType*/ 42, MVT::v2f32,// ->58702
/*58660*/           OPC_EmitMergeInputChains1_0,
/*58661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58673*/           OPC_EmitInteger, MVT::i1, 0, 
/*58676*/           OPC_EmitInteger, MVT::i1, 0, 
/*58679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58702*/         /*SwitchType*/ 42, MVT::v4f32,// ->58746
/*58704*/           OPC_EmitMergeInputChains1_0,
/*58705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58717*/           OPC_EmitInteger, MVT::i1, 0, 
/*58720*/           OPC_EmitInteger, MVT::i1, 0, 
/*58723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58746*/         0, // EndSwitchType
/*58747*/       /*Scope*/ 27|128,1/*155*/, /*->58904*/
/*58749*/         OPC_CheckChild2Type, MVT::v16f32,
/*58751*/         OPC_RecordChild3, // #2 = $rsrc
/*58752*/         OPC_CheckChild3Type, MVT::v8i32,
/*58754*/         OPC_RecordChild4, // #3 = $sampler
/*58755*/         OPC_RecordChild5, // #4 = $dmask
/*58756*/         OPC_RecordChild6, // #5 = $unorm
/*58757*/         OPC_RecordChild7, // #6 = $glc
/*58758*/         OPC_MoveChild, 8,
/*58760*/         OPC_RecordNode, // #7 = $slc
/*58761*/         OPC_MoveParent,
/*58762*/         OPC_MoveChild, 9,
/*58764*/         OPC_RecordNode, // #8 = $lwe
/*58765*/         OPC_MoveParent,
/*58766*/         OPC_MoveChild, 10,
/*58768*/         OPC_RecordNode, // #9 = $da
/*58769*/         OPC_MoveParent,
/*58770*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58815
/*58773*/           OPC_EmitMergeInputChains1_0,
/*58774*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58777*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58780*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58783*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58786*/           OPC_EmitInteger, MVT::i1, 0, 
/*58789*/           OPC_EmitInteger, MVT::i1, 0, 
/*58792*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58795*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58798*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58815*/         /*SwitchType*/ 42, MVT::v2f32,// ->58859
/*58817*/           OPC_EmitMergeInputChains1_0,
/*58818*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58821*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58824*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58827*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58830*/           OPC_EmitInteger, MVT::i1, 0, 
/*58833*/           OPC_EmitInteger, MVT::i1, 0, 
/*58836*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58839*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58859*/         /*SwitchType*/ 42, MVT::v4f32,// ->58903
/*58861*/           OPC_EmitMergeInputChains1_0,
/*58862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58874*/           OPC_EmitInteger, MVT::i1, 0, 
/*58877*/           OPC_EmitInteger, MVT::i1, 0, 
/*58880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58903*/         0, // EndSwitchType
/*58904*/       0, /*End of Scope*/
/*58905*/     /*Scope*/ 23|128,6/*791*/, /*->59698*/
/*58907*/       OPC_CheckChild1Integer, 77|128,3/*461*/, 
/*58910*/       OPC_RecordChild2, // #1 = $addr
/*58911*/       OPC_Scope, 27|128,1/*155*/, /*->59069*/ // 5 children in Scope
/*58914*/         OPC_CheckChild2Type, MVT::f32,
/*58916*/         OPC_RecordChild3, // #2 = $rsrc
/*58917*/         OPC_CheckChild3Type, MVT::v8i32,
/*58919*/         OPC_RecordChild4, // #3 = $sampler
/*58920*/         OPC_RecordChild5, // #4 = $dmask
/*58921*/         OPC_RecordChild6, // #5 = $unorm
/*58922*/         OPC_RecordChild7, // #6 = $glc
/*58923*/         OPC_MoveChild, 8,
/*58925*/         OPC_RecordNode, // #7 = $slc
/*58926*/         OPC_MoveParent,
/*58927*/         OPC_MoveChild, 9,
/*58929*/         OPC_RecordNode, // #8 = $lwe
/*58930*/         OPC_MoveParent,
/*58931*/         OPC_MoveChild, 10,
/*58933*/         OPC_RecordNode, // #9 = $da
/*58934*/         OPC_MoveParent,
/*58935*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58980
/*58938*/           OPC_EmitMergeInputChains1_0,
/*58939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58951*/           OPC_EmitInteger, MVT::i1, 0, 
/*58954*/           OPC_EmitInteger, MVT::i1, 0, 
/*58957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58980*/         /*SwitchType*/ 42, MVT::v2f32,// ->59024
/*58982*/           OPC_EmitMergeInputChains1_0,
/*58983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58995*/           OPC_EmitInteger, MVT::i1, 0, 
/*58998*/           OPC_EmitInteger, MVT::i1, 0, 
/*59001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59024*/         /*SwitchType*/ 42, MVT::v4f32,// ->59068
/*59026*/           OPC_EmitMergeInputChains1_0,
/*59027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59030*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59033*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59036*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59039*/           OPC_EmitInteger, MVT::i1, 0, 
/*59042*/           OPC_EmitInteger, MVT::i1, 0, 
/*59045*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59048*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59068*/         0, // EndSwitchType
/*59069*/       /*Scope*/ 27|128,1/*155*/, /*->59226*/
/*59071*/         OPC_CheckChild2Type, MVT::v2f32,
/*59073*/         OPC_RecordChild3, // #2 = $rsrc
/*59074*/         OPC_CheckChild3Type, MVT::v8i32,
/*59076*/         OPC_RecordChild4, // #3 = $sampler
/*59077*/         OPC_RecordChild5, // #4 = $dmask
/*59078*/         OPC_RecordChild6, // #5 = $unorm
/*59079*/         OPC_RecordChild7, // #6 = $glc
/*59080*/         OPC_MoveChild, 8,
/*59082*/         OPC_RecordNode, // #7 = $slc
/*59083*/         OPC_MoveParent,
/*59084*/         OPC_MoveChild, 9,
/*59086*/         OPC_RecordNode, // #8 = $lwe
/*59087*/         OPC_MoveParent,
/*59088*/         OPC_MoveChild, 10,
/*59090*/         OPC_RecordNode, // #9 = $da
/*59091*/         OPC_MoveParent,
/*59092*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59137
/*59095*/           OPC_EmitMergeInputChains1_0,
/*59096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59108*/           OPC_EmitInteger, MVT::i1, 0, 
/*59111*/           OPC_EmitInteger, MVT::i1, 0, 
/*59114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59137*/         /*SwitchType*/ 42, MVT::v2f32,// ->59181
/*59139*/           OPC_EmitMergeInputChains1_0,
/*59140*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59149*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59152*/           OPC_EmitInteger, MVT::i1, 0, 
/*59155*/           OPC_EmitInteger, MVT::i1, 0, 
/*59158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59161*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59181*/         /*SwitchType*/ 42, MVT::v4f32,// ->59225
/*59183*/           OPC_EmitMergeInputChains1_0,
/*59184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59196*/           OPC_EmitInteger, MVT::i1, 0, 
/*59199*/           OPC_EmitInteger, MVT::i1, 0, 
/*59202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59225*/         0, // EndSwitchType
/*59226*/       /*Scope*/ 27|128,1/*155*/, /*->59383*/
/*59228*/         OPC_CheckChild2Type, MVT::v4f32,
/*59230*/         OPC_RecordChild3, // #2 = $rsrc
/*59231*/         OPC_CheckChild3Type, MVT::v8i32,
/*59233*/         OPC_RecordChild4, // #3 = $sampler
/*59234*/         OPC_RecordChild5, // #4 = $dmask
/*59235*/         OPC_RecordChild6, // #5 = $unorm
/*59236*/         OPC_RecordChild7, // #6 = $glc
/*59237*/         OPC_MoveChild, 8,
/*59239*/         OPC_RecordNode, // #7 = $slc
/*59240*/         OPC_MoveParent,
/*59241*/         OPC_MoveChild, 9,
/*59243*/         OPC_RecordNode, // #8 = $lwe
/*59244*/         OPC_MoveParent,
/*59245*/         OPC_MoveChild, 10,
/*59247*/         OPC_RecordNode, // #9 = $da
/*59248*/         OPC_MoveParent,
/*59249*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59294
/*59252*/           OPC_EmitMergeInputChains1_0,
/*59253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59265*/           OPC_EmitInteger, MVT::i1, 0, 
/*59268*/           OPC_EmitInteger, MVT::i1, 0, 
/*59271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59294*/         /*SwitchType*/ 42, MVT::v2f32,// ->59338
/*59296*/           OPC_EmitMergeInputChains1_0,
/*59297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59309*/           OPC_EmitInteger, MVT::i1, 0, 
/*59312*/           OPC_EmitInteger, MVT::i1, 0, 
/*59315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59338*/         /*SwitchType*/ 42, MVT::v4f32,// ->59382
/*59340*/           OPC_EmitMergeInputChains1_0,
/*59341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59353*/           OPC_EmitInteger, MVT::i1, 0, 
/*59356*/           OPC_EmitInteger, MVT::i1, 0, 
/*59359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59382*/         0, // EndSwitchType
/*59383*/       /*Scope*/ 27|128,1/*155*/, /*->59540*/
/*59385*/         OPC_CheckChild2Type, MVT::v8f32,
/*59387*/         OPC_RecordChild3, // #2 = $rsrc
/*59388*/         OPC_CheckChild3Type, MVT::v8i32,
/*59390*/         OPC_RecordChild4, // #3 = $sampler
/*59391*/         OPC_RecordChild5, // #4 = $dmask
/*59392*/         OPC_RecordChild6, // #5 = $unorm
/*59393*/         OPC_RecordChild7, // #6 = $glc
/*59394*/         OPC_MoveChild, 8,
/*59396*/         OPC_RecordNode, // #7 = $slc
/*59397*/         OPC_MoveParent,
/*59398*/         OPC_MoveChild, 9,
/*59400*/         OPC_RecordNode, // #8 = $lwe
/*59401*/         OPC_MoveParent,
/*59402*/         OPC_MoveChild, 10,
/*59404*/         OPC_RecordNode, // #9 = $da
/*59405*/         OPC_MoveParent,
/*59406*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59451
/*59409*/           OPC_EmitMergeInputChains1_0,
/*59410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59422*/           OPC_EmitInteger, MVT::i1, 0, 
/*59425*/           OPC_EmitInteger, MVT::i1, 0, 
/*59428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59451*/         /*SwitchType*/ 42, MVT::v2f32,// ->59495
/*59453*/           OPC_EmitMergeInputChains1_0,
/*59454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59466*/           OPC_EmitInteger, MVT::i1, 0, 
/*59469*/           OPC_EmitInteger, MVT::i1, 0, 
/*59472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59495*/         /*SwitchType*/ 42, MVT::v4f32,// ->59539
/*59497*/           OPC_EmitMergeInputChains1_0,
/*59498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59510*/           OPC_EmitInteger, MVT::i1, 0, 
/*59513*/           OPC_EmitInteger, MVT::i1, 0, 
/*59516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59539*/         0, // EndSwitchType
/*59540*/       /*Scope*/ 27|128,1/*155*/, /*->59697*/
/*59542*/         OPC_CheckChild2Type, MVT::v16f32,
/*59544*/         OPC_RecordChild3, // #2 = $rsrc
/*59545*/         OPC_CheckChild3Type, MVT::v8i32,
/*59547*/         OPC_RecordChild4, // #3 = $sampler
/*59548*/         OPC_RecordChild5, // #4 = $dmask
/*59549*/         OPC_RecordChild6, // #5 = $unorm
/*59550*/         OPC_RecordChild7, // #6 = $glc
/*59551*/         OPC_MoveChild, 8,
/*59553*/         OPC_RecordNode, // #7 = $slc
/*59554*/         OPC_MoveParent,
/*59555*/         OPC_MoveChild, 9,
/*59557*/         OPC_RecordNode, // #8 = $lwe
/*59558*/         OPC_MoveParent,
/*59559*/         OPC_MoveChild, 10,
/*59561*/         OPC_RecordNode, // #9 = $da
/*59562*/         OPC_MoveParent,
/*59563*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59608
/*59566*/           OPC_EmitMergeInputChains1_0,
/*59567*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59570*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59573*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59576*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59579*/           OPC_EmitInteger, MVT::i1, 0, 
/*59582*/           OPC_EmitInteger, MVT::i1, 0, 
/*59585*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59588*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59591*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59608*/         /*SwitchType*/ 42, MVT::v2f32,// ->59652
/*59610*/           OPC_EmitMergeInputChains1_0,
/*59611*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59614*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59623*/           OPC_EmitInteger, MVT::i1, 0, 
/*59626*/           OPC_EmitInteger, MVT::i1, 0, 
/*59629*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59632*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59635*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59652*/         /*SwitchType*/ 42, MVT::v4f32,// ->59696
/*59654*/           OPC_EmitMergeInputChains1_0,
/*59655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59667*/           OPC_EmitInteger, MVT::i1, 0, 
/*59670*/           OPC_EmitInteger, MVT::i1, 0, 
/*59673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59696*/         0, // EndSwitchType
/*59697*/       0, /*End of Scope*/
/*59698*/     /*Scope*/ 23|128,6/*791*/, /*->60491*/
/*59700*/       OPC_CheckChild1Integer, 92|128,3/*476*/, 
/*59703*/       OPC_RecordChild2, // #1 = $addr
/*59704*/       OPC_Scope, 27|128,1/*155*/, /*->59862*/ // 5 children in Scope
/*59707*/         OPC_CheckChild2Type, MVT::f32,
/*59709*/         OPC_RecordChild3, // #2 = $rsrc
/*59710*/         OPC_CheckChild3Type, MVT::v8i32,
/*59712*/         OPC_RecordChild4, // #3 = $sampler
/*59713*/         OPC_RecordChild5, // #4 = $dmask
/*59714*/         OPC_RecordChild6, // #5 = $unorm
/*59715*/         OPC_RecordChild7, // #6 = $glc
/*59716*/         OPC_MoveChild, 8,
/*59718*/         OPC_RecordNode, // #7 = $slc
/*59719*/         OPC_MoveParent,
/*59720*/         OPC_MoveChild, 9,
/*59722*/         OPC_RecordNode, // #8 = $lwe
/*59723*/         OPC_MoveParent,
/*59724*/         OPC_MoveChild, 10,
/*59726*/         OPC_RecordNode, // #9 = $da
/*59727*/         OPC_MoveParent,
/*59728*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59773
/*59731*/           OPC_EmitMergeInputChains1_0,
/*59732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59744*/           OPC_EmitInteger, MVT::i1, 0, 
/*59747*/           OPC_EmitInteger, MVT::i1, 0, 
/*59750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59773*/         /*SwitchType*/ 42, MVT::v2f32,// ->59817
/*59775*/           OPC_EmitMergeInputChains1_0,
/*59776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59788*/           OPC_EmitInteger, MVT::i1, 0, 
/*59791*/           OPC_EmitInteger, MVT::i1, 0, 
/*59794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59817*/         /*SwitchType*/ 42, MVT::v4f32,// ->59861
/*59819*/           OPC_EmitMergeInputChains1_0,
/*59820*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59823*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59826*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59829*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59832*/           OPC_EmitInteger, MVT::i1, 0, 
/*59835*/           OPC_EmitInteger, MVT::i1, 0, 
/*59838*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59841*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59844*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59861*/         0, // EndSwitchType
/*59862*/       /*Scope*/ 27|128,1/*155*/, /*->60019*/
/*59864*/         OPC_CheckChild2Type, MVT::v2f32,
/*59866*/         OPC_RecordChild3, // #2 = $rsrc
/*59867*/         OPC_CheckChild3Type, MVT::v8i32,
/*59869*/         OPC_RecordChild4, // #3 = $sampler
/*59870*/         OPC_RecordChild5, // #4 = $dmask
/*59871*/         OPC_RecordChild6, // #5 = $unorm
/*59872*/         OPC_RecordChild7, // #6 = $glc
/*59873*/         OPC_MoveChild, 8,
/*59875*/         OPC_RecordNode, // #7 = $slc
/*59876*/         OPC_MoveParent,
/*59877*/         OPC_MoveChild, 9,
/*59879*/         OPC_RecordNode, // #8 = $lwe
/*59880*/         OPC_MoveParent,
/*59881*/         OPC_MoveChild, 10,
/*59883*/         OPC_RecordNode, // #9 = $da
/*59884*/         OPC_MoveParent,
/*59885*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59930
/*59888*/           OPC_EmitMergeInputChains1_0,
/*59889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59901*/           OPC_EmitInteger, MVT::i1, 0, 
/*59904*/           OPC_EmitInteger, MVT::i1, 0, 
/*59907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59930*/         /*SwitchType*/ 42, MVT::v2f32,// ->59974
/*59932*/           OPC_EmitMergeInputChains1_0,
/*59933*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59936*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59939*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59942*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59945*/           OPC_EmitInteger, MVT::i1, 0, 
/*59948*/           OPC_EmitInteger, MVT::i1, 0, 
/*59951*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59954*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59974*/         /*SwitchType*/ 42, MVT::v4f32,// ->60018
/*59976*/           OPC_EmitMergeInputChains1_0,
/*59977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59989*/           OPC_EmitInteger, MVT::i1, 0, 
/*59992*/           OPC_EmitInteger, MVT::i1, 0, 
/*59995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60018*/         0, // EndSwitchType
/*60019*/       /*Scope*/ 27|128,1/*155*/, /*->60176*/
/*60021*/         OPC_CheckChild2Type, MVT::v4f32,
/*60023*/         OPC_RecordChild3, // #2 = $rsrc
/*60024*/         OPC_CheckChild3Type, MVT::v8i32,
/*60026*/         OPC_RecordChild4, // #3 = $sampler
/*60027*/         OPC_RecordChild5, // #4 = $dmask
/*60028*/         OPC_RecordChild6, // #5 = $unorm
/*60029*/         OPC_RecordChild7, // #6 = $glc
/*60030*/         OPC_MoveChild, 8,
/*60032*/         OPC_RecordNode, // #7 = $slc
/*60033*/         OPC_MoveParent,
/*60034*/         OPC_MoveChild, 9,
/*60036*/         OPC_RecordNode, // #8 = $lwe
/*60037*/         OPC_MoveParent,
/*60038*/         OPC_MoveChild, 10,
/*60040*/         OPC_RecordNode, // #9 = $da
/*60041*/         OPC_MoveParent,
/*60042*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60087
/*60045*/           OPC_EmitMergeInputChains1_0,
/*60046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60058*/           OPC_EmitInteger, MVT::i1, 0, 
/*60061*/           OPC_EmitInteger, MVT::i1, 0, 
/*60064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60087*/         /*SwitchType*/ 42, MVT::v2f32,// ->60131
/*60089*/           OPC_EmitMergeInputChains1_0,
/*60090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60102*/           OPC_EmitInteger, MVT::i1, 0, 
/*60105*/           OPC_EmitInteger, MVT::i1, 0, 
/*60108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60131*/         /*SwitchType*/ 42, MVT::v4f32,// ->60175
/*60133*/           OPC_EmitMergeInputChains1_0,
/*60134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60146*/           OPC_EmitInteger, MVT::i1, 0, 
/*60149*/           OPC_EmitInteger, MVT::i1, 0, 
/*60152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60175*/         0, // EndSwitchType
/*60176*/       /*Scope*/ 27|128,1/*155*/, /*->60333*/
/*60178*/         OPC_CheckChild2Type, MVT::v8f32,
/*60180*/         OPC_RecordChild3, // #2 = $rsrc
/*60181*/         OPC_CheckChild3Type, MVT::v8i32,
/*60183*/         OPC_RecordChild4, // #3 = $sampler
/*60184*/         OPC_RecordChild5, // #4 = $dmask
/*60185*/         OPC_RecordChild6, // #5 = $unorm
/*60186*/         OPC_RecordChild7, // #6 = $glc
/*60187*/         OPC_MoveChild, 8,
/*60189*/         OPC_RecordNode, // #7 = $slc
/*60190*/         OPC_MoveParent,
/*60191*/         OPC_MoveChild, 9,
/*60193*/         OPC_RecordNode, // #8 = $lwe
/*60194*/         OPC_MoveParent,
/*60195*/         OPC_MoveChild, 10,
/*60197*/         OPC_RecordNode, // #9 = $da
/*60198*/         OPC_MoveParent,
/*60199*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60244
/*60202*/           OPC_EmitMergeInputChains1_0,
/*60203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60215*/           OPC_EmitInteger, MVT::i1, 0, 
/*60218*/           OPC_EmitInteger, MVT::i1, 0, 
/*60221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60244*/         /*SwitchType*/ 42, MVT::v2f32,// ->60288
/*60246*/           OPC_EmitMergeInputChains1_0,
/*60247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60259*/           OPC_EmitInteger, MVT::i1, 0, 
/*60262*/           OPC_EmitInteger, MVT::i1, 0, 
/*60265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60288*/         /*SwitchType*/ 42, MVT::v4f32,// ->60332
/*60290*/           OPC_EmitMergeInputChains1_0,
/*60291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60303*/           OPC_EmitInteger, MVT::i1, 0, 
/*60306*/           OPC_EmitInteger, MVT::i1, 0, 
/*60309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60332*/         0, // EndSwitchType
/*60333*/       /*Scope*/ 27|128,1/*155*/, /*->60490*/
/*60335*/         OPC_CheckChild2Type, MVT::v16f32,
/*60337*/         OPC_RecordChild3, // #2 = $rsrc
/*60338*/         OPC_CheckChild3Type, MVT::v8i32,
/*60340*/         OPC_RecordChild4, // #3 = $sampler
/*60341*/         OPC_RecordChild5, // #4 = $dmask
/*60342*/         OPC_RecordChild6, // #5 = $unorm
/*60343*/         OPC_RecordChild7, // #6 = $glc
/*60344*/         OPC_MoveChild, 8,
/*60346*/         OPC_RecordNode, // #7 = $slc
/*60347*/         OPC_MoveParent,
/*60348*/         OPC_MoveChild, 9,
/*60350*/         OPC_RecordNode, // #8 = $lwe
/*60351*/         OPC_MoveParent,
/*60352*/         OPC_MoveChild, 10,
/*60354*/         OPC_RecordNode, // #9 = $da
/*60355*/         OPC_MoveParent,
/*60356*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60401
/*60359*/           OPC_EmitMergeInputChains1_0,
/*60360*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60363*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60366*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60369*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60372*/           OPC_EmitInteger, MVT::i1, 0, 
/*60375*/           OPC_EmitInteger, MVT::i1, 0, 
/*60378*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60381*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60401*/         /*SwitchType*/ 42, MVT::v2f32,// ->60445
/*60403*/           OPC_EmitMergeInputChains1_0,
/*60404*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60407*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60410*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60413*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60416*/           OPC_EmitInteger, MVT::i1, 0, 
/*60419*/           OPC_EmitInteger, MVT::i1, 0, 
/*60422*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60425*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60428*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60445*/         /*SwitchType*/ 42, MVT::v4f32,// ->60489
/*60447*/           OPC_EmitMergeInputChains1_0,
/*60448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60460*/           OPC_EmitInteger, MVT::i1, 0, 
/*60463*/           OPC_EmitInteger, MVT::i1, 0, 
/*60466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60489*/         0, // EndSwitchType
/*60490*/       0, /*End of Scope*/
/*60491*/     /*Scope*/ 23|128,6/*791*/, /*->61284*/
/*60493*/       OPC_CheckChild1Integer, 82|128,3/*466*/, 
/*60496*/       OPC_RecordChild2, // #1 = $addr
/*60497*/       OPC_Scope, 27|128,1/*155*/, /*->60655*/ // 5 children in Scope
/*60500*/         OPC_CheckChild2Type, MVT::f32,
/*60502*/         OPC_RecordChild3, // #2 = $rsrc
/*60503*/         OPC_CheckChild3Type, MVT::v8i32,
/*60505*/         OPC_RecordChild4, // #3 = $sampler
/*60506*/         OPC_RecordChild5, // #4 = $dmask
/*60507*/         OPC_RecordChild6, // #5 = $unorm
/*60508*/         OPC_RecordChild7, // #6 = $glc
/*60509*/         OPC_MoveChild, 8,
/*60511*/         OPC_RecordNode, // #7 = $slc
/*60512*/         OPC_MoveParent,
/*60513*/         OPC_MoveChild, 9,
/*60515*/         OPC_RecordNode, // #8 = $lwe
/*60516*/         OPC_MoveParent,
/*60517*/         OPC_MoveChild, 10,
/*60519*/         OPC_RecordNode, // #9 = $da
/*60520*/         OPC_MoveParent,
/*60521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60566
/*60524*/           OPC_EmitMergeInputChains1_0,
/*60525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60537*/           OPC_EmitInteger, MVT::i1, 0, 
/*60540*/           OPC_EmitInteger, MVT::i1, 0, 
/*60543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60566*/         /*SwitchType*/ 42, MVT::v2f32,// ->60610
/*60568*/           OPC_EmitMergeInputChains1_0,
/*60569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60581*/           OPC_EmitInteger, MVT::i1, 0, 
/*60584*/           OPC_EmitInteger, MVT::i1, 0, 
/*60587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60610*/         /*SwitchType*/ 42, MVT::v4f32,// ->60654
/*60612*/           OPC_EmitMergeInputChains1_0,
/*60613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60625*/           OPC_EmitInteger, MVT::i1, 0, 
/*60628*/           OPC_EmitInteger, MVT::i1, 0, 
/*60631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60654*/         0, // EndSwitchType
/*60655*/       /*Scope*/ 27|128,1/*155*/, /*->60812*/
/*60657*/         OPC_CheckChild2Type, MVT::v2f32,
/*60659*/         OPC_RecordChild3, // #2 = $rsrc
/*60660*/         OPC_CheckChild3Type, MVT::v8i32,
/*60662*/         OPC_RecordChild4, // #3 = $sampler
/*60663*/         OPC_RecordChild5, // #4 = $dmask
/*60664*/         OPC_RecordChild6, // #5 = $unorm
/*60665*/         OPC_RecordChild7, // #6 = $glc
/*60666*/         OPC_MoveChild, 8,
/*60668*/         OPC_RecordNode, // #7 = $slc
/*60669*/         OPC_MoveParent,
/*60670*/         OPC_MoveChild, 9,
/*60672*/         OPC_RecordNode, // #8 = $lwe
/*60673*/         OPC_MoveParent,
/*60674*/         OPC_MoveChild, 10,
/*60676*/         OPC_RecordNode, // #9 = $da
/*60677*/         OPC_MoveParent,
/*60678*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60723
/*60681*/           OPC_EmitMergeInputChains1_0,
/*60682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60694*/           OPC_EmitInteger, MVT::i1, 0, 
/*60697*/           OPC_EmitInteger, MVT::i1, 0, 
/*60700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60723*/         /*SwitchType*/ 42, MVT::v2f32,// ->60767
/*60725*/           OPC_EmitMergeInputChains1_0,
/*60726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60738*/           OPC_EmitInteger, MVT::i1, 0, 
/*60741*/           OPC_EmitInteger, MVT::i1, 0, 
/*60744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60767*/         /*SwitchType*/ 42, MVT::v4f32,// ->60811
/*60769*/           OPC_EmitMergeInputChains1_0,
/*60770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60782*/           OPC_EmitInteger, MVT::i1, 0, 
/*60785*/           OPC_EmitInteger, MVT::i1, 0, 
/*60788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60811*/         0, // EndSwitchType
/*60812*/       /*Scope*/ 27|128,1/*155*/, /*->60969*/
/*60814*/         OPC_CheckChild2Type, MVT::v4f32,
/*60816*/         OPC_RecordChild3, // #2 = $rsrc
/*60817*/         OPC_CheckChild3Type, MVT::v8i32,
/*60819*/         OPC_RecordChild4, // #3 = $sampler
/*60820*/         OPC_RecordChild5, // #4 = $dmask
/*60821*/         OPC_RecordChild6, // #5 = $unorm
/*60822*/         OPC_RecordChild7, // #6 = $glc
/*60823*/         OPC_MoveChild, 8,
/*60825*/         OPC_RecordNode, // #7 = $slc
/*60826*/         OPC_MoveParent,
/*60827*/         OPC_MoveChild, 9,
/*60829*/         OPC_RecordNode, // #8 = $lwe
/*60830*/         OPC_MoveParent,
/*60831*/         OPC_MoveChild, 10,
/*60833*/         OPC_RecordNode, // #9 = $da
/*60834*/         OPC_MoveParent,
/*60835*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60880
/*60838*/           OPC_EmitMergeInputChains1_0,
/*60839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60851*/           OPC_EmitInteger, MVT::i1, 0, 
/*60854*/           OPC_EmitInteger, MVT::i1, 0, 
/*60857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60880*/         /*SwitchType*/ 42, MVT::v2f32,// ->60924
/*60882*/           OPC_EmitMergeInputChains1_0,
/*60883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60895*/           OPC_EmitInteger, MVT::i1, 0, 
/*60898*/           OPC_EmitInteger, MVT::i1, 0, 
/*60901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60924*/         /*SwitchType*/ 42, MVT::v4f32,// ->60968
/*60926*/           OPC_EmitMergeInputChains1_0,
/*60927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60939*/           OPC_EmitInteger, MVT::i1, 0, 
/*60942*/           OPC_EmitInteger, MVT::i1, 0, 
/*60945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60968*/         0, // EndSwitchType
/*60969*/       /*Scope*/ 27|128,1/*155*/, /*->61126*/
/*60971*/         OPC_CheckChild2Type, MVT::v8f32,
/*60973*/         OPC_RecordChild3, // #2 = $rsrc
/*60974*/         OPC_CheckChild3Type, MVT::v8i32,
/*60976*/         OPC_RecordChild4, // #3 = $sampler
/*60977*/         OPC_RecordChild5, // #4 = $dmask
/*60978*/         OPC_RecordChild6, // #5 = $unorm
/*60979*/         OPC_RecordChild7, // #6 = $glc
/*60980*/         OPC_MoveChild, 8,
/*60982*/         OPC_RecordNode, // #7 = $slc
/*60983*/         OPC_MoveParent,
/*60984*/         OPC_MoveChild, 9,
/*60986*/         OPC_RecordNode, // #8 = $lwe
/*60987*/         OPC_MoveParent,
/*60988*/         OPC_MoveChild, 10,
/*60990*/         OPC_RecordNode, // #9 = $da
/*60991*/         OPC_MoveParent,
/*60992*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61037
/*60995*/           OPC_EmitMergeInputChains1_0,
/*60996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61008*/           OPC_EmitInteger, MVT::i1, 0, 
/*61011*/           OPC_EmitInteger, MVT::i1, 0, 
/*61014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61037*/         /*SwitchType*/ 42, MVT::v2f32,// ->61081
/*61039*/           OPC_EmitMergeInputChains1_0,
/*61040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61052*/           OPC_EmitInteger, MVT::i1, 0, 
/*61055*/           OPC_EmitInteger, MVT::i1, 0, 
/*61058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61081*/         /*SwitchType*/ 42, MVT::v4f32,// ->61125
/*61083*/           OPC_EmitMergeInputChains1_0,
/*61084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61096*/           OPC_EmitInteger, MVT::i1, 0, 
/*61099*/           OPC_EmitInteger, MVT::i1, 0, 
/*61102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61125*/         0, // EndSwitchType
/*61126*/       /*Scope*/ 27|128,1/*155*/, /*->61283*/
/*61128*/         OPC_CheckChild2Type, MVT::v16f32,
/*61130*/         OPC_RecordChild3, // #2 = $rsrc
/*61131*/         OPC_CheckChild3Type, MVT::v8i32,
/*61133*/         OPC_RecordChild4, // #3 = $sampler
/*61134*/         OPC_RecordChild5, // #4 = $dmask
/*61135*/         OPC_RecordChild6, // #5 = $unorm
/*61136*/         OPC_RecordChild7, // #6 = $glc
/*61137*/         OPC_MoveChild, 8,
/*61139*/         OPC_RecordNode, // #7 = $slc
/*61140*/         OPC_MoveParent,
/*61141*/         OPC_MoveChild, 9,
/*61143*/         OPC_RecordNode, // #8 = $lwe
/*61144*/         OPC_MoveParent,
/*61145*/         OPC_MoveChild, 10,
/*61147*/         OPC_RecordNode, // #9 = $da
/*61148*/         OPC_MoveParent,
/*61149*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61194
/*61152*/           OPC_EmitMergeInputChains1_0,
/*61153*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61162*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61165*/           OPC_EmitInteger, MVT::i1, 0, 
/*61168*/           OPC_EmitInteger, MVT::i1, 0, 
/*61171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61174*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61194*/         /*SwitchType*/ 42, MVT::v2f32,// ->61238
/*61196*/           OPC_EmitMergeInputChains1_0,
/*61197*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61203*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61206*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61209*/           OPC_EmitInteger, MVT::i1, 0, 
/*61212*/           OPC_EmitInteger, MVT::i1, 0, 
/*61215*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61218*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61238*/         /*SwitchType*/ 42, MVT::v4f32,// ->61282
/*61240*/           OPC_EmitMergeInputChains1_0,
/*61241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61253*/           OPC_EmitInteger, MVT::i1, 0, 
/*61256*/           OPC_EmitInteger, MVT::i1, 0, 
/*61259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61282*/         0, // EndSwitchType
/*61283*/       0, /*End of Scope*/
/*61284*/     /*Scope*/ 23|128,6/*791*/, /*->62077*/
/*61286*/       OPC_CheckChild1Integer, 81|128,3/*465*/, 
/*61289*/       OPC_RecordChild2, // #1 = $addr
/*61290*/       OPC_Scope, 27|128,1/*155*/, /*->61448*/ // 5 children in Scope
/*61293*/         OPC_CheckChild2Type, MVT::f32,
/*61295*/         OPC_RecordChild3, // #2 = $rsrc
/*61296*/         OPC_CheckChild3Type, MVT::v8i32,
/*61298*/         OPC_RecordChild4, // #3 = $sampler
/*61299*/         OPC_RecordChild5, // #4 = $dmask
/*61300*/         OPC_RecordChild6, // #5 = $unorm
/*61301*/         OPC_RecordChild7, // #6 = $glc
/*61302*/         OPC_MoveChild, 8,
/*61304*/         OPC_RecordNode, // #7 = $slc
/*61305*/         OPC_MoveParent,
/*61306*/         OPC_MoveChild, 9,
/*61308*/         OPC_RecordNode, // #8 = $lwe
/*61309*/         OPC_MoveParent,
/*61310*/         OPC_MoveChild, 10,
/*61312*/         OPC_RecordNode, // #9 = $da
/*61313*/         OPC_MoveParent,
/*61314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61359
/*61317*/           OPC_EmitMergeInputChains1_0,
/*61318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61330*/           OPC_EmitInteger, MVT::i1, 0, 
/*61333*/           OPC_EmitInteger, MVT::i1, 0, 
/*61336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61359*/         /*SwitchType*/ 42, MVT::v2f32,// ->61403
/*61361*/           OPC_EmitMergeInputChains1_0,
/*61362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61374*/           OPC_EmitInteger, MVT::i1, 0, 
/*61377*/           OPC_EmitInteger, MVT::i1, 0, 
/*61380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61403*/         /*SwitchType*/ 42, MVT::v4f32,// ->61447
/*61405*/           OPC_EmitMergeInputChains1_0,
/*61406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61418*/           OPC_EmitInteger, MVT::i1, 0, 
/*61421*/           OPC_EmitInteger, MVT::i1, 0, 
/*61424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61447*/         0, // EndSwitchType
/*61448*/       /*Scope*/ 27|128,1/*155*/, /*->61605*/
/*61450*/         OPC_CheckChild2Type, MVT::v2f32,
/*61452*/         OPC_RecordChild3, // #2 = $rsrc
/*61453*/         OPC_CheckChild3Type, MVT::v8i32,
/*61455*/         OPC_RecordChild4, // #3 = $sampler
/*61456*/         OPC_RecordChild5, // #4 = $dmask
/*61457*/         OPC_RecordChild6, // #5 = $unorm
/*61458*/         OPC_RecordChild7, // #6 = $glc
/*61459*/         OPC_MoveChild, 8,
/*61461*/         OPC_RecordNode, // #7 = $slc
/*61462*/         OPC_MoveParent,
/*61463*/         OPC_MoveChild, 9,
/*61465*/         OPC_RecordNode, // #8 = $lwe
/*61466*/         OPC_MoveParent,
/*61467*/         OPC_MoveChild, 10,
/*61469*/         OPC_RecordNode, // #9 = $da
/*61470*/         OPC_MoveParent,
/*61471*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61516
/*61474*/           OPC_EmitMergeInputChains1_0,
/*61475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61487*/           OPC_EmitInteger, MVT::i1, 0, 
/*61490*/           OPC_EmitInteger, MVT::i1, 0, 
/*61493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61516*/         /*SwitchType*/ 42, MVT::v2f32,// ->61560
/*61518*/           OPC_EmitMergeInputChains1_0,
/*61519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61531*/           OPC_EmitInteger, MVT::i1, 0, 
/*61534*/           OPC_EmitInteger, MVT::i1, 0, 
/*61537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61560*/         /*SwitchType*/ 42, MVT::v4f32,// ->61604
/*61562*/           OPC_EmitMergeInputChains1_0,
/*61563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61575*/           OPC_EmitInteger, MVT::i1, 0, 
/*61578*/           OPC_EmitInteger, MVT::i1, 0, 
/*61581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61604*/         0, // EndSwitchType
/*61605*/       /*Scope*/ 27|128,1/*155*/, /*->61762*/
/*61607*/         OPC_CheckChild2Type, MVT::v4f32,
/*61609*/         OPC_RecordChild3, // #2 = $rsrc
/*61610*/         OPC_CheckChild3Type, MVT::v8i32,
/*61612*/         OPC_RecordChild4, // #3 = $sampler
/*61613*/         OPC_RecordChild5, // #4 = $dmask
/*61614*/         OPC_RecordChild6, // #5 = $unorm
/*61615*/         OPC_RecordChild7, // #6 = $glc
/*61616*/         OPC_MoveChild, 8,
/*61618*/         OPC_RecordNode, // #7 = $slc
/*61619*/         OPC_MoveParent,
/*61620*/         OPC_MoveChild, 9,
/*61622*/         OPC_RecordNode, // #8 = $lwe
/*61623*/         OPC_MoveParent,
/*61624*/         OPC_MoveChild, 10,
/*61626*/         OPC_RecordNode, // #9 = $da
/*61627*/         OPC_MoveParent,
/*61628*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61673
/*61631*/           OPC_EmitMergeInputChains1_0,
/*61632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61644*/           OPC_EmitInteger, MVT::i1, 0, 
/*61647*/           OPC_EmitInteger, MVT::i1, 0, 
/*61650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61673*/         /*SwitchType*/ 42, MVT::v2f32,// ->61717
/*61675*/           OPC_EmitMergeInputChains1_0,
/*61676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61688*/           OPC_EmitInteger, MVT::i1, 0, 
/*61691*/           OPC_EmitInteger, MVT::i1, 0, 
/*61694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61717*/         /*SwitchType*/ 42, MVT::v4f32,// ->61761
/*61719*/           OPC_EmitMergeInputChains1_0,
/*61720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61732*/           OPC_EmitInteger, MVT::i1, 0, 
/*61735*/           OPC_EmitInteger, MVT::i1, 0, 
/*61738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61761*/         0, // EndSwitchType
/*61762*/       /*Scope*/ 27|128,1/*155*/, /*->61919*/
/*61764*/         OPC_CheckChild2Type, MVT::v8f32,
/*61766*/         OPC_RecordChild3, // #2 = $rsrc
/*61767*/         OPC_CheckChild3Type, MVT::v8i32,
/*61769*/         OPC_RecordChild4, // #3 = $sampler
/*61770*/         OPC_RecordChild5, // #4 = $dmask
/*61771*/         OPC_RecordChild6, // #5 = $unorm
/*61772*/         OPC_RecordChild7, // #6 = $glc
/*61773*/         OPC_MoveChild, 8,
/*61775*/         OPC_RecordNode, // #7 = $slc
/*61776*/         OPC_MoveParent,
/*61777*/         OPC_MoveChild, 9,
/*61779*/         OPC_RecordNode, // #8 = $lwe
/*61780*/         OPC_MoveParent,
/*61781*/         OPC_MoveChild, 10,
/*61783*/         OPC_RecordNode, // #9 = $da
/*61784*/         OPC_MoveParent,
/*61785*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61830
/*61788*/           OPC_EmitMergeInputChains1_0,
/*61789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61801*/           OPC_EmitInteger, MVT::i1, 0, 
/*61804*/           OPC_EmitInteger, MVT::i1, 0, 
/*61807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61830*/         /*SwitchType*/ 42, MVT::v2f32,// ->61874
/*61832*/           OPC_EmitMergeInputChains1_0,
/*61833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61845*/           OPC_EmitInteger, MVT::i1, 0, 
/*61848*/           OPC_EmitInteger, MVT::i1, 0, 
/*61851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61874*/         /*SwitchType*/ 42, MVT::v4f32,// ->61918
/*61876*/           OPC_EmitMergeInputChains1_0,
/*61877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61889*/           OPC_EmitInteger, MVT::i1, 0, 
/*61892*/           OPC_EmitInteger, MVT::i1, 0, 
/*61895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61918*/         0, // EndSwitchType
/*61919*/       /*Scope*/ 27|128,1/*155*/, /*->62076*/
/*61921*/         OPC_CheckChild2Type, MVT::v16f32,
/*61923*/         OPC_RecordChild3, // #2 = $rsrc
/*61924*/         OPC_CheckChild3Type, MVT::v8i32,
/*61926*/         OPC_RecordChild4, // #3 = $sampler
/*61927*/         OPC_RecordChild5, // #4 = $dmask
/*61928*/         OPC_RecordChild6, // #5 = $unorm
/*61929*/         OPC_RecordChild7, // #6 = $glc
/*61930*/         OPC_MoveChild, 8,
/*61932*/         OPC_RecordNode, // #7 = $slc
/*61933*/         OPC_MoveParent,
/*61934*/         OPC_MoveChild, 9,
/*61936*/         OPC_RecordNode, // #8 = $lwe
/*61937*/         OPC_MoveParent,
/*61938*/         OPC_MoveChild, 10,
/*61940*/         OPC_RecordNode, // #9 = $da
/*61941*/         OPC_MoveParent,
/*61942*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61987
/*61945*/           OPC_EmitMergeInputChains1_0,
/*61946*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61949*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61958*/           OPC_EmitInteger, MVT::i1, 0, 
/*61961*/           OPC_EmitInteger, MVT::i1, 0, 
/*61964*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61967*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61987*/         /*SwitchType*/ 42, MVT::v2f32,// ->62031
/*61989*/           OPC_EmitMergeInputChains1_0,
/*61990*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61993*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61996*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61999*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62002*/           OPC_EmitInteger, MVT::i1, 0, 
/*62005*/           OPC_EmitInteger, MVT::i1, 0, 
/*62008*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62011*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62031*/         /*SwitchType*/ 42, MVT::v4f32,// ->62075
/*62033*/           OPC_EmitMergeInputChains1_0,
/*62034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62046*/           OPC_EmitInteger, MVT::i1, 0, 
/*62049*/           OPC_EmitInteger, MVT::i1, 0, 
/*62052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62075*/         0, // EndSwitchType
/*62076*/       0, /*End of Scope*/
/*62077*/     /*Scope*/ 23|128,6/*791*/, /*->62870*/
/*62079*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*62082*/       OPC_RecordChild2, // #1 = $addr
/*62083*/       OPC_Scope, 27|128,1/*155*/, /*->62241*/ // 5 children in Scope
/*62086*/         OPC_CheckChild2Type, MVT::f32,
/*62088*/         OPC_RecordChild3, // #2 = $rsrc
/*62089*/         OPC_CheckChild3Type, MVT::v8i32,
/*62091*/         OPC_RecordChild4, // #3 = $sampler
/*62092*/         OPC_RecordChild5, // #4 = $dmask
/*62093*/         OPC_RecordChild6, // #5 = $unorm
/*62094*/         OPC_RecordChild7, // #6 = $glc
/*62095*/         OPC_MoveChild, 8,
/*62097*/         OPC_RecordNode, // #7 = $slc
/*62098*/         OPC_MoveParent,
/*62099*/         OPC_MoveChild, 9,
/*62101*/         OPC_RecordNode, // #8 = $lwe
/*62102*/         OPC_MoveParent,
/*62103*/         OPC_MoveChild, 10,
/*62105*/         OPC_RecordNode, // #9 = $da
/*62106*/         OPC_MoveParent,
/*62107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62152
/*62110*/           OPC_EmitMergeInputChains1_0,
/*62111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62123*/           OPC_EmitInteger, MVT::i1, 0, 
/*62126*/           OPC_EmitInteger, MVT::i1, 0, 
/*62129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62152*/         /*SwitchType*/ 42, MVT::v2f32,// ->62196
/*62154*/           OPC_EmitMergeInputChains1_0,
/*62155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62167*/           OPC_EmitInteger, MVT::i1, 0, 
/*62170*/           OPC_EmitInteger, MVT::i1, 0, 
/*62173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62196*/         /*SwitchType*/ 42, MVT::v4f32,// ->62240
/*62198*/           OPC_EmitMergeInputChains1_0,
/*62199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62211*/           OPC_EmitInteger, MVT::i1, 0, 
/*62214*/           OPC_EmitInteger, MVT::i1, 0, 
/*62217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62240*/         0, // EndSwitchType
/*62241*/       /*Scope*/ 27|128,1/*155*/, /*->62398*/
/*62243*/         OPC_CheckChild2Type, MVT::v2f32,
/*62245*/         OPC_RecordChild3, // #2 = $rsrc
/*62246*/         OPC_CheckChild3Type, MVT::v8i32,
/*62248*/         OPC_RecordChild4, // #3 = $sampler
/*62249*/         OPC_RecordChild5, // #4 = $dmask
/*62250*/         OPC_RecordChild6, // #5 = $unorm
/*62251*/         OPC_RecordChild7, // #6 = $glc
/*62252*/         OPC_MoveChild, 8,
/*62254*/         OPC_RecordNode, // #7 = $slc
/*62255*/         OPC_MoveParent,
/*62256*/         OPC_MoveChild, 9,
/*62258*/         OPC_RecordNode, // #8 = $lwe
/*62259*/         OPC_MoveParent,
/*62260*/         OPC_MoveChild, 10,
/*62262*/         OPC_RecordNode, // #9 = $da
/*62263*/         OPC_MoveParent,
/*62264*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62309
/*62267*/           OPC_EmitMergeInputChains1_0,
/*62268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62280*/           OPC_EmitInteger, MVT::i1, 0, 
/*62283*/           OPC_EmitInteger, MVT::i1, 0, 
/*62286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62309*/         /*SwitchType*/ 42, MVT::v2f32,// ->62353
/*62311*/           OPC_EmitMergeInputChains1_0,
/*62312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62324*/           OPC_EmitInteger, MVT::i1, 0, 
/*62327*/           OPC_EmitInteger, MVT::i1, 0, 
/*62330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62353*/         /*SwitchType*/ 42, MVT::v4f32,// ->62397
/*62355*/           OPC_EmitMergeInputChains1_0,
/*62356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62368*/           OPC_EmitInteger, MVT::i1, 0, 
/*62371*/           OPC_EmitInteger, MVT::i1, 0, 
/*62374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62397*/         0, // EndSwitchType
/*62398*/       /*Scope*/ 27|128,1/*155*/, /*->62555*/
/*62400*/         OPC_CheckChild2Type, MVT::v4f32,
/*62402*/         OPC_RecordChild3, // #2 = $rsrc
/*62403*/         OPC_CheckChild3Type, MVT::v8i32,
/*62405*/         OPC_RecordChild4, // #3 = $sampler
/*62406*/         OPC_RecordChild5, // #4 = $dmask
/*62407*/         OPC_RecordChild6, // #5 = $unorm
/*62408*/         OPC_RecordChild7, // #6 = $glc
/*62409*/         OPC_MoveChild, 8,
/*62411*/         OPC_RecordNode, // #7 = $slc
/*62412*/         OPC_MoveParent,
/*62413*/         OPC_MoveChild, 9,
/*62415*/         OPC_RecordNode, // #8 = $lwe
/*62416*/         OPC_MoveParent,
/*62417*/         OPC_MoveChild, 10,
/*62419*/         OPC_RecordNode, // #9 = $da
/*62420*/         OPC_MoveParent,
/*62421*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62466
/*62424*/           OPC_EmitMergeInputChains1_0,
/*62425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62437*/           OPC_EmitInteger, MVT::i1, 0, 
/*62440*/           OPC_EmitInteger, MVT::i1, 0, 
/*62443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62466*/         /*SwitchType*/ 42, MVT::v2f32,// ->62510
/*62468*/           OPC_EmitMergeInputChains1_0,
/*62469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62481*/           OPC_EmitInteger, MVT::i1, 0, 
/*62484*/           OPC_EmitInteger, MVT::i1, 0, 
/*62487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62510*/         /*SwitchType*/ 42, MVT::v4f32,// ->62554
/*62512*/           OPC_EmitMergeInputChains1_0,
/*62513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62525*/           OPC_EmitInteger, MVT::i1, 0, 
/*62528*/           OPC_EmitInteger, MVT::i1, 0, 
/*62531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62554*/         0, // EndSwitchType
/*62555*/       /*Scope*/ 27|128,1/*155*/, /*->62712*/
/*62557*/         OPC_CheckChild2Type, MVT::v8f32,
/*62559*/         OPC_RecordChild3, // #2 = $rsrc
/*62560*/         OPC_CheckChild3Type, MVT::v8i32,
/*62562*/         OPC_RecordChild4, // #3 = $sampler
/*62563*/         OPC_RecordChild5, // #4 = $dmask
/*62564*/         OPC_RecordChild6, // #5 = $unorm
/*62565*/         OPC_RecordChild7, // #6 = $glc
/*62566*/         OPC_MoveChild, 8,
/*62568*/         OPC_RecordNode, // #7 = $slc
/*62569*/         OPC_MoveParent,
/*62570*/         OPC_MoveChild, 9,
/*62572*/         OPC_RecordNode, // #8 = $lwe
/*62573*/         OPC_MoveParent,
/*62574*/         OPC_MoveChild, 10,
/*62576*/         OPC_RecordNode, // #9 = $da
/*62577*/         OPC_MoveParent,
/*62578*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62623
/*62581*/           OPC_EmitMergeInputChains1_0,
/*62582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62594*/           OPC_EmitInteger, MVT::i1, 0, 
/*62597*/           OPC_EmitInteger, MVT::i1, 0, 
/*62600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62623*/         /*SwitchType*/ 42, MVT::v2f32,// ->62667
/*62625*/           OPC_EmitMergeInputChains1_0,
/*62626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62638*/           OPC_EmitInteger, MVT::i1, 0, 
/*62641*/           OPC_EmitInteger, MVT::i1, 0, 
/*62644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62667*/         /*SwitchType*/ 42, MVT::v4f32,// ->62711
/*62669*/           OPC_EmitMergeInputChains1_0,
/*62670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62682*/           OPC_EmitInteger, MVT::i1, 0, 
/*62685*/           OPC_EmitInteger, MVT::i1, 0, 
/*62688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62711*/         0, // EndSwitchType
/*62712*/       /*Scope*/ 27|128,1/*155*/, /*->62869*/
/*62714*/         OPC_CheckChild2Type, MVT::v16f32,
/*62716*/         OPC_RecordChild3, // #2 = $rsrc
/*62717*/         OPC_CheckChild3Type, MVT::v8i32,
/*62719*/         OPC_RecordChild4, // #3 = $sampler
/*62720*/         OPC_RecordChild5, // #4 = $dmask
/*62721*/         OPC_RecordChild6, // #5 = $unorm
/*62722*/         OPC_RecordChild7, // #6 = $glc
/*62723*/         OPC_MoveChild, 8,
/*62725*/         OPC_RecordNode, // #7 = $slc
/*62726*/         OPC_MoveParent,
/*62727*/         OPC_MoveChild, 9,
/*62729*/         OPC_RecordNode, // #8 = $lwe
/*62730*/         OPC_MoveParent,
/*62731*/         OPC_MoveChild, 10,
/*62733*/         OPC_RecordNode, // #9 = $da
/*62734*/         OPC_MoveParent,
/*62735*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62780
/*62738*/           OPC_EmitMergeInputChains1_0,
/*62739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62751*/           OPC_EmitInteger, MVT::i1, 0, 
/*62754*/           OPC_EmitInteger, MVT::i1, 0, 
/*62757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62780*/         /*SwitchType*/ 42, MVT::v2f32,// ->62824
/*62782*/           OPC_EmitMergeInputChains1_0,
/*62783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62795*/           OPC_EmitInteger, MVT::i1, 0, 
/*62798*/           OPC_EmitInteger, MVT::i1, 0, 
/*62801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62824*/         /*SwitchType*/ 42, MVT::v4f32,// ->62868
/*62826*/           OPC_EmitMergeInputChains1_0,
/*62827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62839*/           OPC_EmitInteger, MVT::i1, 0, 
/*62842*/           OPC_EmitInteger, MVT::i1, 0, 
/*62845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62868*/         0, // EndSwitchType
/*62869*/       0, /*End of Scope*/
/*62870*/     0, /*End of Scope*/
/*62871*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->63319
/*62875*/     OPC_RecordMemRef,
/*62876*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*62877*/     OPC_RecordChild1, // #1 = $rsrc
/*62878*/     OPC_RecordChild2, // #2 = $vdata
/*62879*/     OPC_Scope, 108, /*->62989*/ // 3 children in Scope
/*62881*/       OPC_CheckChild2Type, MVT::i32,
/*62883*/       OPC_CheckChild3Integer, 1, 
/*62885*/       OPC_RecordChild4, // #3 = $vaddr
/*62886*/       OPC_RecordChild5, // #4 = $soffset
/*62887*/       OPC_RecordChild6, // #5 = $inst_offset
/*62888*/       OPC_MoveChild6,
/*62889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62892*/       OPC_MoveParent,
/*62893*/       OPC_RecordChild7, // #6 = $dfmt
/*62894*/       OPC_MoveChild7,
/*62895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62898*/       OPC_MoveParent,
/*62899*/       OPC_MoveChild, 8,
/*62901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62904*/       OPC_RecordNode, // #7 = $nfmt
/*62905*/       OPC_MoveParent,
/*62906*/       OPC_MoveChild, 9,
/*62908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62911*/       OPC_RecordNode, // #8 = $offen
/*62912*/       OPC_MoveParent,
/*62913*/       OPC_MoveChild, 10,
/*62915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62918*/       OPC_RecordNode, // #9 = $idxen
/*62919*/       OPC_MoveParent,
/*62920*/       OPC_MoveChild, 11,
/*62922*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62925*/       OPC_RecordNode, // #10 = $glc
/*62926*/       OPC_MoveParent,
/*62927*/       OPC_MoveChild, 12,
/*62929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62932*/       OPC_RecordNode, // #11 = $slc
/*62933*/       OPC_MoveParent,
/*62934*/       OPC_MoveChild, 13,
/*62936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62939*/       OPC_RecordNode, // #12 = $tfe
/*62940*/       OPC_MoveParent,
/*62941*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62943*/       OPC_EmitMergeInputChains1_0,
/*62944*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62947*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62950*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62953*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62956*/       OPC_EmitInteger, MVT::i1, 0, 
/*62959*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62962*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62965*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62968*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62971*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62989*/     /*Scope*/ 108, /*->63098*/
/*62990*/       OPC_CheckChild2Type, MVT::v2i32,
/*62992*/       OPC_CheckChild3Integer, 2, 
/*62994*/       OPC_RecordChild4, // #3 = $vaddr
/*62995*/       OPC_RecordChild5, // #4 = $soffset
/*62996*/       OPC_RecordChild6, // #5 = $inst_offset
/*62997*/       OPC_MoveChild6,
/*62998*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63001*/       OPC_MoveParent,
/*63002*/       OPC_RecordChild7, // #6 = $dfmt
/*63003*/       OPC_MoveChild7,
/*63004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63007*/       OPC_MoveParent,
/*63008*/       OPC_MoveChild, 8,
/*63010*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63013*/       OPC_RecordNode, // #7 = $nfmt
/*63014*/       OPC_MoveParent,
/*63015*/       OPC_MoveChild, 9,
/*63017*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63020*/       OPC_RecordNode, // #8 = $offen
/*63021*/       OPC_MoveParent,
/*63022*/       OPC_MoveChild, 10,
/*63024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63027*/       OPC_RecordNode, // #9 = $idxen
/*63028*/       OPC_MoveParent,
/*63029*/       OPC_MoveChild, 11,
/*63031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63034*/       OPC_RecordNode, // #10 = $glc
/*63035*/       OPC_MoveParent,
/*63036*/       OPC_MoveChild, 12,
/*63038*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63041*/       OPC_RecordNode, // #11 = $slc
/*63042*/       OPC_MoveParent,
/*63043*/       OPC_MoveChild, 13,
/*63045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63048*/       OPC_RecordNode, // #12 = $tfe
/*63049*/       OPC_MoveParent,
/*63050*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63052*/       OPC_EmitMergeInputChains1_0,
/*63053*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63056*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63059*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63062*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63065*/       OPC_EmitInteger, MVT::i1, 0, 
/*63068*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63071*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63074*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63077*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63080*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63098*/     /*Scope*/ 90|128,1/*218*/, /*->63318*/
/*63100*/       OPC_CheckChild2Type, MVT::v4i32,
/*63102*/       OPC_Scope, 106, /*->63210*/ // 2 children in Scope
/*63104*/         OPC_CheckChild3Integer, 3, 
/*63106*/         OPC_RecordChild4, // #3 = $vaddr
/*63107*/         OPC_RecordChild5, // #4 = $soffset
/*63108*/         OPC_RecordChild6, // #5 = $inst_offset
/*63109*/         OPC_MoveChild6,
/*63110*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63113*/         OPC_MoveParent,
/*63114*/         OPC_RecordChild7, // #6 = $dfmt
/*63115*/         OPC_MoveChild7,
/*63116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63119*/         OPC_MoveParent,
/*63120*/         OPC_MoveChild, 8,
/*63122*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63125*/         OPC_RecordNode, // #7 = $nfmt
/*63126*/         OPC_MoveParent,
/*63127*/         OPC_MoveChild, 9,
/*63129*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63132*/         OPC_RecordNode, // #8 = $offen
/*63133*/         OPC_MoveParent,
/*63134*/         OPC_MoveChild, 10,
/*63136*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63139*/         OPC_RecordNode, // #9 = $idxen
/*63140*/         OPC_MoveParent,
/*63141*/         OPC_MoveChild, 11,
/*63143*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63146*/         OPC_RecordNode, // #10 = $glc
/*63147*/         OPC_MoveParent,
/*63148*/         OPC_MoveChild, 12,
/*63150*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63153*/         OPC_RecordNode, // #11 = $slc
/*63154*/         OPC_MoveParent,
/*63155*/         OPC_MoveChild, 13,
/*63157*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63160*/         OPC_RecordNode, // #12 = $tfe
/*63161*/         OPC_MoveParent,
/*63162*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63164*/         OPC_EmitMergeInputChains1_0,
/*63165*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63171*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63174*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63177*/         OPC_EmitInteger, MVT::i1, 0, 
/*63180*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63183*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63186*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63189*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63192*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63210*/       /*Scope*/ 106, /*->63317*/
/*63211*/         OPC_CheckChild3Integer, 4, 
/*63213*/         OPC_RecordChild4, // #3 = $vaddr
/*63214*/         OPC_RecordChild5, // #4 = $soffset
/*63215*/         OPC_RecordChild6, // #5 = $inst_offset
/*63216*/         OPC_MoveChild6,
/*63217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63220*/         OPC_MoveParent,
/*63221*/         OPC_RecordChild7, // #6 = $dfmt
/*63222*/         OPC_MoveChild7,
/*63223*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63226*/         OPC_MoveParent,
/*63227*/         OPC_MoveChild, 8,
/*63229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63232*/         OPC_RecordNode, // #7 = $nfmt
/*63233*/         OPC_MoveParent,
/*63234*/         OPC_MoveChild, 9,
/*63236*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63239*/         OPC_RecordNode, // #8 = $offen
/*63240*/         OPC_MoveParent,
/*63241*/         OPC_MoveChild, 10,
/*63243*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63246*/         OPC_RecordNode, // #9 = $idxen
/*63247*/         OPC_MoveParent,
/*63248*/         OPC_MoveChild, 11,
/*63250*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63253*/         OPC_RecordNode, // #10 = $glc
/*63254*/         OPC_MoveParent,
/*63255*/         OPC_MoveChild, 12,
/*63257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63260*/         OPC_RecordNode, // #11 = $slc
/*63261*/         OPC_MoveParent,
/*63262*/         OPC_MoveChild, 13,
/*63264*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63267*/         OPC_RecordNode, // #12 = $tfe
/*63268*/         OPC_MoveParent,
/*63269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63271*/         OPC_EmitMergeInputChains1_0,
/*63272*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*63275*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*63278*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*63281*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*63284*/         OPC_EmitInteger, MVT::i1, 0, 
/*63287*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*63290*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*63293*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*63296*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*63299*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*63317*/       0, /*End of Scope*/
/*63318*/     0, /*End of Scope*/
/*63319*/   /*SwitchOpcode*/ 16|128,24/*3088*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->66411
/*63323*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*63324*/     OPC_Scope, 49|128,4/*561*/, /*->63888*/ // 24 children in Scope
/*63327*/       OPC_CheckChild1Integer, 120|128,2/*376*/, 
/*63330*/       OPC_RecordChild2, // #1 = $vdata
/*63331*/       OPC_Scope, 55|128,1/*183*/, /*->63517*/ // 3 children in Scope
/*63334*/         OPC_CheckChild2Type, MVT::f32,
/*63336*/         OPC_RecordChild3, // #2 = $rsrc
/*63337*/         OPC_Scope, 78, /*->63417*/ // 2 children in Scope
/*63339*/           OPC_CheckChild4Integer, 0, 
/*63341*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63342*/           OPC_RecordChild6, // #4 = $glc
/*63343*/           OPC_MoveChild6,
/*63344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63347*/           OPC_MoveParent,
/*63348*/           OPC_RecordChild7, // #5 = $slc
/*63349*/           OPC_MoveChild7,
/*63350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63353*/           OPC_MoveParent,
/*63354*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63356*/           OPC_Scope, 29, /*->63387*/ // 2 children in Scope
/*63358*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63361*/             OPC_EmitMergeInputChains1_0,
/*63362*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63365*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63368*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63371*/             OPC_EmitInteger, MVT::i1, 0, 
/*63374*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63387*/           /*Scope*/ 28, /*->63416*/
/*63388*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63391*/             OPC_EmitMergeInputChains1_0,
/*63392*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63395*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63398*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63401*/             OPC_EmitInteger, MVT::i1, 0, 
/*63404*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 376:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63416*/           0, /*End of Scope*/
/*63417*/         /*Scope*/ 98, /*->63516*/
/*63418*/           OPC_RecordChild4, // #3 = $vindex
/*63419*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63420*/           OPC_RecordChild6, // #5 = $glc
/*63421*/           OPC_MoveChild6,
/*63422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63425*/           OPC_MoveParent,
/*63426*/           OPC_RecordChild7, // #6 = $slc
/*63427*/           OPC_MoveChild7,
/*63428*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63431*/           OPC_MoveParent,
/*63432*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63434*/           OPC_Scope, 49, /*->63485*/ // 2 children in Scope
/*63436*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63439*/             OPC_EmitMergeInputChains1_0,
/*63440*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63443*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63446*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63449*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63460*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63463*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63466*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63469*/             OPC_EmitInteger, MVT::i1, 0, 
/*63472*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 376:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63485*/           /*Scope*/ 29, /*->63515*/
/*63486*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63489*/             OPC_EmitMergeInputChains1_0,
/*63490*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63493*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63496*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63499*/             OPC_EmitInteger, MVT::i1, 0, 
/*63502*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63515*/           0, /*End of Scope*/
/*63516*/         0, /*End of Scope*/
/*63517*/       /*Scope*/ 55|128,1/*183*/, /*->63702*/
/*63519*/         OPC_CheckChild2Type, MVT::v2f32,
/*63521*/         OPC_RecordChild3, // #2 = $rsrc
/*63522*/         OPC_Scope, 78, /*->63602*/ // 2 children in Scope
/*63524*/           OPC_CheckChild4Integer, 0, 
/*63526*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63527*/           OPC_RecordChild6, // #4 = $glc
/*63528*/           OPC_MoveChild6,
/*63529*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63532*/           OPC_MoveParent,
/*63533*/           OPC_RecordChild7, // #5 = $slc
/*63534*/           OPC_MoveChild7,
/*63535*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63538*/           OPC_MoveParent,
/*63539*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63541*/           OPC_Scope, 29, /*->63572*/ // 2 children in Scope
/*63543*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63546*/             OPC_EmitMergeInputChains1_0,
/*63547*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63550*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63553*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63556*/             OPC_EmitInteger, MVT::i1, 0, 
/*63559*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63572*/           /*Scope*/ 28, /*->63601*/
/*63573*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63576*/             OPC_EmitMergeInputChains1_0,
/*63577*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63580*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63583*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63586*/             OPC_EmitInteger, MVT::i1, 0, 
/*63589*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 376:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63601*/           0, /*End of Scope*/
/*63602*/         /*Scope*/ 98, /*->63701*/
/*63603*/           OPC_RecordChild4, // #3 = $vindex
/*63604*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63605*/           OPC_RecordChild6, // #5 = $glc
/*63606*/           OPC_MoveChild6,
/*63607*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/           OPC_MoveParent,
/*63611*/           OPC_RecordChild7, // #6 = $slc
/*63612*/           OPC_MoveChild7,
/*63613*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63616*/           OPC_MoveParent,
/*63617*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63619*/           OPC_Scope, 49, /*->63670*/ // 2 children in Scope
/*63621*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63624*/             OPC_EmitMergeInputChains1_0,
/*63625*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63628*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63631*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63634*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63645*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63648*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63651*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63654*/             OPC_EmitInteger, MVT::i1, 0, 
/*63657*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 376:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63670*/           /*Scope*/ 29, /*->63700*/
/*63671*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63674*/             OPC_EmitMergeInputChains1_0,
/*63675*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63678*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63681*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63684*/             OPC_EmitInteger, MVT::i1, 0, 
/*63687*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63700*/           0, /*End of Scope*/
/*63701*/         0, /*End of Scope*/
/*63702*/       /*Scope*/ 55|128,1/*183*/, /*->63887*/
/*63704*/         OPC_CheckChild2Type, MVT::v4f32,
/*63706*/         OPC_RecordChild3, // #2 = $rsrc
/*63707*/         OPC_Scope, 78, /*->63787*/ // 2 children in Scope
/*63709*/           OPC_CheckChild4Integer, 0, 
/*63711*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63712*/           OPC_RecordChild6, // #4 = $glc
/*63713*/           OPC_MoveChild6,
/*63714*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63717*/           OPC_MoveParent,
/*63718*/           OPC_RecordChild7, // #5 = $slc
/*63719*/           OPC_MoveChild7,
/*63720*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63723*/           OPC_MoveParent,
/*63724*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63726*/           OPC_Scope, 29, /*->63757*/ // 2 children in Scope
/*63728*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63731*/             OPC_EmitMergeInputChains1_0,
/*63732*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63735*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63738*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63741*/             OPC_EmitInteger, MVT::i1, 0, 
/*63744*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63757*/           /*Scope*/ 28, /*->63786*/
/*63758*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63761*/             OPC_EmitMergeInputChains1_0,
/*63762*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63765*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63768*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63771*/             OPC_EmitInteger, MVT::i1, 0, 
/*63774*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 376:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63786*/           0, /*End of Scope*/
/*63787*/         /*Scope*/ 98, /*->63886*/
/*63788*/           OPC_RecordChild4, // #3 = $vindex
/*63789*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63790*/           OPC_RecordChild6, // #5 = $glc
/*63791*/           OPC_MoveChild6,
/*63792*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63795*/           OPC_MoveParent,
/*63796*/           OPC_RecordChild7, // #6 = $slc
/*63797*/           OPC_MoveChild7,
/*63798*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63801*/           OPC_MoveParent,
/*63802*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63804*/           OPC_Scope, 49, /*->63855*/ // 2 children in Scope
/*63806*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63809*/             OPC_EmitMergeInputChains1_0,
/*63810*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63813*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63816*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63819*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63830*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63833*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63836*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63839*/             OPC_EmitInteger, MVT::i1, 0, 
/*63842*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 376:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63855*/           /*Scope*/ 29, /*->63885*/
/*63856*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63859*/             OPC_EmitMergeInputChains1_0,
/*63860*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63863*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63866*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63869*/             OPC_EmitInteger, MVT::i1, 0, 
/*63872*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 376:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63885*/           0, /*End of Scope*/
/*63886*/         0, /*End of Scope*/
/*63887*/       0, /*End of Scope*/
/*63888*/     /*Scope*/ 49|128,4/*561*/, /*->64451*/
/*63890*/       OPC_CheckChild1Integer, 119|128,2/*375*/, 
/*63893*/       OPC_RecordChild2, // #1 = $vdata
/*63894*/       OPC_Scope, 55|128,1/*183*/, /*->64080*/ // 3 children in Scope
/*63897*/         OPC_CheckChild2Type, MVT::f32,
/*63899*/         OPC_RecordChild3, // #2 = $rsrc
/*63900*/         OPC_Scope, 78, /*->63980*/ // 2 children in Scope
/*63902*/           OPC_CheckChild4Integer, 0, 
/*63904*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63905*/           OPC_RecordChild6, // #4 = $glc
/*63906*/           OPC_MoveChild6,
/*63907*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63910*/           OPC_MoveParent,
/*63911*/           OPC_RecordChild7, // #5 = $slc
/*63912*/           OPC_MoveChild7,
/*63913*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63916*/           OPC_MoveParent,
/*63917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63919*/           OPC_Scope, 29, /*->63950*/ // 2 children in Scope
/*63921*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63924*/             OPC_EmitMergeInputChains1_0,
/*63925*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63928*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63931*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63934*/             OPC_EmitInteger, MVT::i1, 0, 
/*63937*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63950*/           /*Scope*/ 28, /*->63979*/
/*63951*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63954*/             OPC_EmitMergeInputChains1_0,
/*63955*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63958*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63961*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63964*/             OPC_EmitInteger, MVT::i1, 0, 
/*63967*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 375:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63979*/           0, /*End of Scope*/
/*63980*/         /*Scope*/ 98, /*->64079*/
/*63981*/           OPC_RecordChild4, // #3 = $vindex
/*63982*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63983*/           OPC_RecordChild6, // #5 = $glc
/*63984*/           OPC_MoveChild6,
/*63985*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63988*/           OPC_MoveParent,
/*63989*/           OPC_RecordChild7, // #6 = $slc
/*63990*/           OPC_MoveChild7,
/*63991*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63994*/           OPC_MoveParent,
/*63995*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63997*/           OPC_Scope, 49, /*->64048*/ // 2 children in Scope
/*63999*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64002*/             OPC_EmitMergeInputChains1_0,
/*64003*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64006*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64009*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64012*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64023*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64026*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64029*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64032*/             OPC_EmitInteger, MVT::i1, 0, 
/*64035*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 375:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64048*/           /*Scope*/ 29, /*->64078*/
/*64049*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64052*/             OPC_EmitMergeInputChains1_0,
/*64053*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64056*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64059*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64062*/             OPC_EmitInteger, MVT::i1, 0, 
/*64065*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64078*/           0, /*End of Scope*/
/*64079*/         0, /*End of Scope*/
/*64080*/       /*Scope*/ 55|128,1/*183*/, /*->64265*/
/*64082*/         OPC_CheckChild2Type, MVT::v2f32,
/*64084*/         OPC_RecordChild3, // #2 = $rsrc
/*64085*/         OPC_Scope, 78, /*->64165*/ // 2 children in Scope
/*64087*/           OPC_CheckChild4Integer, 0, 
/*64089*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64090*/           OPC_RecordChild6, // #4 = $glc
/*64091*/           OPC_MoveChild6,
/*64092*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64095*/           OPC_MoveParent,
/*64096*/           OPC_RecordChild7, // #5 = $slc
/*64097*/           OPC_MoveChild7,
/*64098*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64101*/           OPC_MoveParent,
/*64102*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64104*/           OPC_Scope, 29, /*->64135*/ // 2 children in Scope
/*64106*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64109*/             OPC_EmitMergeInputChains1_0,
/*64110*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64113*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64116*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64119*/             OPC_EmitInteger, MVT::i1, 0, 
/*64122*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64135*/           /*Scope*/ 28, /*->64164*/
/*64136*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64139*/             OPC_EmitMergeInputChains1_0,
/*64140*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64143*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64146*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64149*/             OPC_EmitInteger, MVT::i1, 0, 
/*64152*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 375:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64164*/           0, /*End of Scope*/
/*64165*/         /*Scope*/ 98, /*->64264*/
/*64166*/           OPC_RecordChild4, // #3 = $vindex
/*64167*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64168*/           OPC_RecordChild6, // #5 = $glc
/*64169*/           OPC_MoveChild6,
/*64170*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64173*/           OPC_MoveParent,
/*64174*/           OPC_RecordChild7, // #6 = $slc
/*64175*/           OPC_MoveChild7,
/*64176*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64179*/           OPC_MoveParent,
/*64180*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64182*/           OPC_Scope, 49, /*->64233*/ // 2 children in Scope
/*64184*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64187*/             OPC_EmitMergeInputChains1_0,
/*64188*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64191*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64194*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64197*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64208*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64211*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64214*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64217*/             OPC_EmitInteger, MVT::i1, 0, 
/*64220*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 375:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64233*/           /*Scope*/ 29, /*->64263*/
/*64234*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64237*/             OPC_EmitMergeInputChains1_0,
/*64238*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64241*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64244*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64247*/             OPC_EmitInteger, MVT::i1, 0, 
/*64250*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64263*/           0, /*End of Scope*/
/*64264*/         0, /*End of Scope*/
/*64265*/       /*Scope*/ 55|128,1/*183*/, /*->64450*/
/*64267*/         OPC_CheckChild2Type, MVT::v4f32,
/*64269*/         OPC_RecordChild3, // #2 = $rsrc
/*64270*/         OPC_Scope, 78, /*->64350*/ // 2 children in Scope
/*64272*/           OPC_CheckChild4Integer, 0, 
/*64274*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64275*/           OPC_RecordChild6, // #4 = $glc
/*64276*/           OPC_MoveChild6,
/*64277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64280*/           OPC_MoveParent,
/*64281*/           OPC_RecordChild7, // #5 = $slc
/*64282*/           OPC_MoveChild7,
/*64283*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64286*/           OPC_MoveParent,
/*64287*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64289*/           OPC_Scope, 29, /*->64320*/ // 2 children in Scope
/*64291*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*64294*/             OPC_EmitMergeInputChains1_0,
/*64295*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64298*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64301*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64304*/             OPC_EmitInteger, MVT::i1, 0, 
/*64307*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64320*/           /*Scope*/ 28, /*->64349*/
/*64321*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*64324*/             OPC_EmitMergeInputChains1_0,
/*64325*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*64328*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*64331*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64334*/             OPC_EmitInteger, MVT::i1, 0, 
/*64337*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 375:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64349*/           0, /*End of Scope*/
/*64350*/         /*Scope*/ 98, /*->64449*/
/*64351*/           OPC_RecordChild4, // #3 = $vindex
/*64352*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*64353*/           OPC_RecordChild6, // #5 = $glc
/*64354*/           OPC_MoveChild6,
/*64355*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64358*/           OPC_MoveParent,
/*64359*/           OPC_RecordChild7, // #6 = $slc
/*64360*/           OPC_MoveChild7,
/*64361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64364*/           OPC_MoveParent,
/*64365*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64367*/           OPC_Scope, 49, /*->64418*/ // 2 children in Scope
/*64369*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*64372*/             OPC_EmitMergeInputChains1_0,
/*64373*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*64376*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*64379*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*64382*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*64393*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64396*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64399*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64402*/             OPC_EmitInteger, MVT::i1, 0, 
/*64405*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 375:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64418*/           /*Scope*/ 29, /*->64448*/
/*64419*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*64422*/             OPC_EmitMergeInputChains1_0,
/*64423*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*64426*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64429*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64432*/             OPC_EmitInteger, MVT::i1, 0, 
/*64435*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 375:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64448*/           0, /*End of Scope*/
/*64449*/         0, /*End of Scope*/
/*64450*/       0, /*End of Scope*/
/*64451*/     /*Scope*/ 64|128,2/*320*/, /*->64773*/
/*64453*/       OPC_CheckChild1Integer, 32|128,48/*6176*/, 
/*64456*/       OPC_RecordChild2, // #1 = $src
/*64457*/       OPC_RecordChild3, // #2 = $arraybase
/*64458*/       OPC_MoveChild3,
/*64459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64462*/       OPC_MoveParent,
/*64463*/       OPC_Scope, 76, /*->64541*/ // 4 children in Scope
/*64465*/         OPC_CheckChild4Integer, 0, 
/*64467*/         OPC_RecordChild5, // #3 = $mask
/*64468*/         OPC_MoveChild5,
/*64469*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64472*/         OPC_MoveParent,
/*64473*/         OPC_Scope, 32, /*->64507*/ // 2 children in Scope
/*64475*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64477*/           OPC_EmitMergeInputChains1_0,
/*64478*/           OPC_EmitInteger, MVT::i32, 0, 
/*64481*/           OPC_EmitConvertToTarget, 2,
/*64483*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64487*/           OPC_EmitConvertToTarget, 3,
/*64489*/           OPC_EmitInteger, MVT::i32, 32, 
/*64492*/           OPC_EmitInteger, MVT::i32, 0, 
/*64495*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64507*/         /*Scope*/ 32, /*->64540*/
/*64508*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64510*/           OPC_EmitMergeInputChains1_0,
/*64511*/           OPC_EmitInteger, MVT::i32, 0, 
/*64514*/           OPC_EmitConvertToTarget, 2,
/*64516*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64520*/           OPC_EmitConvertToTarget, 3,
/*64522*/           OPC_EmitInteger, MVT::i32, 64, 
/*64525*/           OPC_EmitInteger, MVT::i32, 0, 
/*64528*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64540*/         0, /*End of Scope*/
/*64541*/       /*Scope*/ 76, /*->64618*/
/*64542*/         OPC_CheckChild4Integer, 1, 
/*64544*/         OPC_RecordChild5, // #3 = $mask
/*64545*/         OPC_MoveChild5,
/*64546*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64549*/         OPC_MoveParent,
/*64550*/         OPC_Scope, 32, /*->64584*/ // 2 children in Scope
/*64552*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64554*/           OPC_EmitMergeInputChains1_0,
/*64555*/           OPC_EmitInteger, MVT::i32, 0, 
/*64558*/           OPC_EmitConvertToTarget, 2,
/*64560*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64564*/           OPC_EmitConvertToTarget, 3,
/*64566*/           OPC_EmitInteger, MVT::i32, 33, 
/*64569*/           OPC_EmitInteger, MVT::i32, 0, 
/*64572*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64584*/         /*Scope*/ 32, /*->64617*/
/*64585*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64587*/           OPC_EmitMergeInputChains1_0,
/*64588*/           OPC_EmitInteger, MVT::i32, 0, 
/*64591*/           OPC_EmitConvertToTarget, 2,
/*64593*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64597*/           OPC_EmitConvertToTarget, 3,
/*64599*/           OPC_EmitInteger, MVT::i32, 65, 
/*64602*/           OPC_EmitInteger, MVT::i32, 0, 
/*64605*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64617*/         0, /*End of Scope*/
/*64618*/       /*Scope*/ 76, /*->64695*/
/*64619*/         OPC_CheckChild4Integer, 2, 
/*64621*/         OPC_RecordChild5, // #3 = $mask
/*64622*/         OPC_MoveChild5,
/*64623*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64626*/         OPC_MoveParent,
/*64627*/         OPC_Scope, 32, /*->64661*/ // 2 children in Scope
/*64629*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64631*/           OPC_EmitMergeInputChains1_0,
/*64632*/           OPC_EmitInteger, MVT::i32, 0, 
/*64635*/           OPC_EmitConvertToTarget, 2,
/*64637*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64641*/           OPC_EmitConvertToTarget, 3,
/*64643*/           OPC_EmitInteger, MVT::i32, 34, 
/*64646*/           OPC_EmitInteger, MVT::i32, 0, 
/*64649*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64661*/         /*Scope*/ 32, /*->64694*/
/*64662*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64664*/           OPC_EmitMergeInputChains1_0,
/*64665*/           OPC_EmitInteger, MVT::i32, 0, 
/*64668*/           OPC_EmitConvertToTarget, 2,
/*64670*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64674*/           OPC_EmitConvertToTarget, 3,
/*64676*/           OPC_EmitInteger, MVT::i32, 66, 
/*64679*/           OPC_EmitInteger, MVT::i32, 0, 
/*64682*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64694*/         0, /*End of Scope*/
/*64695*/       /*Scope*/ 76, /*->64772*/
/*64696*/         OPC_CheckChild4Integer, 3, 
/*64698*/         OPC_RecordChild5, // #3 = $mask
/*64699*/         OPC_MoveChild5,
/*64700*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64703*/         OPC_MoveParent,
/*64704*/         OPC_Scope, 32, /*->64738*/ // 2 children in Scope
/*64706*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64708*/           OPC_EmitMergeInputChains1_0,
/*64709*/           OPC_EmitInteger, MVT::i32, 0, 
/*64712*/           OPC_EmitConvertToTarget, 2,
/*64714*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64718*/           OPC_EmitConvertToTarget, 3,
/*64720*/           OPC_EmitInteger, MVT::i32, 35, 
/*64723*/           OPC_EmitInteger, MVT::i32, 0, 
/*64726*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64738*/         /*Scope*/ 32, /*->64771*/
/*64739*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64741*/           OPC_EmitMergeInputChains1_0,
/*64742*/           OPC_EmitInteger, MVT::i32, 0, 
/*64745*/           OPC_EmitConvertToTarget, 2,
/*64747*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64751*/           OPC_EmitConvertToTarget, 3,
/*64753*/           OPC_EmitInteger, MVT::i32, 67, 
/*64756*/           OPC_EmitInteger, MVT::i32, 0, 
/*64759*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6176:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64771*/         0, /*End of Scope*/
/*64772*/       0, /*End of Scope*/
/*64773*/     /*Scope*/ 22, /*->64796*/
/*64774*/       OPC_CheckChild1Integer, 24|128,4/*536*/, 
/*64777*/       OPC_RecordChild2, // #1 = $simm16
/*64778*/       OPC_MoveChild2,
/*64779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64782*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64784*/       OPC_MoveParent,
/*64785*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64787*/       OPC_EmitMergeInputChains1_0,
/*64788*/       OPC_EmitConvertToTarget, 1,
/*64790*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 536:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64796*/     /*Scope*/ 22, /*->64819*/
/*64797*/       OPC_CheckChild1Integer, 19|128,4/*531*/, 
/*64800*/       OPC_RecordChild2, // #1 = $simm16
/*64801*/       OPC_MoveChild2,
/*64802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64805*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64807*/       OPC_MoveParent,
/*64808*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64810*/       OPC_EmitMergeInputChains1_0,
/*64811*/       OPC_EmitConvertToTarget, 1,
/*64813*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 531:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64819*/     /*Scope*/ 22, /*->64842*/
/*64820*/       OPC_CheckChild1Integer, 16|128,4/*528*/, 
/*64823*/       OPC_RecordChild2, // #1 = $simm16
/*64824*/       OPC_MoveChild2,
/*64825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64828*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64830*/       OPC_MoveParent,
/*64831*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64833*/       OPC_EmitMergeInputChains1_0,
/*64834*/       OPC_EmitConvertToTarget, 1,
/*64836*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 528:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64842*/     /*Scope*/ 49, /*->64892*/
/*64843*/       OPC_CheckChild1Integer, 23|128,34/*4375*/, 
/*64846*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64847*/       OPC_RecordChild3, // #2 = $index_gpr
/*64848*/       OPC_RecordChild4, // #3 = $rat_id
/*64849*/       OPC_MoveChild4,
/*64850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64853*/       OPC_MoveParent,
/*64854*/       OPC_Scope, 17, /*->64873*/ // 2 children in Scope
/*64856*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64858*/         OPC_EmitMergeInputChains1_0,
/*64859*/         OPC_EmitConvertToTarget, 3,
/*64861*/         OPC_EmitInteger, MVT::i32, 0, 
/*64864*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4375:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64873*/       /*Scope*/ 17, /*->64891*/
/*64874*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64876*/         OPC_EmitMergeInputChains1_0,
/*64877*/         OPC_EmitConvertToTarget, 3,
/*64879*/         OPC_EmitInteger, MVT::i32, 0, 
/*64882*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4375:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64891*/       0, /*End of Scope*/
/*64892*/     /*Scope*/ 11, /*->64904*/
/*64893*/       OPC_CheckChild1Integer, 21|128,34/*4373*/, 
/*64896*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64898*/       OPC_EmitMergeInputChains1_0,
/*64899*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4373:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64904*/     /*Scope*/ 11, /*->64916*/
/*64905*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*64908*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64910*/       OPC_EmitMergeInputChains1_0,
/*64911*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 523:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64916*/     /*Scope*/ 16, /*->64933*/
/*64917*/       OPC_CheckChild1Integer, 25|128,4/*537*/, 
/*64920*/       OPC_RecordChild2, // #1 = $simm16
/*64921*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64923*/       OPC_EmitMergeInputChains1_0,
/*64924*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64927*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 537:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64933*/     /*Scope*/ 11, /*->64945*/
/*64934*/       OPC_CheckChild1Integer, 12|128,4/*524*/, 
/*64937*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64939*/       OPC_EmitMergeInputChains1_0,
/*64940*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 524:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64945*/     /*Scope*/ 11, /*->64957*/
/*64946*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*64949*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64951*/       OPC_EmitMergeInputChains1_0,
/*64952*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 525:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64957*/     /*Scope*/ 11, /*->64969*/
/*64958*/       OPC_CheckChild1Integer, 14|128,4/*526*/, 
/*64961*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64963*/       OPC_EmitMergeInputChains1_0,
/*64964*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 526:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64969*/     /*Scope*/ 11, /*->64981*/
/*64970*/       OPC_CheckChild1Integer, 15|128,4/*527*/, 
/*64973*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64975*/       OPC_EmitMergeInputChains1_0,
/*64976*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 527:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64981*/     /*Scope*/ 11, /*->64993*/
/*64982*/       OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*64985*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64987*/       OPC_EmitMergeInputChains1_0,
/*64988*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 378:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64993*/     /*Scope*/ 11, /*->65005*/
/*64994*/       OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*64997*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64999*/       OPC_EmitMergeInputChains1_0,
/*65000*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 377:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*65005*/     /*Scope*/ 11, /*->65017*/
/*65006*/       OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*65009*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*65011*/       OPC_EmitMergeInputChains1_0,
/*65012*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 379:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*65017*/     /*Scope*/ 11, /*->65029*/
/*65018*/       OPC_CheckChild1Integer, 35|128,4/*547*/, 
/*65021*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65023*/       OPC_EmitMergeInputChains1_0,
/*65024*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 547:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*65029*/     /*Scope*/ 13, /*->65043*/
/*65030*/       OPC_CheckChild1Integer, 14|128,3/*398*/, 
/*65033*/       OPC_RecordChild2, // #1 = $saved
/*65034*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65036*/       OPC_EmitMergeInputChains1_0,
/*65037*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 398:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*65043*/     /*Scope*/ 11, /*->65055*/
/*65044*/       OPC_CheckChild1Integer, 34|128,4/*546*/, 
/*65047*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65049*/       OPC_EmitMergeInputChains1_0,
/*65050*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_MASKED_UNREACHABLE), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 546:iPTR) - Complexity = 8
                // Dst: (SI_MASKED_UNREACHABLE)
/*65055*/     /*Scope*/ 8|128,1/*136*/, /*->65193*/
/*65057*/       OPC_CheckChild1Integer, 25|128,48/*6169*/, 
/*65060*/       OPC_Scope, 16, /*->65078*/ // 2 children in Scope
/*65062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65064*/         OPC_EmitMergeInputChains1_0,
/*65065*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*65072*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6169:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*65078*/       /*Scope*/ 113, /*->65192*/
/*65079*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65081*/         OPC_EmitMergeInputChains1_0,
/*65082*/         OPC_EmitInteger, MVT::i32, 0, 
/*65085*/         OPC_EmitInteger, MVT::i32, 0, 
/*65088*/         OPC_EmitInteger, MVT::i32, 1, 
/*65091*/         OPC_EmitInteger, MVT::i32, 0, 
/*65094*/         OPC_EmitInteger, MVT::i32, 0, 
/*65097*/         OPC_EmitInteger, MVT::i32, 0, 
/*65100*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*65103*/         OPC_EmitInteger, MVT::i32, 0, 
/*65106*/         OPC_EmitInteger, MVT::i32, 0, 
/*65109*/         OPC_EmitInteger, MVT::i32, 0, 
/*65112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65124*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65127*/         OPC_EmitInteger, MVT::i32, 0, 
/*65130*/         OPC_EmitInteger, MVT::i32, 0, 
/*65133*/         OPC_EmitInteger, MVT::i32, 0, 
/*65136*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65148*/         OPC_EmitInteger, MVT::i32, 1, 
/*65151*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65154*/         OPC_EmitInteger, MVT::i32, 0, 
/*65157*/         OPC_EmitInteger, MVT::i32, 0, 
/*65160*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65186*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6169:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*65192*/       0, /*End of Scope*/
/*65193*/     /*Scope*/ 37|128,4/*549*/, /*->65744*/
/*65195*/       OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*65198*/       OPC_RecordChild2, // #1 = $data
/*65199*/       OPC_Scope, 51|128,1/*179*/, /*->65381*/ // 3 children in Scope
/*65202*/         OPC_CheckChild2Type, MVT::f32,
/*65204*/         OPC_RecordChild3, // #2 = $addr
/*65205*/         OPC_Scope, 57, /*->65264*/ // 3 children in Scope
/*65207*/           OPC_CheckChild3Type, MVT::i32,
/*65209*/           OPC_RecordChild4, // #3 = $rsrc
/*65210*/           OPC_CheckChild4Type, MVT::v8i32,
/*65212*/           OPC_RecordChild5, // #4 = $dmask
/*65213*/           OPC_RecordChild6, // #5 = $glc
/*65214*/           OPC_RecordChild7, // #6 = $slc
/*65215*/           OPC_MoveChild, 8,
/*65217*/           OPC_RecordNode, // #7 = $lwe
/*65218*/           OPC_MoveParent,
/*65219*/           OPC_MoveChild, 9,
/*65221*/           OPC_RecordNode, // #8 = $da
/*65222*/           OPC_MoveParent,
/*65223*/           OPC_EmitMergeInputChains1_0,
/*65224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65227*/           OPC_EmitInteger, MVT::i1, 1, 
/*65230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65236*/           OPC_EmitInteger, MVT::i1, 0, 
/*65239*/           OPC_EmitInteger, MVT::i1, 0, 
/*65242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65248*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65264*/         /*Scope*/ 57, /*->65322*/
/*65265*/           OPC_CheckChild3Type, MVT::v2i32,
/*65267*/           OPC_RecordChild4, // #3 = $rsrc
/*65268*/           OPC_CheckChild4Type, MVT::v8i32,
/*65270*/           OPC_RecordChild5, // #4 = $dmask
/*65271*/           OPC_RecordChild6, // #5 = $glc
/*65272*/           OPC_RecordChild7, // #6 = $slc
/*65273*/           OPC_MoveChild, 8,
/*65275*/           OPC_RecordNode, // #7 = $lwe
/*65276*/           OPC_MoveParent,
/*65277*/           OPC_MoveChild, 9,
/*65279*/           OPC_RecordNode, // #8 = $da
/*65280*/           OPC_MoveParent,
/*65281*/           OPC_EmitMergeInputChains1_0,
/*65282*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65285*/           OPC_EmitInteger, MVT::i1, 1, 
/*65288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65294*/           OPC_EmitInteger, MVT::i1, 0, 
/*65297*/           OPC_EmitInteger, MVT::i1, 0, 
/*65300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65306*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65322*/         /*Scope*/ 57, /*->65380*/
/*65323*/           OPC_CheckChild3Type, MVT::v4i32,
/*65325*/           OPC_RecordChild4, // #3 = $rsrc
/*65326*/           OPC_CheckChild4Type, MVT::v8i32,
/*65328*/           OPC_RecordChild5, // #4 = $dmask
/*65329*/           OPC_RecordChild6, // #5 = $glc
/*65330*/           OPC_RecordChild7, // #6 = $slc
/*65331*/           OPC_MoveChild, 8,
/*65333*/           OPC_RecordNode, // #7 = $lwe
/*65334*/           OPC_MoveParent,
/*65335*/           OPC_MoveChild, 9,
/*65337*/           OPC_RecordNode, // #8 = $da
/*65338*/           OPC_MoveParent,
/*65339*/           OPC_EmitMergeInputChains1_0,
/*65340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65343*/           OPC_EmitInteger, MVT::i1, 1, 
/*65346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65352*/           OPC_EmitInteger, MVT::i1, 0, 
/*65355*/           OPC_EmitInteger, MVT::i1, 0, 
/*65358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65364*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65380*/         0, /*End of Scope*/
/*65381*/       /*Scope*/ 51|128,1/*179*/, /*->65562*/
/*65383*/         OPC_CheckChild2Type, MVT::v2f32,
/*65385*/         OPC_RecordChild3, // #2 = $addr
/*65386*/         OPC_Scope, 57, /*->65445*/ // 3 children in Scope
/*65388*/           OPC_CheckChild3Type, MVT::i32,
/*65390*/           OPC_RecordChild4, // #3 = $rsrc
/*65391*/           OPC_CheckChild4Type, MVT::v8i32,
/*65393*/           OPC_RecordChild5, // #4 = $dmask
/*65394*/           OPC_RecordChild6, // #5 = $glc
/*65395*/           OPC_RecordChild7, // #6 = $slc
/*65396*/           OPC_MoveChild, 8,
/*65398*/           OPC_RecordNode, // #7 = $lwe
/*65399*/           OPC_MoveParent,
/*65400*/           OPC_MoveChild, 9,
/*65402*/           OPC_RecordNode, // #8 = $da
/*65403*/           OPC_MoveParent,
/*65404*/           OPC_EmitMergeInputChains1_0,
/*65405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65408*/           OPC_EmitInteger, MVT::i1, 1, 
/*65411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65417*/           OPC_EmitInteger, MVT::i1, 0, 
/*65420*/           OPC_EmitInteger, MVT::i1, 0, 
/*65423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65429*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65445*/         /*Scope*/ 57, /*->65503*/
/*65446*/           OPC_CheckChild3Type, MVT::v2i32,
/*65448*/           OPC_RecordChild4, // #3 = $rsrc
/*65449*/           OPC_CheckChild4Type, MVT::v8i32,
/*65451*/           OPC_RecordChild5, // #4 = $dmask
/*65452*/           OPC_RecordChild6, // #5 = $glc
/*65453*/           OPC_RecordChild7, // #6 = $slc
/*65454*/           OPC_MoveChild, 8,
/*65456*/           OPC_RecordNode, // #7 = $lwe
/*65457*/           OPC_MoveParent,
/*65458*/           OPC_MoveChild, 9,
/*65460*/           OPC_RecordNode, // #8 = $da
/*65461*/           OPC_MoveParent,
/*65462*/           OPC_EmitMergeInputChains1_0,
/*65463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65466*/           OPC_EmitInteger, MVT::i1, 1, 
/*65469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65475*/           OPC_EmitInteger, MVT::i1, 0, 
/*65478*/           OPC_EmitInteger, MVT::i1, 0, 
/*65481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65487*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65503*/         /*Scope*/ 57, /*->65561*/
/*65504*/           OPC_CheckChild3Type, MVT::v4i32,
/*65506*/           OPC_RecordChild4, // #3 = $rsrc
/*65507*/           OPC_CheckChild4Type, MVT::v8i32,
/*65509*/           OPC_RecordChild5, // #4 = $dmask
/*65510*/           OPC_RecordChild6, // #5 = $glc
/*65511*/           OPC_RecordChild7, // #6 = $slc
/*65512*/           OPC_MoveChild, 8,
/*65514*/           OPC_RecordNode, // #7 = $lwe
/*65515*/           OPC_MoveParent,
/*65516*/           OPC_MoveChild, 9,
/*65518*/           OPC_RecordNode, // #8 = $da
/*65519*/           OPC_MoveParent,
/*65520*/           OPC_EmitMergeInputChains1_0,
/*65521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65524*/           OPC_EmitInteger, MVT::i1, 1, 
/*65527*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65530*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65533*/           OPC_EmitInteger, MVT::i1, 0, 
/*65536*/           OPC_EmitInteger, MVT::i1, 0, 
/*65539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65542*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65545*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65561*/         0, /*End of Scope*/
/*65562*/       /*Scope*/ 51|128,1/*179*/, /*->65743*/
/*65564*/         OPC_CheckChild2Type, MVT::v4f32,
/*65566*/         OPC_RecordChild3, // #2 = $addr
/*65567*/         OPC_Scope, 57, /*->65626*/ // 3 children in Scope
/*65569*/           OPC_CheckChild3Type, MVT::i32,
/*65571*/           OPC_RecordChild4, // #3 = $rsrc
/*65572*/           OPC_CheckChild4Type, MVT::v8i32,
/*65574*/           OPC_RecordChild5, // #4 = $dmask
/*65575*/           OPC_RecordChild6, // #5 = $glc
/*65576*/           OPC_RecordChild7, // #6 = $slc
/*65577*/           OPC_MoveChild, 8,
/*65579*/           OPC_RecordNode, // #7 = $lwe
/*65580*/           OPC_MoveParent,
/*65581*/           OPC_MoveChild, 9,
/*65583*/           OPC_RecordNode, // #8 = $da
/*65584*/           OPC_MoveParent,
/*65585*/           OPC_EmitMergeInputChains1_0,
/*65586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65589*/           OPC_EmitInteger, MVT::i1, 1, 
/*65592*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65598*/           OPC_EmitInteger, MVT::i1, 0, 
/*65601*/           OPC_EmitInteger, MVT::i1, 0, 
/*65604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65607*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65610*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65626*/         /*Scope*/ 57, /*->65684*/
/*65627*/           OPC_CheckChild3Type, MVT::v2i32,
/*65629*/           OPC_RecordChild4, // #3 = $rsrc
/*65630*/           OPC_CheckChild4Type, MVT::v8i32,
/*65632*/           OPC_RecordChild5, // #4 = $dmask
/*65633*/           OPC_RecordChild6, // #5 = $glc
/*65634*/           OPC_RecordChild7, // #6 = $slc
/*65635*/           OPC_MoveChild, 8,
/*65637*/           OPC_RecordNode, // #7 = $lwe
/*65638*/           OPC_MoveParent,
/*65639*/           OPC_MoveChild, 9,
/*65641*/           OPC_RecordNode, // #8 = $da
/*65642*/           OPC_MoveParent,
/*65643*/           OPC_EmitMergeInputChains1_0,
/*65644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65647*/           OPC_EmitInteger, MVT::i1, 1, 
/*65650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65656*/           OPC_EmitInteger, MVT::i1, 0, 
/*65659*/           OPC_EmitInteger, MVT::i1, 0, 
/*65662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65668*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65684*/         /*Scope*/ 57, /*->65742*/
/*65685*/           OPC_CheckChild3Type, MVT::v4i32,
/*65687*/           OPC_RecordChild4, // #3 = $rsrc
/*65688*/           OPC_CheckChild4Type, MVT::v8i32,
/*65690*/           OPC_RecordChild5, // #4 = $dmask
/*65691*/           OPC_RecordChild6, // #5 = $glc
/*65692*/           OPC_RecordChild7, // #6 = $slc
/*65693*/           OPC_MoveChild, 8,
/*65695*/           OPC_RecordNode, // #7 = $lwe
/*65696*/           OPC_MoveParent,
/*65697*/           OPC_MoveChild, 9,
/*65699*/           OPC_RecordNode, // #8 = $da
/*65700*/           OPC_MoveParent,
/*65701*/           OPC_EmitMergeInputChains1_0,
/*65702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65705*/           OPC_EmitInteger, MVT::i1, 1, 
/*65708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65714*/           OPC_EmitInteger, MVT::i1, 0, 
/*65717*/           OPC_EmitInteger, MVT::i1, 0, 
/*65720*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65726*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 493:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65742*/         0, /*End of Scope*/
/*65743*/       0, /*End of Scope*/
/*65744*/     /*Scope*/ 37|128,4/*549*/, /*->66295*/
/*65746*/       OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*65749*/       OPC_RecordChild2, // #1 = $data
/*65750*/       OPC_Scope, 51|128,1/*179*/, /*->65932*/ // 3 children in Scope
/*65753*/         OPC_CheckChild2Type, MVT::f32,
/*65755*/         OPC_RecordChild3, // #2 = $addr
/*65756*/         OPC_Scope, 57, /*->65815*/ // 3 children in Scope
/*65758*/           OPC_CheckChild3Type, MVT::i32,
/*65760*/           OPC_RecordChild4, // #3 = $rsrc
/*65761*/           OPC_CheckChild4Type, MVT::v8i32,
/*65763*/           OPC_RecordChild5, // #4 = $dmask
/*65764*/           OPC_RecordChild6, // #5 = $glc
/*65765*/           OPC_RecordChild7, // #6 = $slc
/*65766*/           OPC_MoveChild, 8,
/*65768*/           OPC_RecordNode, // #7 = $lwe
/*65769*/           OPC_MoveParent,
/*65770*/           OPC_MoveChild, 9,
/*65772*/           OPC_RecordNode, // #8 = $da
/*65773*/           OPC_MoveParent,
/*65774*/           OPC_EmitMergeInputChains1_0,
/*65775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65778*/           OPC_EmitInteger, MVT::i1, 1, 
/*65781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65787*/           OPC_EmitInteger, MVT::i1, 0, 
/*65790*/           OPC_EmitInteger, MVT::i1, 0, 
/*65793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65799*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65815*/         /*Scope*/ 57, /*->65873*/
/*65816*/           OPC_CheckChild3Type, MVT::v2i32,
/*65818*/           OPC_RecordChild4, // #3 = $rsrc
/*65819*/           OPC_CheckChild4Type, MVT::v8i32,
/*65821*/           OPC_RecordChild5, // #4 = $dmask
/*65822*/           OPC_RecordChild6, // #5 = $glc
/*65823*/           OPC_RecordChild7, // #6 = $slc
/*65824*/           OPC_MoveChild, 8,
/*65826*/           OPC_RecordNode, // #7 = $lwe
/*65827*/           OPC_MoveParent,
/*65828*/           OPC_MoveChild, 9,
/*65830*/           OPC_RecordNode, // #8 = $da
/*65831*/           OPC_MoveParent,
/*65832*/           OPC_EmitMergeInputChains1_0,
/*65833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65836*/           OPC_EmitInteger, MVT::i1, 1, 
/*65839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65845*/           OPC_EmitInteger, MVT::i1, 0, 
/*65848*/           OPC_EmitInteger, MVT::i1, 0, 
/*65851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65857*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65873*/         /*Scope*/ 57, /*->65931*/
/*65874*/           OPC_CheckChild3Type, MVT::v4i32,
/*65876*/           OPC_RecordChild4, // #3 = $rsrc
/*65877*/           OPC_CheckChild4Type, MVT::v8i32,
/*65879*/           OPC_RecordChild5, // #4 = $dmask
/*65880*/           OPC_RecordChild6, // #5 = $glc
/*65881*/           OPC_RecordChild7, // #6 = $slc
/*65882*/           OPC_MoveChild, 8,
/*65884*/           OPC_RecordNode, // #7 = $lwe
/*65885*/           OPC_MoveParent,
/*65886*/           OPC_MoveChild, 9,
/*65888*/           OPC_RecordNode, // #8 = $da
/*65889*/           OPC_MoveParent,
/*65890*/           OPC_EmitMergeInputChains1_0,
/*65891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65894*/           OPC_EmitInteger, MVT::i1, 1, 
/*65897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65903*/           OPC_EmitInteger, MVT::i1, 0, 
/*65906*/           OPC_EmitInteger, MVT::i1, 0, 
/*65909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65915*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65931*/         0, /*End of Scope*/
/*65932*/       /*Scope*/ 51|128,1/*179*/, /*->66113*/
/*65934*/         OPC_CheckChild2Type, MVT::v2f32,
/*65936*/         OPC_RecordChild3, // #2 = $addr
/*65937*/         OPC_Scope, 57, /*->65996*/ // 3 children in Scope
/*65939*/           OPC_CheckChild3Type, MVT::i32,
/*65941*/           OPC_RecordChild4, // #3 = $rsrc
/*65942*/           OPC_CheckChild4Type, MVT::v8i32,
/*65944*/           OPC_RecordChild5, // #4 = $dmask
/*65945*/           OPC_RecordChild6, // #5 = $glc
/*65946*/           OPC_RecordChild7, // #6 = $slc
/*65947*/           OPC_MoveChild, 8,
/*65949*/           OPC_RecordNode, // #7 = $lwe
/*65950*/           OPC_MoveParent,
/*65951*/           OPC_MoveChild, 9,
/*65953*/           OPC_RecordNode, // #8 = $da
/*65954*/           OPC_MoveParent,
/*65955*/           OPC_EmitMergeInputChains1_0,
/*65956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65959*/           OPC_EmitInteger, MVT::i1, 1, 
/*65962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65968*/           OPC_EmitInteger, MVT::i1, 0, 
/*65971*/           OPC_EmitInteger, MVT::i1, 0, 
/*65974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65980*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65996*/         /*Scope*/ 57, /*->66054*/
/*65997*/           OPC_CheckChild3Type, MVT::v2i32,
/*65999*/           OPC_RecordChild4, // #3 = $rsrc
/*66000*/           OPC_CheckChild4Type, MVT::v8i32,
/*66002*/           OPC_RecordChild5, // #4 = $dmask
/*66003*/           OPC_RecordChild6, // #5 = $glc
/*66004*/           OPC_RecordChild7, // #6 = $slc
/*66005*/           OPC_MoveChild, 8,
/*66007*/           OPC_RecordNode, // #7 = $lwe
/*66008*/           OPC_MoveParent,
/*66009*/           OPC_MoveChild, 9,
/*66011*/           OPC_RecordNode, // #8 = $da
/*66012*/           OPC_MoveParent,
/*66013*/           OPC_EmitMergeInputChains1_0,
/*66014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66017*/           OPC_EmitInteger, MVT::i1, 1, 
/*66020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66026*/           OPC_EmitInteger, MVT::i1, 0, 
/*66029*/           OPC_EmitInteger, MVT::i1, 0, 
/*66032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66038*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66054*/         /*Scope*/ 57, /*->66112*/
/*66055*/           OPC_CheckChild3Type, MVT::v4i32,
/*66057*/           OPC_RecordChild4, // #3 = $rsrc
/*66058*/           OPC_CheckChild4Type, MVT::v8i32,
/*66060*/           OPC_RecordChild5, // #4 = $dmask
/*66061*/           OPC_RecordChild6, // #5 = $glc
/*66062*/           OPC_RecordChild7, // #6 = $slc
/*66063*/           OPC_MoveChild, 8,
/*66065*/           OPC_RecordNode, // #7 = $lwe
/*66066*/           OPC_MoveParent,
/*66067*/           OPC_MoveChild, 9,
/*66069*/           OPC_RecordNode, // #8 = $da
/*66070*/           OPC_MoveParent,
/*66071*/           OPC_EmitMergeInputChains1_0,
/*66072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66075*/           OPC_EmitInteger, MVT::i1, 1, 
/*66078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66084*/           OPC_EmitInteger, MVT::i1, 0, 
/*66087*/           OPC_EmitInteger, MVT::i1, 0, 
/*66090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66096*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66112*/         0, /*End of Scope*/
/*66113*/       /*Scope*/ 51|128,1/*179*/, /*->66294*/
/*66115*/         OPC_CheckChild2Type, MVT::v4f32,
/*66117*/         OPC_RecordChild3, // #2 = $addr
/*66118*/         OPC_Scope, 57, /*->66177*/ // 3 children in Scope
/*66120*/           OPC_CheckChild3Type, MVT::i32,
/*66122*/           OPC_RecordChild4, // #3 = $rsrc
/*66123*/           OPC_CheckChild4Type, MVT::v8i32,
/*66125*/           OPC_RecordChild5, // #4 = $dmask
/*66126*/           OPC_RecordChild6, // #5 = $glc
/*66127*/           OPC_RecordChild7, // #6 = $slc
/*66128*/           OPC_MoveChild, 8,
/*66130*/           OPC_RecordNode, // #7 = $lwe
/*66131*/           OPC_MoveParent,
/*66132*/           OPC_MoveChild, 9,
/*66134*/           OPC_RecordNode, // #8 = $da
/*66135*/           OPC_MoveParent,
/*66136*/           OPC_EmitMergeInputChains1_0,
/*66137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66140*/           OPC_EmitInteger, MVT::i1, 1, 
/*66143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66149*/           OPC_EmitInteger, MVT::i1, 0, 
/*66152*/           OPC_EmitInteger, MVT::i1, 0, 
/*66155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66161*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66177*/         /*Scope*/ 57, /*->66235*/
/*66178*/           OPC_CheckChild3Type, MVT::v2i32,
/*66180*/           OPC_RecordChild4, // #3 = $rsrc
/*66181*/           OPC_CheckChild4Type, MVT::v8i32,
/*66183*/           OPC_RecordChild5, // #4 = $dmask
/*66184*/           OPC_RecordChild6, // #5 = $glc
/*66185*/           OPC_RecordChild7, // #6 = $slc
/*66186*/           OPC_MoveChild, 8,
/*66188*/           OPC_RecordNode, // #7 = $lwe
/*66189*/           OPC_MoveParent,
/*66190*/           OPC_MoveChild, 9,
/*66192*/           OPC_RecordNode, // #8 = $da
/*66193*/           OPC_MoveParent,
/*66194*/           OPC_EmitMergeInputChains1_0,
/*66195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66198*/           OPC_EmitInteger, MVT::i1, 1, 
/*66201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66207*/           OPC_EmitInteger, MVT::i1, 0, 
/*66210*/           OPC_EmitInteger, MVT::i1, 0, 
/*66213*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66219*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66235*/         /*Scope*/ 57, /*->66293*/
/*66236*/           OPC_CheckChild3Type, MVT::v4i32,
/*66238*/           OPC_RecordChild4, // #3 = $rsrc
/*66239*/           OPC_CheckChild4Type, MVT::v8i32,
/*66241*/           OPC_RecordChild5, // #4 = $dmask
/*66242*/           OPC_RecordChild6, // #5 = $glc
/*66243*/           OPC_RecordChild7, // #6 = $slc
/*66244*/           OPC_MoveChild, 8,
/*66246*/           OPC_RecordNode, // #7 = $lwe
/*66247*/           OPC_MoveParent,
/*66248*/           OPC_MoveChild, 9,
/*66250*/           OPC_RecordNode, // #8 = $da
/*66251*/           OPC_MoveParent,
/*66252*/           OPC_EmitMergeInputChains1_0,
/*66253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*66256*/           OPC_EmitInteger, MVT::i1, 1, 
/*66259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*66262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66265*/           OPC_EmitInteger, MVT::i1, 0, 
/*66268*/           OPC_EmitInteger, MVT::i1, 0, 
/*66271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66277*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 494:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*66293*/         0, /*End of Scope*/
/*66294*/       0, /*End of Scope*/
/*66295*/     /*Scope*/ 114, /*->66410*/
/*66296*/       OPC_CheckChild1Integer, 24|128,48/*6168*/, 
/*66299*/       OPC_RecordChild2, // #1 = $src0
/*66300*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*66302*/       OPC_EmitMergeInputChains1_0,
/*66303*/       OPC_EmitInteger, MVT::i32, 0, 
/*66306*/       OPC_EmitInteger, MVT::i32, 0, 
/*66309*/       OPC_EmitInteger, MVT::i32, 1, 
/*66312*/       OPC_EmitInteger, MVT::i32, 0, 
/*66315*/       OPC_EmitInteger, MVT::i32, 0, 
/*66318*/       OPC_EmitInteger, MVT::i32, 0, 
/*66321*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*66324*/       OPC_EmitInteger, MVT::i32, 0, 
/*66327*/       OPC_EmitInteger, MVT::i32, 0, 
/*66330*/       OPC_EmitInteger, MVT::i32, 0, 
/*66333*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66345*/       OPC_EmitInteger, MVT::i32, 0, 
/*66348*/       OPC_EmitInteger, MVT::i32, 0, 
/*66351*/       OPC_EmitInteger, MVT::i32, 0, 
/*66354*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66366*/       OPC_EmitInteger, MVT::i32, 1, 
/*66369*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66372*/       OPC_EmitInteger, MVT::i32, 0, 
/*66375*/       OPC_EmitInteger, MVT::i32, 0, 
/*66378*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*66404*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6168:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*66410*/     0, /*End of Scope*/
/*66411*/   /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66590
/*66415*/     OPC_RecordMemRef,
/*66416*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*66417*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66418*/     OPC_Scope, 122, /*->66542*/ // 2 children in Scope
/*66420*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*66422*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->66482
/*66425*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66427*/         OPC_Scope, 23, /*->66452*/ // 2 children in Scope
/*66429*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66432*/           OPC_EmitMergeInputChains1_0,
/*66433*/           OPC_EmitInteger, MVT::i1, 1, 
/*66436*/           OPC_EmitInteger, MVT::i1, 0, 
/*66439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66452*/         /*Scope*/ 28, /*->66481*/
/*66453*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66456*/           OPC_EmitMergeInputChains1_0,
/*66457*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66460*/           OPC_EmitInteger, MVT::i1, 1, 
/*66463*/           OPC_EmitInteger, MVT::i1, 0, 
/*66466*/           OPC_EmitInteger, MVT::i1, 0, 
/*66469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66481*/         0, /*End of Scope*/
/*66482*/       /*SwitchType*/ 57, MVT::i64,// ->66541
/*66484*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66486*/         OPC_Scope, 23, /*->66511*/ // 2 children in Scope
/*66488*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66491*/           OPC_EmitMergeInputChains1_0,
/*66492*/           OPC_EmitInteger, MVT::i1, 1, 
/*66495*/           OPC_EmitInteger, MVT::i1, 0, 
/*66498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66511*/         /*Scope*/ 28, /*->66540*/
/*66512*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66515*/           OPC_EmitMergeInputChains1_0,
/*66516*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66519*/           OPC_EmitInteger, MVT::i1, 1, 
/*66522*/           OPC_EmitInteger, MVT::i1, 0, 
/*66525*/           OPC_EmitInteger, MVT::i1, 0, 
/*66528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66540*/         0, /*End of Scope*/
/*66541*/       0, // EndSwitchType
/*66542*/     /*Scope*/ 46, /*->66589*/
/*66543*/       OPC_CheckPredicate, 18, // Predicate_atomic_flat_load
/*66545*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66567
/*66548*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66550*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66553*/         OPC_EmitMergeInputChains1_0,
/*66554*/         OPC_EmitInteger, MVT::i1, 1, 
/*66557*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66567*/       /*SwitchType*/ 19, MVT::i64,// ->66588
/*66569*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66571*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66574*/         OPC_EmitMergeInputChains1_0,
/*66575*/         OPC_EmitInteger, MVT::i1, 1, 
/*66578*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$vaddr, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66588*/       0, // EndSwitchType
/*66589*/     0, /*End of Scope*/
/*66590*/   /*SwitchOpcode*/ 52|128,1/*180*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66774
/*66594*/     OPC_RecordMemRef,
/*66595*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66596*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66597*/     OPC_RecordChild2, // #2 = $val
/*66598*/     OPC_Scope, 86, /*->66686*/ // 2 children in Scope
/*66600*/       OPC_CheckChild2Type, MVT::i32,
/*66602*/       OPC_Scope, 59, /*->66663*/ // 2 children in Scope
/*66604*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66606*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66608*/         OPC_Scope, 23, /*->66633*/ // 2 children in Scope
/*66610*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66613*/           OPC_EmitMergeInputChains1_0,
/*66614*/           OPC_EmitInteger, MVT::i1, 1, 
/*66617*/           OPC_EmitInteger, MVT::i1, 0, 
/*66620*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66633*/         /*Scope*/ 28, /*->66662*/
/*66634*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66637*/           OPC_EmitMergeInputChains1_0,
/*66638*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66641*/           OPC_EmitInteger, MVT::i1, 1, 
/*66644*/           OPC_EmitInteger, MVT::i1, 0, 
/*66647*/           OPC_EmitInteger, MVT::i1, 0, 
/*66650*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66662*/         0, /*End of Scope*/
/*66663*/       /*Scope*/ 21, /*->66685*/
/*66664*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66666*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66668*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66671*/         OPC_EmitMergeInputChains1_0,
/*66672*/         OPC_EmitInteger, MVT::i1, 1, 
/*66675*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66685*/       0, /*End of Scope*/
/*66686*/     /*Scope*/ 86, /*->66773*/
/*66687*/       OPC_CheckChild2Type, MVT::i64,
/*66689*/       OPC_Scope, 59, /*->66750*/ // 2 children in Scope
/*66691*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66693*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66695*/         OPC_Scope, 23, /*->66720*/ // 2 children in Scope
/*66697*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66700*/           OPC_EmitMergeInputChains1_0,
/*66701*/           OPC_EmitInteger, MVT::i1, 1, 
/*66704*/           OPC_EmitInteger, MVT::i1, 0, 
/*66707*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66720*/         /*Scope*/ 28, /*->66749*/
/*66721*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66724*/           OPC_EmitMergeInputChains1_0,
/*66725*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66728*/           OPC_EmitInteger, MVT::i1, 1, 
/*66731*/           OPC_EmitInteger, MVT::i1, 0, 
/*66734*/           OPC_EmitInteger, MVT::i1, 0, 
/*66737*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66749*/         0, /*End of Scope*/
/*66750*/       /*Scope*/ 21, /*->66772*/
/*66751*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66753*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66755*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66758*/         OPC_EmitMergeInputChains1_0,
/*66759*/         OPC_EmitInteger, MVT::i1, 1, 
/*66762*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66772*/       0, /*End of Scope*/
/*66773*/     0, /*End of Scope*/
/*66774*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRL),// ->67229
/*66778*/     OPC_Scope, 22|128,1/*150*/, /*->66931*/ // 2 children in Scope
/*66781*/       OPC_MoveChild0,
/*66782*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*66785*/       OPC_RecordChild0, // #0 = $src
/*66786*/       OPC_MoveChild1,
/*66787*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66790*/       OPC_CheckChild0Integer, 32, 
/*66792*/       OPC_RecordChild1, // #1 = $width
/*66793*/       OPC_CheckType, MVT::i32,
/*66795*/       OPC_MoveParent,
/*66796*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*66798*/       OPC_MoveParent,
/*66799*/       OPC_MoveChild1,
/*66800*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66803*/       OPC_CheckChild0Integer, 32, 
/*66805*/       OPC_CheckChild1Same, 1,
/*66807*/       OPC_CheckType, MVT::i32,
/*66809*/       OPC_MoveParent,
/*66810*/       OPC_CheckType, MVT::i32,
/*66812*/       OPC_Scope, 101, /*->66915*/ // 2 children in Scope
/*66814*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66816*/         OPC_EmitInteger, MVT::i32, 0, 
/*66819*/         OPC_EmitInteger, MVT::i32, 0, 
/*66822*/         OPC_EmitInteger, MVT::i32, 0, 
/*66825*/         OPC_EmitInteger, MVT::i32, 0, 
/*66828*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66840*/         OPC_EmitInteger, MVT::i32, 0, 
/*66843*/         OPC_EmitInteger, MVT::i32, 0, 
/*66846*/         OPC_EmitInteger, MVT::i32, 0, 
/*66849*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66861*/         OPC_EmitInteger, MVT::i32, 0, 
/*66864*/         OPC_EmitInteger, MVT::i32, 0, 
/*66867*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66879*/         OPC_EmitInteger, MVT::i32, 1, 
/*66882*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66885*/         OPC_EmitInteger, MVT::i32, 0, 
/*66888*/         OPC_EmitInteger, MVT::i32, 0, 
/*66891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66915*/       /*Scope*/ 14, /*->66930*/
/*66916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66918*/         OPC_EmitInteger, MVT::i32, 0, 
/*66921*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66930*/       0, /*End of Scope*/
/*66931*/     /*Scope*/ 39|128,2/*295*/, /*->67228*/
/*66933*/       OPC_RecordChild0, // #0 = $src0
/*66934*/       OPC_RecordChild1, // #1 = $src1
/*66935*/       OPC_Scope, 108|128,1/*236*/, /*->67174*/ // 3 children in Scope
/*66938*/         OPC_CheckChild1Type, MVT::i32,
/*66940*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->67160
/*66944*/           OPC_Scope, 11, /*->66957*/ // 3 children in Scope
/*66946*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66948*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*66957*/           /*Scope*/ 100, /*->67058*/
/*66958*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66960*/             OPC_EmitInteger, MVT::i32, 0, 
/*66963*/             OPC_EmitInteger, MVT::i32, 0, 
/*66966*/             OPC_EmitInteger, MVT::i32, 1, 
/*66969*/             OPC_EmitInteger, MVT::i32, 0, 
/*66972*/             OPC_EmitInteger, MVT::i32, 0, 
/*66975*/             OPC_EmitInteger, MVT::i32, 0, 
/*66978*/             OPC_EmitInteger, MVT::i32, 0, 
/*66981*/             OPC_EmitInteger, MVT::i32, 0, 
/*66984*/             OPC_EmitInteger, MVT::i32, 0, 
/*66987*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66999*/             OPC_EmitInteger, MVT::i32, 0, 
/*67002*/             OPC_EmitInteger, MVT::i32, 0, 
/*67005*/             OPC_EmitInteger, MVT::i32, 0, 
/*67008*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67020*/             OPC_EmitInteger, MVT::i32, 1, 
/*67023*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67026*/             OPC_EmitInteger, MVT::i32, 0, 
/*67029*/             OPC_EmitInteger, MVT::i32, 0, 
/*67032*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67058*/           /*Scope*/ 100, /*->67159*/
/*67059*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67061*/             OPC_EmitInteger, MVT::i32, 0, 
/*67064*/             OPC_EmitInteger, MVT::i32, 0, 
/*67067*/             OPC_EmitInteger, MVT::i32, 1, 
/*67070*/             OPC_EmitInteger, MVT::i32, 0, 
/*67073*/             OPC_EmitInteger, MVT::i32, 0, 
/*67076*/             OPC_EmitInteger, MVT::i32, 0, 
/*67079*/             OPC_EmitInteger, MVT::i32, 0, 
/*67082*/             OPC_EmitInteger, MVT::i32, 0, 
/*67085*/             OPC_EmitInteger, MVT::i32, 0, 
/*67088*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67100*/             OPC_EmitInteger, MVT::i32, 0, 
/*67103*/             OPC_EmitInteger, MVT::i32, 0, 
/*67106*/             OPC_EmitInteger, MVT::i32, 0, 
/*67109*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67121*/             OPC_EmitInteger, MVT::i32, 1, 
/*67124*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67127*/             OPC_EmitInteger, MVT::i32, 0, 
/*67130*/             OPC_EmitInteger, MVT::i32, 0, 
/*67133*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67159*/           0, /*End of Scope*/
/*67160*/         /*SwitchType*/ 11, MVT::i64,// ->67173
/*67162*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67164*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*67173*/         0, // EndSwitchType
/*67174*/       /*Scope*/ 14, /*->67189*/
/*67175*/         OPC_CheckChild1Type, MVT::i16,
/*67177*/         OPC_CheckType, MVT::i16,
/*67179*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*67181*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*67189*/       /*Scope*/ 37, /*->67227*/
/*67190*/         OPC_CheckChild1Type, MVT::v2i16,
/*67192*/         OPC_CheckType, MVT::v2i16,
/*67194*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*67197*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*67200*/         OPC_EmitInteger, MVT::i32, 0, 
/*67203*/         OPC_EmitInteger, MVT::i32, 0, 
/*67206*/         OPC_EmitInteger, MVT::i32, 0, 
/*67209*/         OPC_EmitInteger, MVT::i32, 0, 
/*67212*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHRREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (srl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHRREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*67227*/       0, /*End of Scope*/
/*67228*/     0, /*End of Scope*/
/*67229*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRA),// ->67684
/*67233*/     OPC_Scope, 22|128,1/*150*/, /*->67386*/ // 2 children in Scope
/*67236*/       OPC_MoveChild0,
/*67237*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*67240*/       OPC_RecordChild0, // #0 = $src
/*67241*/       OPC_MoveChild1,
/*67242*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*67245*/       OPC_CheckChild0Integer, 32, 
/*67247*/       OPC_RecordChild1, // #1 = $width
/*67248*/       OPC_CheckType, MVT::i32,
/*67250*/       OPC_MoveParent,
/*67251*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*67253*/       OPC_MoveParent,
/*67254*/       OPC_MoveChild1,
/*67255*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*67258*/       OPC_CheckChild0Integer, 32, 
/*67260*/       OPC_CheckChild1Same, 1,
/*67262*/       OPC_CheckType, MVT::i32,
/*67264*/       OPC_MoveParent,
/*67265*/       OPC_CheckType, MVT::i32,
/*67267*/       OPC_Scope, 101, /*->67370*/ // 2 children in Scope
/*67269*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67271*/         OPC_EmitInteger, MVT::i32, 0, 
/*67274*/         OPC_EmitInteger, MVT::i32, 0, 
/*67277*/         OPC_EmitInteger, MVT::i32, 0, 
/*67280*/         OPC_EmitInteger, MVT::i32, 0, 
/*67283*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67295*/         OPC_EmitInteger, MVT::i32, 0, 
/*67298*/         OPC_EmitInteger, MVT::i32, 0, 
/*67301*/         OPC_EmitInteger, MVT::i32, 0, 
/*67304*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67316*/         OPC_EmitInteger, MVT::i32, 0, 
/*67319*/         OPC_EmitInteger, MVT::i32, 0, 
/*67322*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67334*/         OPC_EmitInteger, MVT::i32, 1, 
/*67337*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67340*/         OPC_EmitInteger, MVT::i32, 0, 
/*67343*/         OPC_EmitInteger, MVT::i32, 0, 
/*67346*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_INT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*67370*/       /*Scope*/ 14, /*->67385*/
/*67371*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67373*/         OPC_EmitInteger, MVT::i32, 0, 
/*67376*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_I32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*67385*/       0, /*End of Scope*/
/*67386*/     /*Scope*/ 39|128,2/*295*/, /*->67683*/
/*67388*/       OPC_RecordChild0, // #0 = $src0
/*67389*/       OPC_RecordChild1, // #1 = $src1
/*67390*/       OPC_Scope, 108|128,1/*236*/, /*->67629*/ // 3 children in Scope
/*67393*/         OPC_CheckChild1Type, MVT::i32,
/*67395*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->67615
/*67399*/           OPC_Scope, 11, /*->67412*/ // 3 children in Scope
/*67401*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67403*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*67412*/           /*Scope*/ 100, /*->67513*/
/*67413*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*67415*/             OPC_EmitInteger, MVT::i32, 0, 
/*67418*/             OPC_EmitInteger, MVT::i32, 0, 
/*67421*/             OPC_EmitInteger, MVT::i32, 1, 
/*67424*/             OPC_EmitInteger, MVT::i32, 0, 
/*67427*/             OPC_EmitInteger, MVT::i32, 0, 
/*67430*/             OPC_EmitInteger, MVT::i32, 0, 
/*67433*/             OPC_EmitInteger, MVT::i32, 0, 
/*67436*/             OPC_EmitInteger, MVT::i32, 0, 
/*67439*/             OPC_EmitInteger, MVT::i32, 0, 
/*67442*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67454*/             OPC_EmitInteger, MVT::i32, 0, 
/*67457*/             OPC_EmitInteger, MVT::i32, 0, 
/*67460*/             OPC_EmitInteger, MVT::i32, 0, 
/*67463*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67475*/             OPC_EmitInteger, MVT::i32, 1, 
/*67478*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67481*/             OPC_EmitInteger, MVT::i32, 0, 
/*67484*/             OPC_EmitInteger, MVT::i32, 0, 
/*67487*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67513*/           /*Scope*/ 100, /*->67614*/
/*67514*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67516*/             OPC_EmitInteger, MVT::i32, 0, 
/*67519*/             OPC_EmitInteger, MVT::i32, 0, 
/*67522*/             OPC_EmitInteger, MVT::i32, 1, 
/*67525*/             OPC_EmitInteger, MVT::i32, 0, 
/*67528*/             OPC_EmitInteger, MVT::i32, 0, 
/*67531*/             OPC_EmitInteger, MVT::i32, 0, 
/*67534*/             OPC_EmitInteger, MVT::i32, 0, 
/*67537*/             OPC_EmitInteger, MVT::i32, 0, 
/*67540*/             OPC_EmitInteger, MVT::i32, 0, 
/*67543*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67555*/             OPC_EmitInteger, MVT::i32, 0, 
/*67558*/             OPC_EmitInteger, MVT::i32, 0, 
/*67561*/             OPC_EmitInteger, MVT::i32, 0, 
/*67564*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67576*/             OPC_EmitInteger, MVT::i32, 1, 
/*67579*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67582*/             OPC_EmitInteger, MVT::i32, 0, 
/*67585*/             OPC_EmitInteger, MVT::i32, 0, 
/*67588*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67614*/           0, /*End of Scope*/
/*67615*/         /*SwitchType*/ 11, MVT::i64,// ->67628
/*67617*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67619*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*67628*/         0, // EndSwitchType
/*67629*/       /*Scope*/ 14, /*->67644*/
/*67630*/         OPC_CheckChild1Type, MVT::i16,
/*67632*/         OPC_CheckType, MVT::i16,
/*67634*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*67636*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*67644*/       /*Scope*/ 37, /*->67682*/
/*67645*/         OPC_CheckChild1Type, MVT::v2i16,
/*67647*/         OPC_CheckType, MVT::v2i16,
/*67649*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*67652*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*67655*/         OPC_EmitInteger, MVT::i32, 0, 
/*67658*/         OPC_EmitInteger, MVT::i32, 0, 
/*67661*/         OPC_EmitInteger, MVT::i32, 0, 
/*67664*/         OPC_EmitInteger, MVT::i32, 0, 
/*67667*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ASHRREV_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (sra:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_ASHRREV_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*67682*/       0, /*End of Scope*/
/*67683*/     0, /*End of Scope*/
/*67684*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->68035
/*67688*/     OPC_RecordMemRef,
/*67689*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*67690*/     OPC_Scope, 84, /*->67776*/ // 3 children in Scope
/*67692*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67693*/       OPC_RecordChild2, // #2 = $vdata_in
/*67694*/       OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67696*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67736
/*67699*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67701*/         OPC_Scope, 16, /*->67719*/ // 2 children in Scope
/*67703*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67706*/           OPC_EmitMergeInputChains1_0,
/*67707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67719*/         /*Scope*/ 15, /*->67735*/
/*67720*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67723*/           OPC_EmitMergeInputChains1_0,
/*67724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67735*/         0, /*End of Scope*/
/*67736*/       /*SwitchType*/ 37, MVT::i64,// ->67775
/*67738*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67740*/         OPC_Scope, 16, /*->67758*/ // 2 children in Scope
/*67742*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67745*/           OPC_EmitMergeInputChains1_0,
/*67746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67758*/         /*Scope*/ 15, /*->67774*/
/*67759*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67762*/           OPC_EmitMergeInputChains1_0,
/*67763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67774*/         0, /*End of Scope*/
/*67775*/       0, // EndSwitchType
/*67776*/     /*Scope*/ 55, /*->67832*/
/*67777*/       OPC_CaptureGlueInput,
/*67778*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67779*/       OPC_RecordChild2, // #2 = $value
/*67780*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_swap_local
/*67782*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67807
/*67785*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67787*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67790*/         OPC_EmitMergeInputChains1_0,
/*67791*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67794*/         OPC_EmitInteger, MVT::i1, 0, 
/*67797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67807*/       /*SwitchType*/ 22, MVT::i64,// ->67831
/*67809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67811*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67814*/         OPC_EmitMergeInputChains1_0,
/*67815*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67818*/         OPC_EmitInteger, MVT::i1, 0, 
/*67821*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67831*/       0, // EndSwitchType
/*67832*/     /*Scope*/ 72|128,1/*200*/, /*->68034*/
/*67834*/       OPC_RecordChild1, // #1 = $ptr
/*67835*/       OPC_Scope, 110, /*->67947*/ // 2 children in Scope
/*67837*/         OPC_CheckChild1Type, MVT::i32,
/*67839*/         OPC_RecordChild2, // #2 = $data
/*67840*/         OPC_CheckType, MVT::i32,
/*67842*/         OPC_Scope, 42, /*->67886*/ // 2 children in Scope
/*67844*/           OPC_CheckPredicate, 32, // Predicate_atomic_swap_global_noret
/*67846*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67848*/           OPC_EmitMergeInputChains1_0,
/*67849*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*67855*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67858*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*67867*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*67875*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67878*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_swap_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*67886*/         /*Scope*/ 59, /*->67946*/
/*67887*/           OPC_CheckPredicate, 17, // Predicate_atomic_swap_local
/*67889*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67891*/           OPC_EmitMergeInputChains1_0,
/*67892*/           OPC_EmitInteger, MVT::i32, 0, 
/*67895*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67907*/           OPC_EmitInteger, MVT::i32, 0, 
/*67910*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67922*/           OPC_EmitInteger, MVT::i32, 1, 
/*67925*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67928*/           OPC_EmitInteger, MVT::i32, 0, 
/*67931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                    // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67946*/         0, /*End of Scope*/
/*67947*/       /*Scope*/ 85, /*->68033*/
/*67948*/         OPC_RecordChild2, // #2 = $vdata
/*67949*/         OPC_Scope, 40, /*->67991*/ // 2 children in Scope
/*67951*/           OPC_CheckPredicate, 33, // Predicate_atomic_swap_flat
/*67953*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67972
/*67956*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67958*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*67961*/             OPC_EmitMergeInputChains1_0,
/*67962*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*67972*/           /*SwitchType*/ 16, MVT::i64,// ->67990
/*67974*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67976*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*67979*/             OPC_EmitMergeInputChains1_0,
/*67980*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*67990*/           0, // EndSwitchType
/*67991*/         /*Scope*/ 40, /*->68032*/
/*67992*/           OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67994*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68013
/*67997*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67999*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68002*/             OPC_EmitMergeInputChains1_0,
/*68003*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*68013*/           /*SwitchType*/ 16, MVT::i64,// ->68031
/*68015*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68017*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68020*/             OPC_EmitMergeInputChains1_0,
/*68021*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*68031*/           0, // EndSwitchType
/*68032*/         0, /*End of Scope*/
/*68033*/       0, /*End of Scope*/
/*68034*/     0, /*End of Scope*/
/*68035*/   /*SwitchOpcode*/ 104|128,3/*488*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->68527
/*68039*/     OPC_RecordMemRef,
/*68040*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*68041*/     OPC_Scope, 84, /*->68127*/ // 3 children in Scope
/*68043*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68044*/       OPC_RecordChild2, // #2 = $vdata_in
/*68045*/       OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*68047*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68087
/*68050*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68052*/         OPC_Scope, 16, /*->68070*/ // 2 children in Scope
/*68054*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68057*/           OPC_EmitMergeInputChains1_0,
/*68058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68070*/         /*Scope*/ 15, /*->68086*/
/*68071*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68074*/           OPC_EmitMergeInputChains1_0,
/*68075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68086*/         0, /*End of Scope*/
/*68087*/       /*SwitchType*/ 37, MVT::i64,// ->68126
/*68089*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68091*/         OPC_Scope, 16, /*->68109*/ // 2 children in Scope
/*68093*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68096*/           OPC_EmitMergeInputChains1_0,
/*68097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68109*/         /*Scope*/ 15, /*->68125*/
/*68110*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68113*/           OPC_EmitMergeInputChains1_0,
/*68114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68125*/         0, /*End of Scope*/
/*68126*/       0, // EndSwitchType
/*68127*/     /*Scope*/ 55, /*->68183*/
/*68128*/       OPC_CaptureGlueInput,
/*68129*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68130*/       OPC_RecordChild2, // #2 = $value
/*68131*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_add_local
/*68133*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68158
/*68136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68138*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68141*/         OPC_EmitMergeInputChains1_0,
/*68142*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68145*/         OPC_EmitInteger, MVT::i1, 0, 
/*68148*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68158*/       /*SwitchType*/ 22, MVT::i64,// ->68182
/*68160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68162*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68165*/         OPC_EmitMergeInputChains1_0,
/*68166*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68169*/         OPC_EmitInteger, MVT::i1, 0, 
/*68172*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68182*/       0, // EndSwitchType
/*68183*/     /*Scope*/ 85|128,2/*341*/, /*->68526*/
/*68185*/       OPC_RecordChild1, // #1 = $ptr
/*68186*/       OPC_Scope, 122|128,1/*250*/, /*->68439*/ // 2 children in Scope
/*68189*/         OPC_CheckChild1Type, MVT::i32,
/*68191*/         OPC_CheckType, MVT::i32,
/*68193*/         OPC_Scope, 63, /*->68258*/ // 3 children in Scope
/*68195*/           OPC_CheckChild2Integer, 1, 
/*68197*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*68199*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68201*/           OPC_EmitMergeInputChains1_0,
/*68202*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68208*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68220*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68227*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68230*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68239*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68247*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68250*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68258*/         /*Scope*/ 72, /*->68331*/
/*68259*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68270*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*68272*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68274*/           OPC_EmitMergeInputChains1_0,
/*68275*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68281*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68293*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68300*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68303*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68312*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68323*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68331*/         /*Scope*/ 106, /*->68438*/
/*68332*/           OPC_RecordChild2, // #2 = $data
/*68333*/           OPC_Scope, 42, /*->68377*/ // 2 children in Scope
/*68335*/             OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*68337*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68339*/             OPC_EmitMergeInputChains1_0,
/*68340*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68346*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68349*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68358*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68366*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68369*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_add_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_ADD_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68377*/           /*Scope*/ 59, /*->68437*/
/*68378*/             OPC_CheckPredicate, 17, // Predicate_atomic_load_add_local
/*68380*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68382*/             OPC_EmitMergeInputChains1_0,
/*68383*/             OPC_EmitInteger, MVT::i32, 0, 
/*68386*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68398*/             OPC_EmitInteger, MVT::i32, 0, 
/*68401*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68413*/             OPC_EmitInteger, MVT::i32, 1, 
/*68416*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68419*/             OPC_EmitInteger, MVT::i32, 0, 
/*68422*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68437*/           0, /*End of Scope*/
/*68438*/         0, /*End of Scope*/
/*68439*/       /*Scope*/ 85, /*->68525*/
/*68440*/         OPC_RecordChild2, // #2 = $vdata
/*68441*/         OPC_Scope, 40, /*->68483*/ // 2 children in Scope
/*68443*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_flat
/*68445*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68464
/*68448*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68450*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68453*/             OPC_EmitMergeInputChains1_0,
/*68454*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*68464*/           /*SwitchType*/ 16, MVT::i64,// ->68482
/*68466*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68468*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68471*/             OPC_EmitMergeInputChains1_0,
/*68472*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*68482*/           0, // EndSwitchType
/*68483*/         /*Scope*/ 40, /*->68524*/
/*68484*/           OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*68486*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68505
/*68489*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68491*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68494*/             OPC_EmitMergeInputChains1_0,
/*68495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*68505*/           /*SwitchType*/ 16, MVT::i64,// ->68523
/*68507*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68509*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68512*/             OPC_EmitMergeInputChains1_0,
/*68513*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*68523*/           0, // EndSwitchType
/*68524*/         0, /*End of Scope*/
/*68525*/       0, /*End of Scope*/
/*68526*/     0, /*End of Scope*/
/*68527*/   /*SwitchOpcode*/ 104|128,3/*488*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->69019
/*68531*/     OPC_RecordMemRef,
/*68532*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*68533*/     OPC_Scope, 84, /*->68619*/ // 3 children in Scope
/*68535*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68536*/       OPC_RecordChild2, // #2 = $vdata_in
/*68537*/       OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68539*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68579
/*68542*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68544*/         OPC_Scope, 16, /*->68562*/ // 2 children in Scope
/*68546*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68549*/           OPC_EmitMergeInputChains1_0,
/*68550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68562*/         /*Scope*/ 15, /*->68578*/
/*68563*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68566*/           OPC_EmitMergeInputChains1_0,
/*68567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68578*/         0, /*End of Scope*/
/*68579*/       /*SwitchType*/ 37, MVT::i64,// ->68618
/*68581*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68583*/         OPC_Scope, 16, /*->68601*/ // 2 children in Scope
/*68585*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68588*/           OPC_EmitMergeInputChains1_0,
/*68589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68601*/         /*Scope*/ 15, /*->68617*/
/*68602*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68605*/           OPC_EmitMergeInputChains1_0,
/*68606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68617*/         0, /*End of Scope*/
/*68618*/       0, // EndSwitchType
/*68619*/     /*Scope*/ 55, /*->68675*/
/*68620*/       OPC_CaptureGlueInput,
/*68621*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68622*/       OPC_RecordChild2, // #2 = $value
/*68623*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_sub_local
/*68625*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68650
/*68628*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68630*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68633*/         OPC_EmitMergeInputChains1_0,
/*68634*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68637*/         OPC_EmitInteger, MVT::i1, 0, 
/*68640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68650*/       /*SwitchType*/ 22, MVT::i64,// ->68674
/*68652*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68654*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68657*/         OPC_EmitMergeInputChains1_0,
/*68658*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68661*/         OPC_EmitInteger, MVT::i1, 0, 
/*68664*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68674*/       0, // EndSwitchType
/*68675*/     /*Scope*/ 85|128,2/*341*/, /*->69018*/
/*68677*/       OPC_RecordChild1, // #1 = $ptr
/*68678*/       OPC_Scope, 122|128,1/*250*/, /*->68931*/ // 2 children in Scope
/*68681*/         OPC_CheckChild1Type, MVT::i32,
/*68683*/         OPC_CheckType, MVT::i32,
/*68685*/         OPC_Scope, 72, /*->68759*/ // 3 children in Scope
/*68687*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68698*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*68700*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68702*/           OPC_EmitMergeInputChains1_0,
/*68703*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68709*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68721*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68728*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68731*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68740*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68748*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68751*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68759*/         /*Scope*/ 63, /*->68823*/
/*68760*/           OPC_CheckChild2Integer, 1, 
/*68762*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*68764*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68766*/           OPC_EmitMergeInputChains1_0,
/*68767*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68773*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68785*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68792*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68795*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68804*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68812*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68815*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68823*/         /*Scope*/ 106, /*->68930*/
/*68824*/           OPC_RecordChild2, // #2 = $data
/*68825*/           OPC_Scope, 42, /*->68869*/ // 2 children in Scope
/*68827*/             OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*68829*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68831*/             OPC_EmitMergeInputChains1_0,
/*68832*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68838*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68841*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68850*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68858*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68861*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_SUB_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68869*/           /*Scope*/ 59, /*->68929*/
/*68870*/             OPC_CheckPredicate, 17, // Predicate_atomic_load_sub_local
/*68872*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68874*/             OPC_EmitMergeInputChains1_0,
/*68875*/             OPC_EmitInteger, MVT::i32, 0, 
/*68878*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68890*/             OPC_EmitInteger, MVT::i32, 0, 
/*68893*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68905*/             OPC_EmitInteger, MVT::i32, 1, 
/*68908*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68911*/             OPC_EmitInteger, MVT::i32, 0, 
/*68914*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68929*/           0, /*End of Scope*/
/*68930*/         0, /*End of Scope*/
/*68931*/       /*Scope*/ 85, /*->69017*/
/*68932*/         OPC_RecordChild2, // #2 = $vdata
/*68933*/         OPC_Scope, 40, /*->68975*/ // 2 children in Scope
/*68935*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_flat
/*68937*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68956
/*68940*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68942*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68945*/             OPC_EmitMergeInputChains1_0,
/*68946*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*68956*/           /*SwitchType*/ 16, MVT::i64,// ->68974
/*68958*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68960*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68963*/             OPC_EmitMergeInputChains1_0,
/*68964*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*68974*/           0, // EndSwitchType
/*68975*/         /*Scope*/ 40, /*->69016*/
/*68976*/           OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68978*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68997
/*68981*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68983*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*68986*/             OPC_EmitMergeInputChains1_0,
/*68987*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*68997*/           /*SwitchType*/ 16, MVT::i64,// ->69015
/*68999*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69001*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69004*/             OPC_EmitMergeInputChains1_0,
/*69005*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*69015*/           0, // EndSwitchType
/*69016*/         0, /*End of Scope*/
/*69017*/       0, /*End of Scope*/
/*69018*/     0, /*End of Scope*/
/*69019*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->69370
/*69023*/     OPC_RecordMemRef,
/*69024*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*69025*/     OPC_Scope, 84, /*->69111*/ // 3 children in Scope
/*69027*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69028*/       OPC_RecordChild2, // #2 = $vdata_in
/*69029*/       OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*69031*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69071
/*69034*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69036*/         OPC_Scope, 16, /*->69054*/ // 2 children in Scope
/*69038*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69041*/           OPC_EmitMergeInputChains1_0,
/*69042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69054*/         /*Scope*/ 15, /*->69070*/
/*69055*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69058*/           OPC_EmitMergeInputChains1_0,
/*69059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69070*/         0, /*End of Scope*/
/*69071*/       /*SwitchType*/ 37, MVT::i64,// ->69110
/*69073*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69075*/         OPC_Scope, 16, /*->69093*/ // 2 children in Scope
/*69077*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69080*/           OPC_EmitMergeInputChains1_0,
/*69081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69093*/         /*Scope*/ 15, /*->69109*/
/*69094*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69097*/           OPC_EmitMergeInputChains1_0,
/*69098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69109*/         0, /*End of Scope*/
/*69110*/       0, // EndSwitchType
/*69111*/     /*Scope*/ 55, /*->69167*/
/*69112*/       OPC_CaptureGlueInput,
/*69113*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69114*/       OPC_RecordChild2, // #2 = $value
/*69115*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_min_local
/*69117*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69142
/*69120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69122*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69125*/         OPC_EmitMergeInputChains1_0,
/*69126*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69129*/         OPC_EmitInteger, MVT::i1, 0, 
/*69132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69142*/       /*SwitchType*/ 22, MVT::i64,// ->69166
/*69144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69146*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69149*/         OPC_EmitMergeInputChains1_0,
/*69150*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69166*/       0, // EndSwitchType
/*69167*/     /*Scope*/ 72|128,1/*200*/, /*->69369*/
/*69169*/       OPC_RecordChild1, // #1 = $ptr
/*69170*/       OPC_Scope, 110, /*->69282*/ // 2 children in Scope
/*69172*/         OPC_CheckChild1Type, MVT::i32,
/*69174*/         OPC_RecordChild2, // #2 = $data
/*69175*/         OPC_CheckType, MVT::i32,
/*69177*/         OPC_Scope, 42, /*->69221*/ // 2 children in Scope
/*69179*/           OPC_CheckPredicate, 32, // Predicate_atomic_min_global_noret
/*69181*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69183*/           OPC_EmitMergeInputChains1_0,
/*69184*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69190*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69193*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69202*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69210*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69213*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_min_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69221*/         /*Scope*/ 59, /*->69281*/
/*69222*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_min_local
/*69224*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69226*/           OPC_EmitMergeInputChains1_0,
/*69227*/           OPC_EmitInteger, MVT::i32, 0, 
/*69230*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69242*/           OPC_EmitInteger, MVT::i32, 0, 
/*69245*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69257*/           OPC_EmitInteger, MVT::i32, 1, 
/*69260*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69263*/           OPC_EmitInteger, MVT::i32, 0, 
/*69266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                    // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69281*/         0, /*End of Scope*/
/*69282*/       /*Scope*/ 85, /*->69368*/
/*69283*/         OPC_RecordChild2, // #2 = $vdata
/*69284*/         OPC_Scope, 40, /*->69326*/ // 2 children in Scope
/*69286*/           OPC_CheckPredicate, 33, // Predicate_atomic_min_flat
/*69288*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69307
/*69291*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69293*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69296*/             OPC_EmitMergeInputChains1_0,
/*69297*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*69307*/           /*SwitchType*/ 16, MVT::i64,// ->69325
/*69309*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69311*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69314*/             OPC_EmitMergeInputChains1_0,
/*69315*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*69325*/           0, // EndSwitchType
/*69326*/         /*Scope*/ 40, /*->69367*/
/*69327*/           OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*69329*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69348
/*69332*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69334*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69337*/             OPC_EmitMergeInputChains1_0,
/*69338*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*69348*/           /*SwitchType*/ 16, MVT::i64,// ->69366
/*69350*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69352*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69355*/             OPC_EmitMergeInputChains1_0,
/*69356*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*69366*/           0, // EndSwitchType
/*69367*/         0, /*End of Scope*/
/*69368*/       0, /*End of Scope*/
/*69369*/     0, /*End of Scope*/
/*69370*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->69721
/*69374*/     OPC_RecordMemRef,
/*69375*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*69376*/     OPC_Scope, 84, /*->69462*/ // 3 children in Scope
/*69378*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69379*/       OPC_RecordChild2, // #2 = $vdata_in
/*69380*/       OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*69382*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69422
/*69385*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69387*/         OPC_Scope, 16, /*->69405*/ // 2 children in Scope
/*69389*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69392*/           OPC_EmitMergeInputChains1_0,
/*69393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69405*/         /*Scope*/ 15, /*->69421*/
/*69406*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69409*/           OPC_EmitMergeInputChains1_0,
/*69410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69421*/         0, /*End of Scope*/
/*69422*/       /*SwitchType*/ 37, MVT::i64,// ->69461
/*69424*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69426*/         OPC_Scope, 16, /*->69444*/ // 2 children in Scope
/*69428*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69431*/           OPC_EmitMergeInputChains1_0,
/*69432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69444*/         /*Scope*/ 15, /*->69460*/
/*69445*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69448*/           OPC_EmitMergeInputChains1_0,
/*69449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69460*/         0, /*End of Scope*/
/*69461*/       0, // EndSwitchType
/*69462*/     /*Scope*/ 55, /*->69518*/
/*69463*/       OPC_CaptureGlueInput,
/*69464*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69465*/       OPC_RecordChild2, // #2 = $value
/*69466*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_umin_local
/*69468*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69493
/*69471*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69473*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69476*/         OPC_EmitMergeInputChains1_0,
/*69477*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69480*/         OPC_EmitInteger, MVT::i1, 0, 
/*69483*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69493*/       /*SwitchType*/ 22, MVT::i64,// ->69517
/*69495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69497*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69500*/         OPC_EmitMergeInputChains1_0,
/*69501*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69504*/         OPC_EmitInteger, MVT::i1, 0, 
/*69507*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69517*/       0, // EndSwitchType
/*69518*/     /*Scope*/ 72|128,1/*200*/, /*->69720*/
/*69520*/       OPC_RecordChild1, // #1 = $ptr
/*69521*/       OPC_Scope, 110, /*->69633*/ // 2 children in Scope
/*69523*/         OPC_CheckChild1Type, MVT::i32,
/*69525*/         OPC_RecordChild2, // #2 = $data
/*69526*/         OPC_CheckType, MVT::i32,
/*69528*/         OPC_Scope, 42, /*->69572*/ // 2 children in Scope
/*69530*/           OPC_CheckPredicate, 32, // Predicate_atomic_umin_global_noret
/*69532*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69534*/           OPC_EmitMergeInputChains1_0,
/*69535*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69541*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69544*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69553*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69561*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69564*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umin_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69572*/         /*Scope*/ 59, /*->69632*/
/*69573*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_umin_local
/*69575*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69577*/           OPC_EmitMergeInputChains1_0,
/*69578*/           OPC_EmitInteger, MVT::i32, 0, 
/*69581*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69593*/           OPC_EmitInteger, MVT::i32, 0, 
/*69596*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69608*/           OPC_EmitInteger, MVT::i32, 1, 
/*69611*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69614*/           OPC_EmitInteger, MVT::i32, 0, 
/*69617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                    // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69632*/         0, /*End of Scope*/
/*69633*/       /*Scope*/ 85, /*->69719*/
/*69634*/         OPC_RecordChild2, // #2 = $vdata
/*69635*/         OPC_Scope, 40, /*->69677*/ // 2 children in Scope
/*69637*/           OPC_CheckPredicate, 33, // Predicate_atomic_umin_flat
/*69639*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69658
/*69642*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69644*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69647*/             OPC_EmitMergeInputChains1_0,
/*69648*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*69658*/           /*SwitchType*/ 16, MVT::i64,// ->69676
/*69660*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69662*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69665*/             OPC_EmitMergeInputChains1_0,
/*69666*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*69676*/           0, // EndSwitchType
/*69677*/         /*Scope*/ 40, /*->69718*/
/*69678*/           OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*69680*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69699
/*69683*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69685*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69688*/             OPC_EmitMergeInputChains1_0,
/*69689*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*69699*/           /*SwitchType*/ 16, MVT::i64,// ->69717
/*69701*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69703*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69706*/             OPC_EmitMergeInputChains1_0,
/*69707*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*69717*/           0, // EndSwitchType
/*69718*/         0, /*End of Scope*/
/*69719*/       0, /*End of Scope*/
/*69720*/     0, /*End of Scope*/
/*69721*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->70072
/*69725*/     OPC_RecordMemRef,
/*69726*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*69727*/     OPC_Scope, 84, /*->69813*/ // 3 children in Scope
/*69729*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69730*/       OPC_RecordChild2, // #2 = $vdata_in
/*69731*/       OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*69733*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69773
/*69736*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69738*/         OPC_Scope, 16, /*->69756*/ // 2 children in Scope
/*69740*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69743*/           OPC_EmitMergeInputChains1_0,
/*69744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69756*/         /*Scope*/ 15, /*->69772*/
/*69757*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69760*/           OPC_EmitMergeInputChains1_0,
/*69761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69772*/         0, /*End of Scope*/
/*69773*/       /*SwitchType*/ 37, MVT::i64,// ->69812
/*69775*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69777*/         OPC_Scope, 16, /*->69795*/ // 2 children in Scope
/*69779*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69782*/           OPC_EmitMergeInputChains1_0,
/*69783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69795*/         /*Scope*/ 15, /*->69811*/
/*69796*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69799*/           OPC_EmitMergeInputChains1_0,
/*69800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69811*/         0, /*End of Scope*/
/*69812*/       0, // EndSwitchType
/*69813*/     /*Scope*/ 55, /*->69869*/
/*69814*/       OPC_CaptureGlueInput,
/*69815*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69816*/       OPC_RecordChild2, // #2 = $value
/*69817*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_max_local
/*69819*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69844
/*69822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69824*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69827*/         OPC_EmitMergeInputChains1_0,
/*69828*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69831*/         OPC_EmitInteger, MVT::i1, 0, 
/*69834*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69844*/       /*SwitchType*/ 22, MVT::i64,// ->69868
/*69846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69848*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69851*/         OPC_EmitMergeInputChains1_0,
/*69852*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69855*/         OPC_EmitInteger, MVT::i1, 0, 
/*69858*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69868*/       0, // EndSwitchType
/*69869*/     /*Scope*/ 72|128,1/*200*/, /*->70071*/
/*69871*/       OPC_RecordChild1, // #1 = $ptr
/*69872*/       OPC_Scope, 110, /*->69984*/ // 2 children in Scope
/*69874*/         OPC_CheckChild1Type, MVT::i32,
/*69876*/         OPC_RecordChild2, // #2 = $data
/*69877*/         OPC_CheckType, MVT::i32,
/*69879*/         OPC_Scope, 42, /*->69923*/ // 2 children in Scope
/*69881*/           OPC_CheckPredicate, 32, // Predicate_atomic_max_global_noret
/*69883*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69885*/           OPC_EmitMergeInputChains1_0,
/*69886*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69892*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69895*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69904*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69912*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69915*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_max_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69923*/         /*Scope*/ 59, /*->69983*/
/*69924*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_max_local
/*69926*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69928*/           OPC_EmitMergeInputChains1_0,
/*69929*/           OPC_EmitInteger, MVT::i32, 0, 
/*69932*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69944*/           OPC_EmitInteger, MVT::i32, 0, 
/*69947*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69959*/           OPC_EmitInteger, MVT::i32, 1, 
/*69962*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69965*/           OPC_EmitInteger, MVT::i32, 0, 
/*69968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                    // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69983*/         0, /*End of Scope*/
/*69984*/       /*Scope*/ 85, /*->70070*/
/*69985*/         OPC_RecordChild2, // #2 = $vdata
/*69986*/         OPC_Scope, 40, /*->70028*/ // 2 children in Scope
/*69988*/           OPC_CheckPredicate, 33, // Predicate_atomic_max_flat
/*69990*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70009
/*69993*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69995*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*69998*/             OPC_EmitMergeInputChains1_0,
/*69999*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70009*/           /*SwitchType*/ 16, MVT::i64,// ->70027
/*70011*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70013*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70016*/             OPC_EmitMergeInputChains1_0,
/*70017*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70027*/           0, // EndSwitchType
/*70028*/         /*Scope*/ 40, /*->70069*/
/*70029*/           OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*70031*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70050
/*70034*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70036*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70039*/             OPC_EmitMergeInputChains1_0,
/*70040*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*70050*/           /*SwitchType*/ 16, MVT::i64,// ->70068
/*70052*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70054*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70057*/             OPC_EmitMergeInputChains1_0,
/*70058*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*70068*/           0, // EndSwitchType
/*70069*/         0, /*End of Scope*/
/*70070*/       0, /*End of Scope*/
/*70071*/     0, /*End of Scope*/
/*70072*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->70423
/*70076*/     OPC_RecordMemRef,
/*70077*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*70078*/     OPC_Scope, 84, /*->70164*/ // 3 children in Scope
/*70080*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70081*/       OPC_RecordChild2, // #2 = $vdata_in
/*70082*/       OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*70084*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70124
/*70087*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70089*/         OPC_Scope, 16, /*->70107*/ // 2 children in Scope
/*70091*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70094*/           OPC_EmitMergeInputChains1_0,
/*70095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70107*/         /*Scope*/ 15, /*->70123*/
/*70108*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70111*/           OPC_EmitMergeInputChains1_0,
/*70112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70123*/         0, /*End of Scope*/
/*70124*/       /*SwitchType*/ 37, MVT::i64,// ->70163
/*70126*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70128*/         OPC_Scope, 16, /*->70146*/ // 2 children in Scope
/*70130*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70133*/           OPC_EmitMergeInputChains1_0,
/*70134*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70146*/         /*Scope*/ 15, /*->70162*/
/*70147*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70150*/           OPC_EmitMergeInputChains1_0,
/*70151*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70162*/         0, /*End of Scope*/
/*70163*/       0, // EndSwitchType
/*70164*/     /*Scope*/ 55, /*->70220*/
/*70165*/       OPC_CaptureGlueInput,
/*70166*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70167*/       OPC_RecordChild2, // #2 = $value
/*70168*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_umax_local
/*70170*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70195
/*70173*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70175*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70178*/         OPC_EmitMergeInputChains1_0,
/*70179*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70182*/         OPC_EmitInteger, MVT::i1, 0, 
/*70185*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70195*/       /*SwitchType*/ 22, MVT::i64,// ->70219
/*70197*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70199*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70202*/         OPC_EmitMergeInputChains1_0,
/*70203*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70206*/         OPC_EmitInteger, MVT::i1, 0, 
/*70209*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70219*/       0, // EndSwitchType
/*70220*/     /*Scope*/ 72|128,1/*200*/, /*->70422*/
/*70222*/       OPC_RecordChild1, // #1 = $ptr
/*70223*/       OPC_Scope, 110, /*->70335*/ // 2 children in Scope
/*70225*/         OPC_CheckChild1Type, MVT::i32,
/*70227*/         OPC_RecordChild2, // #2 = $data
/*70228*/         OPC_CheckType, MVT::i32,
/*70230*/         OPC_Scope, 42, /*->70274*/ // 2 children in Scope
/*70232*/           OPC_CheckPredicate, 32, // Predicate_atomic_umax_global_noret
/*70234*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70236*/           OPC_EmitMergeInputChains1_0,
/*70237*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70243*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70246*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70255*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70263*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70266*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umax_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70274*/         /*Scope*/ 59, /*->70334*/
/*70275*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_umax_local
/*70277*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70279*/           OPC_EmitMergeInputChains1_0,
/*70280*/           OPC_EmitInteger, MVT::i32, 0, 
/*70283*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70295*/           OPC_EmitInteger, MVT::i32, 0, 
/*70298*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70310*/           OPC_EmitInteger, MVT::i32, 1, 
/*70313*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70316*/           OPC_EmitInteger, MVT::i32, 0, 
/*70319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                    // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70334*/         0, /*End of Scope*/
/*70335*/       /*Scope*/ 85, /*->70421*/
/*70336*/         OPC_RecordChild2, // #2 = $vdata
/*70337*/         OPC_Scope, 40, /*->70379*/ // 2 children in Scope
/*70339*/           OPC_CheckPredicate, 33, // Predicate_atomic_umax_flat
/*70341*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70360
/*70344*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70346*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70349*/             OPC_EmitMergeInputChains1_0,
/*70350*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70360*/           /*SwitchType*/ 16, MVT::i64,// ->70378
/*70362*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70364*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70367*/             OPC_EmitMergeInputChains1_0,
/*70368*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70378*/           0, // EndSwitchType
/*70379*/         /*Scope*/ 40, /*->70420*/
/*70380*/           OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*70382*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70401
/*70385*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70387*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70390*/             OPC_EmitMergeInputChains1_0,
/*70391*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*70401*/           /*SwitchType*/ 16, MVT::i64,// ->70419
/*70403*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70405*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70408*/             OPC_EmitMergeInputChains1_0,
/*70409*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*70419*/           0, // EndSwitchType
/*70420*/         0, /*End of Scope*/
/*70421*/       0, /*End of Scope*/
/*70422*/     0, /*End of Scope*/
/*70423*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->70774
/*70427*/     OPC_RecordMemRef,
/*70428*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*70429*/     OPC_Scope, 84, /*->70515*/ // 3 children in Scope
/*70431*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70432*/       OPC_RecordChild2, // #2 = $vdata_in
/*70433*/       OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70435*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70475
/*70438*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70440*/         OPC_Scope, 16, /*->70458*/ // 2 children in Scope
/*70442*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70445*/           OPC_EmitMergeInputChains1_0,
/*70446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70458*/         /*Scope*/ 15, /*->70474*/
/*70459*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70462*/           OPC_EmitMergeInputChains1_0,
/*70463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70474*/         0, /*End of Scope*/
/*70475*/       /*SwitchType*/ 37, MVT::i64,// ->70514
/*70477*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70479*/         OPC_Scope, 16, /*->70497*/ // 2 children in Scope
/*70481*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70484*/           OPC_EmitMergeInputChains1_0,
/*70485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70497*/         /*Scope*/ 15, /*->70513*/
/*70498*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70501*/           OPC_EmitMergeInputChains1_0,
/*70502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70513*/         0, /*End of Scope*/
/*70514*/       0, // EndSwitchType
/*70515*/     /*Scope*/ 55, /*->70571*/
/*70516*/       OPC_CaptureGlueInput,
/*70517*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70518*/       OPC_RecordChild2, // #2 = $value
/*70519*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_and_local
/*70521*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70546
/*70524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70526*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70529*/         OPC_EmitMergeInputChains1_0,
/*70530*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70533*/         OPC_EmitInteger, MVT::i1, 0, 
/*70536*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70546*/       /*SwitchType*/ 22, MVT::i64,// ->70570
/*70548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70550*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70553*/         OPC_EmitMergeInputChains1_0,
/*70554*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70557*/         OPC_EmitInteger, MVT::i1, 0, 
/*70560*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70570*/       0, // EndSwitchType
/*70571*/     /*Scope*/ 72|128,1/*200*/, /*->70773*/
/*70573*/       OPC_RecordChild1, // #1 = $ptr
/*70574*/       OPC_Scope, 110, /*->70686*/ // 2 children in Scope
/*70576*/         OPC_CheckChild1Type, MVT::i32,
/*70578*/         OPC_RecordChild2, // #2 = $data
/*70579*/         OPC_CheckType, MVT::i32,
/*70581*/         OPC_Scope, 42, /*->70625*/ // 2 children in Scope
/*70583*/           OPC_CheckPredicate, 32, // Predicate_atomic_and_global_noret
/*70585*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70587*/           OPC_EmitMergeInputChains1_0,
/*70588*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70594*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70597*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70606*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70614*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70617*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_and_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_AND_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70625*/         /*Scope*/ 59, /*->70685*/
/*70626*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_and_local
/*70628*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70630*/           OPC_EmitMergeInputChains1_0,
/*70631*/           OPC_EmitInteger, MVT::i32, 0, 
/*70634*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70646*/           OPC_EmitInteger, MVT::i32, 0, 
/*70649*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70661*/           OPC_EmitInteger, MVT::i32, 1, 
/*70664*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70667*/           OPC_EmitInteger, MVT::i32, 0, 
/*70670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                    // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70685*/         0, /*End of Scope*/
/*70686*/       /*Scope*/ 85, /*->70772*/
/*70687*/         OPC_RecordChild2, // #2 = $vdata
/*70688*/         OPC_Scope, 40, /*->70730*/ // 2 children in Scope
/*70690*/           OPC_CheckPredicate, 33, // Predicate_atomic_and_flat
/*70692*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70711
/*70695*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70697*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70700*/             OPC_EmitMergeInputChains1_0,
/*70701*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70711*/           /*SwitchType*/ 16, MVT::i64,// ->70729
/*70713*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70715*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70718*/             OPC_EmitMergeInputChains1_0,
/*70719*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*70729*/           0, // EndSwitchType
/*70730*/         /*Scope*/ 40, /*->70771*/
/*70731*/           OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70733*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70752
/*70736*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70738*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70741*/             OPC_EmitMergeInputChains1_0,
/*70742*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*70752*/           /*SwitchType*/ 16, MVT::i64,// ->70770
/*70754*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70756*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*70759*/             OPC_EmitMergeInputChains1_0,
/*70760*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*70770*/           0, // EndSwitchType
/*70771*/         0, /*End of Scope*/
/*70772*/       0, /*End of Scope*/
/*70773*/     0, /*End of Scope*/
/*70774*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->71125
/*70778*/     OPC_RecordMemRef,
/*70779*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*70780*/     OPC_Scope, 84, /*->70866*/ // 3 children in Scope
/*70782*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70783*/       OPC_RecordChild2, // #2 = $vdata_in
/*70784*/       OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*70786*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70826
/*70789*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70791*/         OPC_Scope, 16, /*->70809*/ // 2 children in Scope
/*70793*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70796*/           OPC_EmitMergeInputChains1_0,
/*70797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70809*/         /*Scope*/ 15, /*->70825*/
/*70810*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70813*/           OPC_EmitMergeInputChains1_0,
/*70814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70825*/         0, /*End of Scope*/
/*70826*/       /*SwitchType*/ 37, MVT::i64,// ->70865
/*70828*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70830*/         OPC_Scope, 16, /*->70848*/ // 2 children in Scope
/*70832*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70835*/           OPC_EmitMergeInputChains1_0,
/*70836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70848*/         /*Scope*/ 15, /*->70864*/
/*70849*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70852*/           OPC_EmitMergeInputChains1_0,
/*70853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70864*/         0, /*End of Scope*/
/*70865*/       0, // EndSwitchType
/*70866*/     /*Scope*/ 55, /*->70922*/
/*70867*/       OPC_CaptureGlueInput,
/*70868*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70869*/       OPC_RecordChild2, // #2 = $value
/*70870*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_or_local
/*70872*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70897
/*70875*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70877*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70880*/         OPC_EmitMergeInputChains1_0,
/*70881*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70884*/         OPC_EmitInteger, MVT::i1, 0, 
/*70887*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70897*/       /*SwitchType*/ 22, MVT::i64,// ->70921
/*70899*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70901*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70904*/         OPC_EmitMergeInputChains1_0,
/*70905*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70908*/         OPC_EmitInteger, MVT::i1, 0, 
/*70911*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70921*/       0, // EndSwitchType
/*70922*/     /*Scope*/ 72|128,1/*200*/, /*->71124*/
/*70924*/       OPC_RecordChild1, // #1 = $ptr
/*70925*/       OPC_Scope, 110, /*->71037*/ // 2 children in Scope
/*70927*/         OPC_CheckChild1Type, MVT::i32,
/*70929*/         OPC_RecordChild2, // #2 = $data
/*70930*/         OPC_CheckType, MVT::i32,
/*70932*/         OPC_Scope, 42, /*->70976*/ // 2 children in Scope
/*70934*/           OPC_CheckPredicate, 32, // Predicate_atomic_or_global_noret
/*70936*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70938*/           OPC_EmitMergeInputChains1_0,
/*70939*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70945*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70948*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70957*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70965*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70968*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_or_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_OR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70976*/         /*Scope*/ 59, /*->71036*/
/*70977*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_or_local
/*70979*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70981*/           OPC_EmitMergeInputChains1_0,
/*70982*/           OPC_EmitInteger, MVT::i32, 0, 
/*70985*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70997*/           OPC_EmitInteger, MVT::i32, 0, 
/*71000*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71012*/           OPC_EmitInteger, MVT::i32, 1, 
/*71015*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71018*/           OPC_EmitInteger, MVT::i32, 0, 
/*71021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                    // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*71036*/         0, /*End of Scope*/
/*71037*/       /*Scope*/ 85, /*->71123*/
/*71038*/         OPC_RecordChild2, // #2 = $vdata
/*71039*/         OPC_Scope, 40, /*->71081*/ // 2 children in Scope
/*71041*/           OPC_CheckPredicate, 33, // Predicate_atomic_or_flat
/*71043*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71062
/*71046*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71048*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71051*/             OPC_EmitMergeInputChains1_0,
/*71052*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71062*/           /*SwitchType*/ 16, MVT::i64,// ->71080
/*71064*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71066*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71069*/             OPC_EmitMergeInputChains1_0,
/*71070*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71080*/           0, // EndSwitchType
/*71081*/         /*Scope*/ 40, /*->71122*/
/*71082*/           OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*71084*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71103
/*71087*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71089*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71092*/             OPC_EmitMergeInputChains1_0,
/*71093*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*71103*/           /*SwitchType*/ 16, MVT::i64,// ->71121
/*71105*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71107*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71110*/             OPC_EmitMergeInputChains1_0,
/*71111*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*71121*/           0, // EndSwitchType
/*71122*/         0, /*End of Scope*/
/*71123*/       0, /*End of Scope*/
/*71124*/     0, /*End of Scope*/
/*71125*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->71476
/*71129*/     OPC_RecordMemRef,
/*71130*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*71131*/     OPC_Scope, 84, /*->71217*/ // 3 children in Scope
/*71133*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71134*/       OPC_RecordChild2, // #2 = $vdata_in
/*71135*/       OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*71137*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71177
/*71140*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71142*/         OPC_Scope, 16, /*->71160*/ // 2 children in Scope
/*71144*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71147*/           OPC_EmitMergeInputChains1_0,
/*71148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71160*/         /*Scope*/ 15, /*->71176*/
/*71161*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71164*/           OPC_EmitMergeInputChains1_0,
/*71165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71176*/         0, /*End of Scope*/
/*71177*/       /*SwitchType*/ 37, MVT::i64,// ->71216
/*71179*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71181*/         OPC_Scope, 16, /*->71199*/ // 2 children in Scope
/*71183*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71186*/           OPC_EmitMergeInputChains1_0,
/*71187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71199*/         /*Scope*/ 15, /*->71215*/
/*71200*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71203*/           OPC_EmitMergeInputChains1_0,
/*71204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71215*/         0, /*End of Scope*/
/*71216*/       0, // EndSwitchType
/*71217*/     /*Scope*/ 55, /*->71273*/
/*71218*/       OPC_CaptureGlueInput,
/*71219*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71220*/       OPC_RecordChild2, // #2 = $value
/*71221*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_xor_local
/*71223*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71248
/*71226*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71228*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71231*/         OPC_EmitMergeInputChains1_0,
/*71232*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71235*/         OPC_EmitInteger, MVT::i1, 0, 
/*71238*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71248*/       /*SwitchType*/ 22, MVT::i64,// ->71272
/*71250*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71252*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71255*/         OPC_EmitMergeInputChains1_0,
/*71256*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71259*/         OPC_EmitInteger, MVT::i1, 0, 
/*71262*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71272*/       0, // EndSwitchType
/*71273*/     /*Scope*/ 72|128,1/*200*/, /*->71475*/
/*71275*/       OPC_RecordChild1, // #1 = $ptr
/*71276*/       OPC_Scope, 110, /*->71388*/ // 2 children in Scope
/*71278*/         OPC_CheckChild1Type, MVT::i32,
/*71280*/         OPC_RecordChild2, // #2 = $data
/*71281*/         OPC_CheckType, MVT::i32,
/*71283*/         OPC_Scope, 42, /*->71327*/ // 2 children in Scope
/*71285*/           OPC_CheckPredicate, 32, // Predicate_atomic_xor_global_noret
/*71287*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71289*/           OPC_EmitMergeInputChains1_0,
/*71290*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*71296*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*71299*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*71308*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*71316*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*71319*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_xor_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XOR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*71327*/         /*Scope*/ 59, /*->71387*/
/*71328*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_xor_local
/*71330*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71332*/           OPC_EmitMergeInputChains1_0,
/*71333*/           OPC_EmitInteger, MVT::i32, 0, 
/*71336*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71348*/           OPC_EmitInteger, MVT::i32, 0, 
/*71351*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71363*/           OPC_EmitInteger, MVT::i32, 1, 
/*71366*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71369*/           OPC_EmitInteger, MVT::i32, 0, 
/*71372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                    // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*71387*/         0, /*End of Scope*/
/*71388*/       /*Scope*/ 85, /*->71474*/
/*71389*/         OPC_RecordChild2, // #2 = $vdata
/*71390*/         OPC_Scope, 40, /*->71432*/ // 2 children in Scope
/*71392*/           OPC_CheckPredicate, 33, // Predicate_atomic_xor_flat
/*71394*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71413
/*71397*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71399*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71402*/             OPC_EmitMergeInputChains1_0,
/*71403*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71413*/           /*SwitchType*/ 16, MVT::i64,// ->71431
/*71415*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71417*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71420*/             OPC_EmitMergeInputChains1_0,
/*71421*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71431*/           0, // EndSwitchType
/*71432*/         /*Scope*/ 40, /*->71473*/
/*71433*/           OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*71435*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71454
/*71438*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71440*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71443*/             OPC_EmitMergeInputChains1_0,
/*71444*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*71454*/           /*SwitchType*/ 16, MVT::i64,// ->71472
/*71456*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71458*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71461*/             OPC_EmitMergeInputChains1_0,
/*71462*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*71472*/           0, // EndSwitchType
/*71473*/         0, /*End of Scope*/
/*71474*/       0, /*End of Scope*/
/*71475*/     0, /*End of Scope*/
/*71476*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->71712
/*71480*/     OPC_RecordMemRef,
/*71481*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*71482*/     OPC_Scope, 84, /*->71568*/ // 3 children in Scope
/*71484*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71485*/       OPC_RecordChild2, // #2 = $vdata_in
/*71486*/       OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71488*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71528
/*71491*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71493*/         OPC_Scope, 16, /*->71511*/ // 2 children in Scope
/*71495*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71498*/           OPC_EmitMergeInputChains1_0,
/*71499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71511*/         /*Scope*/ 15, /*->71527*/
/*71512*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71515*/           OPC_EmitMergeInputChains1_0,
/*71516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71527*/         0, /*End of Scope*/
/*71528*/       /*SwitchType*/ 37, MVT::i64,// ->71567
/*71530*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71532*/         OPC_Scope, 16, /*->71550*/ // 2 children in Scope
/*71534*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71537*/           OPC_EmitMergeInputChains1_0,
/*71538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71550*/         /*Scope*/ 15, /*->71566*/
/*71551*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71554*/           OPC_EmitMergeInputChains1_0,
/*71555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71566*/         0, /*End of Scope*/
/*71567*/       0, // EndSwitchType
/*71568*/     /*Scope*/ 55, /*->71624*/
/*71569*/       OPC_CaptureGlueInput,
/*71570*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71571*/       OPC_RecordChild2, // #2 = $value
/*71572*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_inc_local
/*71574*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71599
/*71577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71579*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71582*/         OPC_EmitMergeInputChains1_0,
/*71583*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71586*/         OPC_EmitInteger, MVT::i1, 0, 
/*71589*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71599*/       /*SwitchType*/ 22, MVT::i64,// ->71623
/*71601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71603*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71606*/         OPC_EmitMergeInputChains1_0,
/*71607*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71610*/         OPC_EmitInteger, MVT::i1, 0, 
/*71613*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71623*/       0, // EndSwitchType
/*71624*/     /*Scope*/ 86, /*->71711*/
/*71625*/       OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*71626*/       OPC_RecordChild2, // #2 = $vdata
/*71627*/       OPC_Scope, 40, /*->71669*/ // 2 children in Scope
/*71629*/         OPC_CheckPredicate, 33, // Predicate_atomic_inc_flat
/*71631*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71650
/*71634*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71636*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71639*/           OPC_EmitMergeInputChains1_0,
/*71640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71650*/         /*SwitchType*/ 16, MVT::i64,// ->71668
/*71652*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71654*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71657*/           OPC_EmitMergeInputChains1_0,
/*71658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71668*/         0, // EndSwitchType
/*71669*/       /*Scope*/ 40, /*->71710*/
/*71670*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71672*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71691
/*71675*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71677*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71680*/           OPC_EmitMergeInputChains1_0,
/*71681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*71691*/         /*SwitchType*/ 16, MVT::i64,// ->71709
/*71693*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71695*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71698*/           OPC_EmitMergeInputChains1_0,
/*71699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*71709*/         0, // EndSwitchType
/*71710*/       0, /*End of Scope*/
/*71711*/     0, /*End of Scope*/
/*71712*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->71948
/*71716*/     OPC_RecordMemRef,
/*71717*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*71718*/     OPC_Scope, 84, /*->71804*/ // 3 children in Scope
/*71720*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71721*/       OPC_RecordChild2, // #2 = $vdata_in
/*71722*/       OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71724*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71764
/*71727*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71729*/         OPC_Scope, 16, /*->71747*/ // 2 children in Scope
/*71731*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71734*/           OPC_EmitMergeInputChains1_0,
/*71735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71747*/         /*Scope*/ 15, /*->71763*/
/*71748*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71751*/           OPC_EmitMergeInputChains1_0,
/*71752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71763*/         0, /*End of Scope*/
/*71764*/       /*SwitchType*/ 37, MVT::i64,// ->71803
/*71766*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71768*/         OPC_Scope, 16, /*->71786*/ // 2 children in Scope
/*71770*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71773*/           OPC_EmitMergeInputChains1_0,
/*71774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71786*/         /*Scope*/ 15, /*->71802*/
/*71787*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71790*/           OPC_EmitMergeInputChains1_0,
/*71791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71802*/         0, /*End of Scope*/
/*71803*/       0, // EndSwitchType
/*71804*/     /*Scope*/ 55, /*->71860*/
/*71805*/       OPC_CaptureGlueInput,
/*71806*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71807*/       OPC_RecordChild2, // #2 = $value
/*71808*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_dec_local
/*71810*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71835
/*71813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71815*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71818*/         OPC_EmitMergeInputChains1_0,
/*71819*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71822*/         OPC_EmitInteger, MVT::i1, 0, 
/*71825*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71835*/       /*SwitchType*/ 22, MVT::i64,// ->71859
/*71837*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71839*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71842*/         OPC_EmitMergeInputChains1_0,
/*71843*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71846*/         OPC_EmitInteger, MVT::i1, 0, 
/*71849*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71859*/       0, // EndSwitchType
/*71860*/     /*Scope*/ 86, /*->71947*/
/*71861*/       OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*71862*/       OPC_RecordChild2, // #2 = $vdata
/*71863*/       OPC_Scope, 40, /*->71905*/ // 2 children in Scope
/*71865*/         OPC_CheckPredicate, 33, // Predicate_atomic_dec_flat
/*71867*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71886
/*71870*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71872*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71875*/           OPC_EmitMergeInputChains1_0,
/*71876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71886*/         /*SwitchType*/ 16, MVT::i64,// ->71904
/*71888*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71890*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71893*/           OPC_EmitMergeInputChains1_0,
/*71894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71904*/         0, // EndSwitchType
/*71905*/       /*Scope*/ 40, /*->71946*/
/*71906*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71908*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71927
/*71911*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71913*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71916*/           OPC_EmitMergeInputChains1_0,
/*71917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*71927*/         /*SwitchType*/ 16, MVT::i64,// ->71945
/*71929*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71931*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71934*/           OPC_EmitMergeInputChains1_0,
/*71935*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*71945*/         0, // EndSwitchType
/*71946*/       0, /*End of Scope*/
/*71947*/     0, /*End of Scope*/
/*71948*/   /*SwitchOpcode*/ 23|128,8/*1047*/, TARGET_VAL(AMDGPUISD::SETCC),// ->72999
/*71952*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*71953*/     OPC_Scope, 113|128,2/*369*/, /*->72325*/ // 4 children in Scope
/*71956*/       OPC_CheckChild0Type, MVT::f32,
/*71958*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*71959*/       OPC_MoveChild2,
/*71960*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71963*/       OPC_Scope, 29, /*->71994*/ // 12 children in Scope
/*71965*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*71967*/         OPC_MoveParent,
/*71968*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71970*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71973*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71976*/         OPC_EmitInteger, MVT::i1, 0, 
/*71979*/         OPC_EmitInteger, MVT::i32, 0, 
/*71982*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71994*/       /*Scope*/ 29, /*->72024*/
/*71995*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*71997*/         OPC_MoveParent,
/*71998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72000*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72003*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72006*/         OPC_EmitInteger, MVT::i1, 0, 
/*72009*/         OPC_EmitInteger, MVT::i32, 0, 
/*72012*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72024*/       /*Scope*/ 29, /*->72054*/
/*72025*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*72027*/         OPC_MoveParent,
/*72028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72030*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72033*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72036*/         OPC_EmitInteger, MVT::i1, 0, 
/*72039*/         OPC_EmitInteger, MVT::i32, 0, 
/*72042*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72054*/       /*Scope*/ 29, /*->72084*/
/*72055*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*72057*/         OPC_MoveParent,
/*72058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72060*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72063*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72066*/         OPC_EmitInteger, MVT::i1, 0, 
/*72069*/         OPC_EmitInteger, MVT::i32, 0, 
/*72072*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72084*/       /*Scope*/ 29, /*->72114*/
/*72085*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*72087*/         OPC_MoveParent,
/*72088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72090*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72093*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72096*/         OPC_EmitInteger, MVT::i1, 0, 
/*72099*/         OPC_EmitInteger, MVT::i32, 0, 
/*72102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72114*/       /*Scope*/ 29, /*->72144*/
/*72115*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*72117*/         OPC_MoveParent,
/*72118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72120*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72123*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72126*/         OPC_EmitInteger, MVT::i1, 0, 
/*72129*/         OPC_EmitInteger, MVT::i32, 0, 
/*72132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72144*/       /*Scope*/ 29, /*->72174*/
/*72145*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*72147*/         OPC_MoveParent,
/*72148*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72150*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72153*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72156*/         OPC_EmitInteger, MVT::i1, 0, 
/*72159*/         OPC_EmitInteger, MVT::i32, 0, 
/*72162*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72174*/       /*Scope*/ 29, /*->72204*/
/*72175*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*72177*/         OPC_MoveParent,
/*72178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72180*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72183*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72186*/         OPC_EmitInteger, MVT::i1, 0, 
/*72189*/         OPC_EmitInteger, MVT::i32, 0, 
/*72192*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72204*/       /*Scope*/ 29, /*->72234*/
/*72205*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72207*/         OPC_MoveParent,
/*72208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72210*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72213*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72216*/         OPC_EmitInteger, MVT::i1, 0, 
/*72219*/         OPC_EmitInteger, MVT::i32, 0, 
/*72222*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72234*/       /*Scope*/ 29, /*->72264*/
/*72235*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72237*/         OPC_MoveParent,
/*72238*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72240*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72243*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72246*/         OPC_EmitInteger, MVT::i1, 0, 
/*72249*/         OPC_EmitInteger, MVT::i32, 0, 
/*72252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72264*/       /*Scope*/ 29, /*->72294*/
/*72265*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72267*/         OPC_MoveParent,
/*72268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72270*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72273*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72276*/         OPC_EmitInteger, MVT::i1, 0, 
/*72279*/         OPC_EmitInteger, MVT::i32, 0, 
/*72282*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72294*/       /*Scope*/ 29, /*->72324*/
/*72295*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72297*/         OPC_MoveParent,
/*72298*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72300*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72303*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72306*/         OPC_EmitInteger, MVT::i1, 0, 
/*72309*/         OPC_EmitInteger, MVT::i32, 0, 
/*72312*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72324*/       0, /*End of Scope*/
/*72325*/     /*Scope*/ 113|128,2/*369*/, /*->72696*/
/*72327*/       OPC_CheckChild0Type, MVT::f64,
/*72329*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*72330*/       OPC_MoveChild2,
/*72331*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72334*/       OPC_Scope, 29, /*->72365*/ // 12 children in Scope
/*72336*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*72338*/         OPC_MoveParent,
/*72339*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72341*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72344*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72347*/         OPC_EmitInteger, MVT::i1, 0, 
/*72350*/         OPC_EmitInteger, MVT::i32, 0, 
/*72353*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72365*/       /*Scope*/ 29, /*->72395*/
/*72366*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*72368*/         OPC_MoveParent,
/*72369*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72371*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72374*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72377*/         OPC_EmitInteger, MVT::i1, 0, 
/*72380*/         OPC_EmitInteger, MVT::i32, 0, 
/*72383*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72395*/       /*Scope*/ 29, /*->72425*/
/*72396*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*72398*/         OPC_MoveParent,
/*72399*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72401*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72404*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72407*/         OPC_EmitInteger, MVT::i1, 0, 
/*72410*/         OPC_EmitInteger, MVT::i32, 0, 
/*72413*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72425*/       /*Scope*/ 29, /*->72455*/
/*72426*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*72428*/         OPC_MoveParent,
/*72429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72431*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72434*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72437*/         OPC_EmitInteger, MVT::i1, 0, 
/*72440*/         OPC_EmitInteger, MVT::i32, 0, 
/*72443*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72455*/       /*Scope*/ 29, /*->72485*/
/*72456*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*72458*/         OPC_MoveParent,
/*72459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72461*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72464*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72467*/         OPC_EmitInteger, MVT::i1, 0, 
/*72470*/         OPC_EmitInteger, MVT::i32, 0, 
/*72473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72485*/       /*Scope*/ 29, /*->72515*/
/*72486*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*72488*/         OPC_MoveParent,
/*72489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72491*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72494*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72497*/         OPC_EmitInteger, MVT::i1, 0, 
/*72500*/         OPC_EmitInteger, MVT::i32, 0, 
/*72503*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72515*/       /*Scope*/ 29, /*->72545*/
/*72516*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*72518*/         OPC_MoveParent,
/*72519*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72521*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72524*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72527*/         OPC_EmitInteger, MVT::i1, 0, 
/*72530*/         OPC_EmitInteger, MVT::i32, 0, 
/*72533*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72545*/       /*Scope*/ 29, /*->72575*/
/*72546*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*72548*/         OPC_MoveParent,
/*72549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72551*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72554*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72557*/         OPC_EmitInteger, MVT::i1, 0, 
/*72560*/         OPC_EmitInteger, MVT::i32, 0, 
/*72563*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72575*/       /*Scope*/ 29, /*->72605*/
/*72576*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72578*/         OPC_MoveParent,
/*72579*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72581*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72584*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72587*/         OPC_EmitInteger, MVT::i1, 0, 
/*72590*/         OPC_EmitInteger, MVT::i32, 0, 
/*72593*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72605*/       /*Scope*/ 29, /*->72635*/
/*72606*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72608*/         OPC_MoveParent,
/*72609*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72611*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72614*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72617*/         OPC_EmitInteger, MVT::i1, 0, 
/*72620*/         OPC_EmitInteger, MVT::i32, 0, 
/*72623*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72635*/       /*Scope*/ 29, /*->72665*/
/*72636*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72638*/         OPC_MoveParent,
/*72639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72641*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72644*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72647*/         OPC_EmitInteger, MVT::i1, 0, 
/*72650*/         OPC_EmitInteger, MVT::i32, 0, 
/*72653*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72665*/       /*Scope*/ 29, /*->72695*/
/*72666*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72668*/         OPC_MoveParent,
/*72669*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72671*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72674*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72677*/         OPC_EmitInteger, MVT::i1, 0, 
/*72680*/         OPC_EmitInteger, MVT::i32, 0, 
/*72683*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72695*/       0, /*End of Scope*/
/*72696*/     /*Scope*/ 21|128,1/*149*/, /*->72847*/
/*72698*/       OPC_CheckChild0Type, MVT::i32,
/*72700*/       OPC_RecordChild1, // #1 = $src1
/*72701*/       OPC_MoveChild2,
/*72702*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72705*/       OPC_Scope, 13, /*->72720*/ // 10 children in Scope
/*72707*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72709*/         OPC_MoveParent,
/*72710*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72720*/       /*Scope*/ 13, /*->72734*/
/*72721*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72723*/         OPC_MoveParent,
/*72724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72726*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72734*/       /*Scope*/ 13, /*->72748*/
/*72735*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72737*/         OPC_MoveParent,
/*72738*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72740*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72748*/       /*Scope*/ 13, /*->72762*/
/*72749*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72751*/         OPC_MoveParent,
/*72752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72754*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72762*/       /*Scope*/ 13, /*->72776*/
/*72763*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72765*/         OPC_MoveParent,
/*72766*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72768*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72776*/       /*Scope*/ 13, /*->72790*/
/*72777*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72779*/         OPC_MoveParent,
/*72780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72782*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72790*/       /*Scope*/ 13, /*->72804*/
/*72791*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72793*/         OPC_MoveParent,
/*72794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72796*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72804*/       /*Scope*/ 13, /*->72818*/
/*72805*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72807*/         OPC_MoveParent,
/*72808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72810*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72818*/       /*Scope*/ 13, /*->72832*/
/*72819*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72821*/         OPC_MoveParent,
/*72822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72824*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72832*/       /*Scope*/ 13, /*->72846*/
/*72833*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72835*/         OPC_MoveParent,
/*72836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72838*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72846*/       0, /*End of Scope*/
/*72847*/     /*Scope*/ 21|128,1/*149*/, /*->72998*/
/*72849*/       OPC_CheckChild0Type, MVT::i64,
/*72851*/       OPC_RecordChild1, // #1 = $src1
/*72852*/       OPC_MoveChild2,
/*72853*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72856*/       OPC_Scope, 13, /*->72871*/ // 10 children in Scope
/*72858*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72860*/         OPC_MoveParent,
/*72861*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72863*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72871*/       /*Scope*/ 13, /*->72885*/
/*72872*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72874*/         OPC_MoveParent,
/*72875*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72877*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72885*/       /*Scope*/ 13, /*->72899*/
/*72886*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72888*/         OPC_MoveParent,
/*72889*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72899*/       /*Scope*/ 13, /*->72913*/
/*72900*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72902*/         OPC_MoveParent,
/*72903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72905*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72913*/       /*Scope*/ 13, /*->72927*/
/*72914*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72916*/         OPC_MoveParent,
/*72917*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72919*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72927*/       /*Scope*/ 13, /*->72941*/
/*72928*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72930*/         OPC_MoveParent,
/*72931*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72933*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72941*/       /*Scope*/ 13, /*->72955*/
/*72942*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72944*/         OPC_MoveParent,
/*72945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72947*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72955*/       /*Scope*/ 13, /*->72969*/
/*72956*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72958*/         OPC_MoveParent,
/*72959*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72961*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72969*/       /*Scope*/ 13, /*->72983*/
/*72970*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72972*/         OPC_MoveParent,
/*72973*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72975*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72983*/       /*Scope*/ 13, /*->72997*/
/*72984*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72986*/         OPC_MoveParent,
/*72987*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72989*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72997*/       0, /*End of Scope*/
/*72998*/     0, /*End of Scope*/
/*72999*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->73128
/*73002*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*73003*/     OPC_RecordChild1, // #1 = $src
/*73004*/     OPC_CheckChild1Type, MVT::v4f32,
/*73006*/     OPC_RecordChild2, // #2 = $base
/*73007*/     OPC_MoveChild2,
/*73008*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73011*/     OPC_CheckType, MVT::i32,
/*73013*/     OPC_MoveParent,
/*73014*/     OPC_RecordChild3, // #3 = $type
/*73015*/     OPC_MoveChild3,
/*73016*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73019*/     OPC_CheckType, MVT::i32,
/*73021*/     OPC_MoveParent,
/*73022*/     OPC_RecordChild4, // #4 = $swz_x
/*73023*/     OPC_MoveChild4,
/*73024*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73027*/     OPC_CheckType, MVT::i32,
/*73029*/     OPC_MoveParent,
/*73030*/     OPC_RecordChild5, // #5 = $swz_y
/*73031*/     OPC_MoveChild5,
/*73032*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73035*/     OPC_CheckType, MVT::i32,
/*73037*/     OPC_MoveParent,
/*73038*/     OPC_RecordChild6, // #6 = $swz_z
/*73039*/     OPC_MoveChild6,
/*73040*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73043*/     OPC_CheckType, MVT::i32,
/*73045*/     OPC_MoveParent,
/*73046*/     OPC_RecordChild7, // #7 = $swz_w
/*73047*/     OPC_MoveChild7,
/*73048*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73051*/     OPC_CheckType, MVT::i32,
/*73053*/     OPC_MoveParent,
/*73054*/     OPC_Scope, 35, /*->73091*/ // 2 children in Scope
/*73056*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73058*/       OPC_EmitMergeInputChains1_0,
/*73059*/       OPC_EmitConvertToTarget, 3,
/*73061*/       OPC_EmitConvertToTarget, 2,
/*73063*/       OPC_EmitConvertToTarget, 4,
/*73065*/       OPC_EmitConvertToTarget, 5,
/*73067*/       OPC_EmitConvertToTarget, 6,
/*73069*/       OPC_EmitConvertToTarget, 7,
/*73071*/       OPC_EmitInteger, MVT::i32, 39, 
/*73074*/       OPC_EmitInteger, MVT::i32, 0, 
/*73077*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*73091*/     /*Scope*/ 35, /*->73127*/
/*73092*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73094*/       OPC_EmitMergeInputChains1_0,
/*73095*/       OPC_EmitConvertToTarget, 3,
/*73097*/       OPC_EmitConvertToTarget, 2,
/*73099*/       OPC_EmitConvertToTarget, 4,
/*73101*/       OPC_EmitConvertToTarget, 5,
/*73103*/       OPC_EmitConvertToTarget, 6,
/*73105*/       OPC_EmitConvertToTarget, 7,
/*73107*/       OPC_EmitInteger, MVT::i32, 83, 
/*73110*/       OPC_EmitInteger, MVT::i32, 0, 
/*73113*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*73127*/     0, /*End of Scope*/
/*73128*/   /*SwitchOpcode*/ 106|128,5/*746*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->73878
/*73132*/     OPC_Scope, 57, /*->73191*/ // 33 children in Scope
/*73134*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*73137*/       OPC_RecordChild1, // #0 = $src
/*73138*/       OPC_CheckChild1Type, MVT::i32,
/*73140*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*73141*/       OPC_MoveChild2,
/*73142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73145*/       OPC_MoveParent,
/*73146*/       OPC_RecordChild3, // #2 = $row_mask
/*73147*/       OPC_MoveChild3,
/*73148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73151*/       OPC_MoveParent,
/*73152*/       OPC_RecordChild4, // #3 = $bank_mask
/*73153*/       OPC_MoveChild4,
/*73154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73157*/       OPC_MoveParent,
/*73158*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*73159*/       OPC_MoveChild5,
/*73160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73163*/       OPC_MoveParent,
/*73164*/       OPC_CheckType, MVT::i32,
/*73166*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*73168*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*73171*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73174*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*73177*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73180*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 509:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*73191*/     /*Scope*/ 19, /*->73211*/
/*73192*/       OPC_CheckChild0Integer, 10|128,3/*394*/, 
/*73195*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*73196*/       OPC_RecordChild2, // #1 = $data0
/*73197*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*73199*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*73202*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 394:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*73211*/     /*Scope*/ 19, /*->73231*/
/*73212*/       OPC_CheckChild0Integer, 9|128,3/*393*/, 
/*73215*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*73216*/       OPC_RecordChild2, // #1 = $data0
/*73217*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*73219*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*73222*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 393:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*73231*/     /*Scope*/ 27, /*->73259*/
/*73232*/       OPC_CheckChild0Integer, 11|128,3/*395*/, 
/*73235*/       OPC_RecordChild1, // #0 = $src
/*73236*/       OPC_RecordChild2, // #1 = $offset16
/*73237*/       OPC_MoveChild2,
/*73238*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73241*/       OPC_MoveParent,
/*73242*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73244*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*73247*/       OPC_EmitInteger, MVT::i1, 0, 
/*73250*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 395:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*73259*/     /*Scope*/ 13, /*->73273*/
/*73260*/       OPC_CheckChild0Integer, 6|128,4/*518*/, 
/*73263*/       OPC_RecordChild1, // #0 = $src0
/*73264*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73266*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 518:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*73273*/     /*Scope*/ 13, /*->73287*/
/*73274*/       OPC_CheckChild0Integer, 7|128,4/*519*/, 
/*73277*/       OPC_RecordChild1, // #0 = $src0
/*73278*/       OPC_RecordChild2, // #1 = $src1
/*73279*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 519:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*73287*/     /*Scope*/ 11, /*->73299*/
/*73288*/       OPC_CheckChild0Integer, 17|128,4/*529*/, 
/*73291*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73293*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETPC_B64), 0,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i64 529:iPTR) - Complexity = 8
                // Dst: (S_GETPC_B64:i64)
/*73299*/     /*Scope*/ 14, /*->73314*/
/*73300*/       OPC_CheckChild0Integer, 105|128,2/*361*/, 
/*73303*/       OPC_RecordChild1, // #0 = $src
/*73304*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73306*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 361:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*73314*/     /*Scope*/ 16, /*->73331*/
/*73315*/       OPC_CheckChild0Integer, 27|128,3/*411*/, 
/*73318*/       OPC_RecordChild1, // #0 = $vcc
/*73319*/       OPC_RecordChild2, // #1 = $src
/*73320*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73322*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 411:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*73331*/     /*Scope*/ 16, /*->73348*/
/*73332*/       OPC_CheckChild0Integer, 13|128,3/*397*/, 
/*73335*/       OPC_RecordChild1, // #0 = $src0
/*73336*/       OPC_RecordChild2, // #1 = $src1
/*73337*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73339*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 397:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*73348*/     /*Scope*/ 11, /*->73360*/
/*73349*/       OPC_CheckChild0Integer, 1|128,4/*513*/, 
/*73352*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73354*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 513:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*73360*/     /*Scope*/ 11, /*->73372*/
/*73361*/       OPC_CheckChild0Integer, 24|128,3/*408*/, 
/*73364*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73366*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 408:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*73372*/     /*Scope*/ 29, /*->73402*/
/*73373*/       OPC_CheckChild0Integer, 2|128,3/*386*/, 
/*73376*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73377*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73378*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73379*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73382*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73385*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73388*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:i32 386:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73402*/     /*Scope*/ 59, /*->73462*/
/*73403*/       OPC_CheckChild0Integer, 22|128,3/*406*/, 
/*73406*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73407*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->73444
/*73410*/         OPC_Scope, 15, /*->73427*/ // 2 children in Scope
/*73412*/           OPC_CheckChild1Type, MVT::f64,
/*73414*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 406:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73427*/         /*Scope*/ 15, /*->73443*/
/*73428*/           OPC_CheckChild1Type, MVT::f32,
/*73430*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 406:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73443*/         0, /*End of Scope*/
/*73444*/       /*SwitchType*/ 15, MVT::i16,// ->73461
/*73446*/         OPC_CheckChild1Type, MVT::f16,
/*73448*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73451*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 406:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73461*/       0, // EndSwitchType
/*73462*/     /*Scope*/ 13, /*->73476*/
/*73463*/       OPC_CheckChild0Integer, 124|128,3/*508*/, 
/*73466*/       OPC_RecordChild1, // #0 = $src0
/*73467*/       OPC_RecordChild2, // #1 = $src1
/*73468*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 508:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73476*/     /*Scope*/ 13, /*->73490*/
/*73477*/       OPC_CheckChild0Integer, 123|128,3/*507*/, 
/*73480*/       OPC_RecordChild1, // #0 = $src0
/*73481*/       OPC_RecordChild2, // #1 = $src1
/*73482*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 507:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73490*/     /*Scope*/ 15, /*->73506*/
/*73491*/       OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*73494*/       OPC_RecordChild1, // #0 = $src0
/*73495*/       OPC_RecordChild2, // #1 = $src1
/*73496*/       OPC_RecordChild3, // #2 = $src2
/*73497*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 504:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73506*/     /*Scope*/ 15, /*->73522*/
/*73507*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*73510*/       OPC_RecordChild1, // #0 = $src0
/*73511*/       OPC_RecordChild2, // #1 = $src1
/*73512*/       OPC_RecordChild3, // #2 = $src2
/*73513*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 357:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBIT_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73522*/     /*Scope*/ 15, /*->73538*/
/*73523*/       OPC_CheckChild0Integer, 102|128,2/*358*/, 
/*73526*/       OPC_RecordChild1, // #0 = $src0
/*73527*/       OPC_RecordChild2, // #1 = $src1
/*73528*/       OPC_RecordChild3, // #2 = $src2
/*73529*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBYTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 358:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBYTE_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73538*/     /*Scope*/ 15, /*->73554*/
/*73539*/       OPC_CheckChild0Integer, 28|128,4/*540*/, 
/*73542*/       OPC_RecordChild1, // #0 = $src0
/*73543*/       OPC_RecordChild2, // #1 = $src1
/*73544*/       OPC_RecordChild3, // #2 = $src2
/*73545*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 540:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73554*/     /*Scope*/ 15, /*->73570*/
/*73555*/       OPC_CheckChild0Integer, 26|128,4/*538*/, 
/*73558*/       OPC_RecordChild1, // #0 = $src0
/*73559*/       OPC_RecordChild2, // #1 = $src1
/*73560*/       OPC_RecordChild3, // #2 = $src2
/*73561*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 538:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73570*/     /*Scope*/ 15, /*->73586*/
/*73571*/       OPC_CheckChild0Integer, 27|128,4/*539*/, 
/*73574*/       OPC_RecordChild1, // #0 = $src0
/*73575*/       OPC_RecordChild2, // #1 = $src1
/*73576*/       OPC_RecordChild3, // #2 = $src2
/*73577*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 539:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73586*/     /*Scope*/ 15, /*->73602*/
/*73587*/       OPC_CheckChild0Integer, 0|128,4/*512*/, 
/*73590*/       OPC_RecordChild1, // #0 = $src0
/*73591*/       OPC_RecordChild2, // #1 = $src1
/*73592*/       OPC_RecordChild3, // #2 = $src2
/*73593*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 512:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73602*/     /*Scope*/ 15, /*->73618*/
/*73603*/       OPC_CheckChild0Integer, 126|128,3/*510*/, 
/*73606*/       OPC_RecordChild1, // #0 = $src0
/*73607*/       OPC_RecordChild2, // #1 = $src1
/*73608*/       OPC_RecordChild3, // #2 = $src2
/*73609*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 510:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73618*/     /*Scope*/ 15, /*->73634*/
/*73619*/       OPC_CheckChild0Integer, 2|128,4/*514*/, 
/*73622*/       OPC_RecordChild1, // #0 = $src0
/*73623*/       OPC_RecordChild2, // #1 = $src1
/*73624*/       OPC_RecordChild3, // #2 = $src2
/*73625*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 514:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73634*/     /*Scope*/ 29, /*->73664*/
/*73635*/       OPC_CheckChild0Integer, 126|128,2/*382*/, 
/*73638*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73639*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73640*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73641*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73644*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73647*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73650*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 382:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73664*/     /*Scope*/ 29, /*->73694*/
/*73665*/       OPC_CheckChild0Integer, 0|128,3/*384*/, 
/*73668*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73669*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73670*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73671*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73674*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73677*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73680*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 384:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73694*/     /*Scope*/ 29, /*->73724*/
/*73695*/       OPC_CheckChild0Integer, 1|128,3/*385*/, 
/*73698*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73699*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73700*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73701*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73704*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73707*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73710*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 385:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73724*/     /*Scope*/ 29, /*->73754*/
/*73725*/       OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*73728*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73729*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73730*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73731*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73734*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73737*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73740*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 383:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73754*/     /*Scope*/ 57, /*->73812*/
/*73755*/       OPC_CheckChild0Integer, 23|128,3/*407*/, 
/*73758*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73759*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->73777
/*73762*/         OPC_CheckChild1Type, MVT::f64,
/*73764*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73767*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 407:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73777*/       /*SwitchType*/ 15, MVT::f32,// ->73794
/*73779*/         OPC_CheckChild1Type, MVT::f32,
/*73781*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73784*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 407:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73794*/       /*SwitchType*/ 15, MVT::f16,// ->73811
/*73796*/         OPC_CheckChild1Type, MVT::f16,
/*73798*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73801*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 407:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73811*/       0, // EndSwitchType
/*73812*/     /*Scope*/ 21, /*->73834*/
/*73813*/       OPC_CheckChild0Integer, 121|128,3/*505*/, 
/*73816*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73817*/       OPC_CheckChild1Type, MVT::f32,
/*73819*/       OPC_CheckType, MVT::f32,
/*73821*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73824*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 505:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73834*/     /*Scope*/ 15, /*->73850*/
/*73835*/       OPC_CheckChild0Integer, 127|128,3/*511*/, 
/*73838*/       OPC_RecordChild1, // #0 = $src0
/*73839*/       OPC_RecordChild2, // #1 = $src1
/*73840*/       OPC_RecordChild3, // #2 = $src2
/*73841*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 511:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*73850*/     /*Scope*/ 26, /*->73877*/
/*73851*/       OPC_CheckChild0Integer, 20|128,34/*4372*/, 
/*73854*/       OPC_RecordChild1, // #0 = $src0
/*73855*/       OPC_Scope, 9, /*->73866*/ // 2 children in Scope
/*73857*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73859*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4372:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*73866*/       /*Scope*/ 9, /*->73876*/
/*73867*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73869*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4372:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*73876*/       0, /*End of Scope*/
/*73877*/     0, /*End of Scope*/
/*73878*/   /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::SHL),// ->74223
/*73882*/     OPC_Scope, 41, /*->73925*/ // 2 children in Scope
/*73884*/       OPC_MoveChild0,
/*73885*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*73888*/       OPC_MoveChild0,
/*73889*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*73892*/       OPC_CheckChild0Integer, 1, 
/*73894*/       OPC_RecordChild1, // #0 = $a
/*73895*/       OPC_CheckChild1Type, MVT::i32,
/*73897*/       OPC_MoveParent,
/*73898*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73909*/       OPC_MoveParent,
/*73910*/       OPC_RecordChild1, // #1 = $b
/*73911*/       OPC_CheckChild1Type, MVT::i32,
/*73913*/       OPC_CheckType, MVT::i32,
/*73915*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73917*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*73925*/     /*Scope*/ 39|128,2/*295*/, /*->74222*/
/*73927*/       OPC_RecordChild0, // #0 = $src0
/*73928*/       OPC_RecordChild1, // #1 = $src1
/*73929*/       OPC_Scope, 108|128,1/*236*/, /*->74168*/ // 3 children in Scope
/*73932*/         OPC_CheckChild1Type, MVT::i32,
/*73934*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->74154
/*73938*/           OPC_Scope, 11, /*->73951*/ // 3 children in Scope
/*73940*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73942*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*73951*/           /*Scope*/ 100, /*->74052*/
/*73952*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73954*/             OPC_EmitInteger, MVT::i32, 0, 
/*73957*/             OPC_EmitInteger, MVT::i32, 0, 
/*73960*/             OPC_EmitInteger, MVT::i32, 1, 
/*73963*/             OPC_EmitInteger, MVT::i32, 0, 
/*73966*/             OPC_EmitInteger, MVT::i32, 0, 
/*73969*/             OPC_EmitInteger, MVT::i32, 0, 
/*73972*/             OPC_EmitInteger, MVT::i32, 0, 
/*73975*/             OPC_EmitInteger, MVT::i32, 0, 
/*73978*/             OPC_EmitInteger, MVT::i32, 0, 
/*73981*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73993*/             OPC_EmitInteger, MVT::i32, 0, 
/*73996*/             OPC_EmitInteger, MVT::i32, 0, 
/*73999*/             OPC_EmitInteger, MVT::i32, 0, 
/*74002*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74014*/             OPC_EmitInteger, MVT::i32, 1, 
/*74017*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74020*/             OPC_EmitInteger, MVT::i32, 0, 
/*74023*/             OPC_EmitInteger, MVT::i32, 0, 
/*74026*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*74052*/           /*Scope*/ 100, /*->74153*/
/*74053*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74055*/             OPC_EmitInteger, MVT::i32, 0, 
/*74058*/             OPC_EmitInteger, MVT::i32, 0, 
/*74061*/             OPC_EmitInteger, MVT::i32, 1, 
/*74064*/             OPC_EmitInteger, MVT::i32, 0, 
/*74067*/             OPC_EmitInteger, MVT::i32, 0, 
/*74070*/             OPC_EmitInteger, MVT::i32, 0, 
/*74073*/             OPC_EmitInteger, MVT::i32, 0, 
/*74076*/             OPC_EmitInteger, MVT::i32, 0, 
/*74079*/             OPC_EmitInteger, MVT::i32, 0, 
/*74082*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74094*/             OPC_EmitInteger, MVT::i32, 0, 
/*74097*/             OPC_EmitInteger, MVT::i32, 0, 
/*74100*/             OPC_EmitInteger, MVT::i32, 0, 
/*74103*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74115*/             OPC_EmitInteger, MVT::i32, 1, 
/*74118*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74121*/             OPC_EmitInteger, MVT::i32, 0, 
/*74124*/             OPC_EmitInteger, MVT::i32, 0, 
/*74127*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*74153*/           0, /*End of Scope*/
/*74154*/         /*SwitchType*/ 11, MVT::i64,// ->74167
/*74156*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74158*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*74167*/         0, // EndSwitchType
/*74168*/       /*Scope*/ 14, /*->74183*/
/*74169*/         OPC_CheckChild1Type, MVT::i16,
/*74171*/         OPC_CheckType, MVT::i16,
/*74173*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*74175*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*74183*/       /*Scope*/ 37, /*->74221*/
/*74184*/         OPC_CheckChild1Type, MVT::v2i16,
/*74186*/         OPC_CheckType, MVT::v2i16,
/*74188*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*74191*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*74194*/         OPC_EmitInteger, MVT::i32, 0, 
/*74197*/         OPC_EmitInteger, MVT::i32, 0, 
/*74200*/         OPC_EmitInteger, MVT::i32, 0, 
/*74203*/         OPC_EmitInteger, MVT::i32, 0, 
/*74206*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHLREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (shl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHLREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*74221*/       0, /*End of Scope*/
/*74222*/     0, /*End of Scope*/
/*74223*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->79331
/*74227*/     OPC_Scope, 75|128,38/*4939*/, /*->79169*/ // 2 children in Scope
/*74230*/       OPC_MoveChild0,
/*74231*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74234*/       OPC_Scope, 57|128,2/*313*/, /*->74550*/ // 8 children in Scope
/*74237*/         OPC_RecordChild0, // #0 = $y
/*74238*/         OPC_Scope, 119|128,1/*247*/, /*->74488*/ // 2 children in Scope
/*74241*/           OPC_RecordChild1, // #1 = $x
/*74242*/           OPC_MoveParent,
/*74243*/           OPC_MoveChild1,
/*74244*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74247*/           OPC_Scope, 7|128,1/*135*/, /*->74385*/ // 4 children in Scope
/*74250*/             OPC_RecordChild0, // #2 = $z
/*74251*/             OPC_MoveChild1,
/*74252*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74255*/             OPC_CheckChild0Same, 1,
/*74257*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74268*/             OPC_MoveParent,
/*74269*/             OPC_MoveParent,
/*74270*/             OPC_CheckType, MVT::i32,
/*74272*/             OPC_Scope, 98, /*->74372*/ // 2 children in Scope
/*74274*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74276*/               OPC_EmitInteger, MVT::i32, 0, 
/*74279*/               OPC_EmitInteger, MVT::i32, 0, 
/*74282*/               OPC_EmitInteger, MVT::i32, 0, 
/*74285*/               OPC_EmitInteger, MVT::i32, 0, 
/*74288*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74300*/               OPC_EmitInteger, MVT::i32, 0, 
/*74303*/               OPC_EmitInteger, MVT::i32, 0, 
/*74306*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74318*/               OPC_EmitInteger, MVT::i32, 0, 
/*74321*/               OPC_EmitInteger, MVT::i32, 0, 
/*74324*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74336*/               OPC_EmitInteger, MVT::i32, 1, 
/*74339*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74342*/               OPC_EmitInteger, MVT::i32, 0, 
/*74345*/               OPC_EmitInteger, MVT::i32, 0, 
/*74348*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74372*/             /*Scope*/ 11, /*->74384*/
/*74373*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74375*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74384*/             0, /*End of Scope*/
/*74385*/           /*Scope*/ 33, /*->74419*/
/*74386*/             OPC_MoveChild0,
/*74387*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74390*/             OPC_CheckChild0Same, 1,
/*74392*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74403*/             OPC_MoveParent,
/*74404*/             OPC_RecordChild1, // #2 = $z
/*74405*/             OPC_MoveParent,
/*74406*/             OPC_CheckType, MVT::i32,
/*74408*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74410*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74419*/           /*Scope*/ 33, /*->74453*/
/*74420*/             OPC_RecordChild0, // #2 = $z
/*74421*/             OPC_MoveChild1,
/*74422*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74425*/             OPC_CheckChild0Same, 0,
/*74427*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74438*/             OPC_MoveParent,
/*74439*/             OPC_MoveParent,
/*74440*/             OPC_CheckType, MVT::i32,
/*74442*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74444*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74453*/           /*Scope*/ 33, /*->74487*/
/*74454*/             OPC_MoveChild0,
/*74455*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74458*/             OPC_CheckChild0Same, 0,
/*74460*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74471*/             OPC_MoveParent,
/*74472*/             OPC_RecordChild1, // #2 = $z
/*74473*/             OPC_MoveParent,
/*74474*/             OPC_CheckType, MVT::i32,
/*74476*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74478*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74487*/           0, /*End of Scope*/
/*74488*/         /*Scope*/ 60, /*->74549*/
/*74489*/           OPC_MoveChild1,
/*74490*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74493*/           OPC_RecordChild0, // #1 = $x
/*74494*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74505*/           OPC_MoveParent,
/*74506*/           OPC_MoveParent,
/*74507*/           OPC_MoveChild1,
/*74508*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74511*/           OPC_Scope, 17, /*->74530*/ // 2 children in Scope
/*74513*/             OPC_RecordChild0, // #2 = $y
/*74514*/             OPC_CheckChild1Same, 1,
/*74516*/             OPC_MoveParent,
/*74517*/             OPC_CheckType, MVT::i32,
/*74519*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74521*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74530*/           /*Scope*/ 17, /*->74548*/
/*74531*/             OPC_CheckChild0Same, 1,
/*74533*/             OPC_RecordChild1, // #2 = $y
/*74534*/             OPC_MoveParent,
/*74535*/             OPC_CheckType, MVT::i32,
/*74537*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74539*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74548*/           0, /*End of Scope*/
/*74549*/         0, /*End of Scope*/
/*74550*/       /*Scope*/ 61, /*->74612*/
/*74551*/         OPC_MoveChild0,
/*74552*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74555*/         OPC_RecordChild0, // #0 = $x
/*74556*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74567*/         OPC_MoveParent,
/*74568*/         OPC_RecordChild1, // #1 = $z
/*74569*/         OPC_MoveParent,
/*74570*/         OPC_MoveChild1,
/*74571*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74574*/         OPC_Scope, 17, /*->74593*/ // 2 children in Scope
/*74576*/           OPC_RecordChild0, // #2 = $y
/*74577*/           OPC_CheckChild1Same, 0,
/*74579*/           OPC_MoveParent,
/*74580*/           OPC_CheckType, MVT::i32,
/*74582*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74593*/         /*Scope*/ 17, /*->74611*/
/*74594*/           OPC_CheckChild0Same, 0,
/*74596*/           OPC_RecordChild1, // #2 = $y
/*74597*/           OPC_MoveParent,
/*74598*/           OPC_CheckType, MVT::i32,
/*74600*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74611*/         0, /*End of Scope*/
/*74612*/       /*Scope*/ 100|128,4/*612*/, /*->75226*/
/*74614*/         OPC_RecordChild0, // #0 = $y
/*74615*/         OPC_Scope, 115|128,2/*371*/, /*->74989*/ // 2 children in Scope
/*74618*/           OPC_RecordChild1, // #1 = $x
/*74619*/           OPC_MoveParent,
/*74620*/           OPC_MoveChild1,
/*74621*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74624*/           OPC_Scope, 120, /*->74746*/ // 3 children in Scope
/*74626*/             OPC_MoveChild0,
/*74627*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74630*/             OPC_CheckChild0Same, 1,
/*74632*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74643*/             OPC_MoveParent,
/*74644*/             OPC_RecordChild1, // #2 = $z
/*74645*/             OPC_MoveParent,
/*74646*/             OPC_CheckType, MVT::i32,
/*74648*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74650*/             OPC_EmitInteger, MVT::i32, 0, 
/*74653*/             OPC_EmitInteger, MVT::i32, 0, 
/*74656*/             OPC_EmitInteger, MVT::i32, 0, 
/*74659*/             OPC_EmitInteger, MVT::i32, 0, 
/*74662*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74674*/             OPC_EmitInteger, MVT::i32, 0, 
/*74677*/             OPC_EmitInteger, MVT::i32, 0, 
/*74680*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74692*/             OPC_EmitInteger, MVT::i32, 0, 
/*74695*/             OPC_EmitInteger, MVT::i32, 0, 
/*74698*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74710*/             OPC_EmitInteger, MVT::i32, 1, 
/*74713*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74716*/             OPC_EmitInteger, MVT::i32, 0, 
/*74719*/             OPC_EmitInteger, MVT::i32, 0, 
/*74722*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74746*/           /*Scope*/ 120, /*->74867*/
/*74747*/             OPC_RecordChild0, // #2 = $z
/*74748*/             OPC_MoveChild1,
/*74749*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74752*/             OPC_CheckChild0Same, 0,
/*74754*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74765*/             OPC_MoveParent,
/*74766*/             OPC_MoveParent,
/*74767*/             OPC_CheckType, MVT::i32,
/*74769*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74771*/             OPC_EmitInteger, MVT::i32, 0, 
/*74774*/             OPC_EmitInteger, MVT::i32, 0, 
/*74777*/             OPC_EmitInteger, MVT::i32, 0, 
/*74780*/             OPC_EmitInteger, MVT::i32, 0, 
/*74783*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74795*/             OPC_EmitInteger, MVT::i32, 0, 
/*74798*/             OPC_EmitInteger, MVT::i32, 0, 
/*74801*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74813*/             OPC_EmitInteger, MVT::i32, 0, 
/*74816*/             OPC_EmitInteger, MVT::i32, 0, 
/*74819*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74831*/             OPC_EmitInteger, MVT::i32, 1, 
/*74834*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74837*/             OPC_EmitInteger, MVT::i32, 0, 
/*74840*/             OPC_EmitInteger, MVT::i32, 0, 
/*74843*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74867*/           /*Scope*/ 120, /*->74988*/
/*74868*/             OPC_MoveChild0,
/*74869*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74872*/             OPC_CheckChild0Same, 0,
/*74874*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74885*/             OPC_MoveParent,
/*74886*/             OPC_RecordChild1, // #2 = $z
/*74887*/             OPC_MoveParent,
/*74888*/             OPC_CheckType, MVT::i32,
/*74890*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74892*/             OPC_EmitInteger, MVT::i32, 0, 
/*74895*/             OPC_EmitInteger, MVT::i32, 0, 
/*74898*/             OPC_EmitInteger, MVT::i32, 0, 
/*74901*/             OPC_EmitInteger, MVT::i32, 0, 
/*74904*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74916*/             OPC_EmitInteger, MVT::i32, 0, 
/*74919*/             OPC_EmitInteger, MVT::i32, 0, 
/*74922*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74934*/             OPC_EmitInteger, MVT::i32, 0, 
/*74937*/             OPC_EmitInteger, MVT::i32, 0, 
/*74940*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74952*/             OPC_EmitInteger, MVT::i32, 1, 
/*74955*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74958*/             OPC_EmitInteger, MVT::i32, 0, 
/*74961*/             OPC_EmitInteger, MVT::i32, 0, 
/*74964*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74988*/           0, /*End of Scope*/
/*74989*/         /*Scope*/ 106|128,1/*234*/, /*->75225*/
/*74991*/           OPC_MoveChild1,
/*74992*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74995*/           OPC_RecordChild0, // #1 = $x
/*74996*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75007*/           OPC_MoveParent,
/*75008*/           OPC_MoveParent,
/*75009*/           OPC_MoveChild1,
/*75010*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75013*/           OPC_Scope, 104, /*->75119*/ // 2 children in Scope
/*75015*/             OPC_RecordChild0, // #2 = $y
/*75016*/             OPC_CheckChild1Same, 1,
/*75018*/             OPC_MoveParent,
/*75019*/             OPC_CheckType, MVT::i32,
/*75021*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75023*/             OPC_EmitInteger, MVT::i32, 0, 
/*75026*/             OPC_EmitInteger, MVT::i32, 0, 
/*75029*/             OPC_EmitInteger, MVT::i32, 0, 
/*75032*/             OPC_EmitInteger, MVT::i32, 0, 
/*75035*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75047*/             OPC_EmitInteger, MVT::i32, 0, 
/*75050*/             OPC_EmitInteger, MVT::i32, 0, 
/*75053*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75065*/             OPC_EmitInteger, MVT::i32, 0, 
/*75068*/             OPC_EmitInteger, MVT::i32, 0, 
/*75071*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75083*/             OPC_EmitInteger, MVT::i32, 1, 
/*75086*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75089*/             OPC_EmitInteger, MVT::i32, 0, 
/*75092*/             OPC_EmitInteger, MVT::i32, 0, 
/*75095*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75119*/           /*Scope*/ 104, /*->75224*/
/*75120*/             OPC_CheckChild0Same, 1,
/*75122*/             OPC_RecordChild1, // #2 = $y
/*75123*/             OPC_MoveParent,
/*75124*/             OPC_CheckType, MVT::i32,
/*75126*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75128*/             OPC_EmitInteger, MVT::i32, 0, 
/*75131*/             OPC_EmitInteger, MVT::i32, 0, 
/*75134*/             OPC_EmitInteger, MVT::i32, 0, 
/*75137*/             OPC_EmitInteger, MVT::i32, 0, 
/*75140*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75152*/             OPC_EmitInteger, MVT::i32, 0, 
/*75155*/             OPC_EmitInteger, MVT::i32, 0, 
/*75158*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75170*/             OPC_EmitInteger, MVT::i32, 0, 
/*75173*/             OPC_EmitInteger, MVT::i32, 0, 
/*75176*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75188*/             OPC_EmitInteger, MVT::i32, 1, 
/*75191*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75194*/             OPC_EmitInteger, MVT::i32, 0, 
/*75197*/             OPC_EmitInteger, MVT::i32, 0, 
/*75200*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75224*/           0, /*End of Scope*/
/*75225*/         0, /*End of Scope*/
/*75226*/       /*Scope*/ 107|128,1/*235*/, /*->75463*/
/*75228*/         OPC_MoveChild0,
/*75229*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*75232*/         OPC_RecordChild0, // #0 = $x
/*75233*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75244*/         OPC_MoveParent,
/*75245*/         OPC_RecordChild1, // #1 = $z
/*75246*/         OPC_MoveParent,
/*75247*/         OPC_MoveChild1,
/*75248*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75251*/         OPC_Scope, 104, /*->75357*/ // 2 children in Scope
/*75253*/           OPC_RecordChild0, // #2 = $y
/*75254*/           OPC_CheckChild1Same, 0,
/*75256*/           OPC_MoveParent,
/*75257*/           OPC_CheckType, MVT::i32,
/*75259*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75261*/           OPC_EmitInteger, MVT::i32, 0, 
/*75264*/           OPC_EmitInteger, MVT::i32, 0, 
/*75267*/           OPC_EmitInteger, MVT::i32, 0, 
/*75270*/           OPC_EmitInteger, MVT::i32, 0, 
/*75273*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75285*/           OPC_EmitInteger, MVT::i32, 0, 
/*75288*/           OPC_EmitInteger, MVT::i32, 0, 
/*75291*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75303*/           OPC_EmitInteger, MVT::i32, 0, 
/*75306*/           OPC_EmitInteger, MVT::i32, 0, 
/*75309*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75321*/           OPC_EmitInteger, MVT::i32, 1, 
/*75324*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75327*/           OPC_EmitInteger, MVT::i32, 0, 
/*75330*/           OPC_EmitInteger, MVT::i32, 0, 
/*75333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75357*/         /*Scope*/ 104, /*->75462*/
/*75358*/           OPC_CheckChild0Same, 0,
/*75360*/           OPC_RecordChild1, // #2 = $y
/*75361*/           OPC_MoveParent,
/*75362*/           OPC_CheckType, MVT::i32,
/*75364*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75366*/           OPC_EmitInteger, MVT::i32, 0, 
/*75369*/           OPC_EmitInteger, MVT::i32, 0, 
/*75372*/           OPC_EmitInteger, MVT::i32, 0, 
/*75375*/           OPC_EmitInteger, MVT::i32, 0, 
/*75378*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75390*/           OPC_EmitInteger, MVT::i32, 0, 
/*75393*/           OPC_EmitInteger, MVT::i32, 0, 
/*75396*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75408*/           OPC_EmitInteger, MVT::i32, 0, 
/*75411*/           OPC_EmitInteger, MVT::i32, 0, 
/*75414*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75426*/           OPC_EmitInteger, MVT::i32, 1, 
/*75429*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75432*/           OPC_EmitInteger, MVT::i32, 0, 
/*75435*/           OPC_EmitInteger, MVT::i32, 0, 
/*75438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75462*/         0, /*End of Scope*/
/*75463*/       /*Scope*/ 79|128,4/*591*/, /*->76056*/
/*75465*/         OPC_RecordChild0, // #0 = $x
/*75466*/         OPC_Scope, 85|128,3/*469*/, /*->75938*/ // 2 children in Scope
/*75469*/           OPC_RecordChild1, // #1 = $z
/*75470*/           OPC_MoveParent,
/*75471*/           OPC_MoveChild1,
/*75472*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75475*/           OPC_Scope, 9|128,2/*265*/, /*->75743*/ // 4 children in Scope
/*75478*/             OPC_RecordChild0, // #2 = $y
/*75479*/             OPC_MoveChild1,
/*75480*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75483*/             OPC_Scope, 100|128,1/*228*/, /*->75714*/ // 2 children in Scope
/*75486*/               OPC_CheckChild0Same, 0,
/*75488*/               OPC_CheckChild1Same, 1,
/*75490*/               OPC_MoveParent,
/*75491*/               OPC_MoveParent,
/*75492*/               OPC_CheckType, MVT::i32,
/*75494*/               OPC_Scope, 68|128,1/*196*/, /*->75693*/ // 2 children in Scope
/*75497*/                 OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75499*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75502*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75505*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75508*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75511*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75514*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75517*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75520*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75523*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75526*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75529*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75532*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75544*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75547*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75550*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75553*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75565*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75568*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75571*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75574*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75577*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*75603*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75606*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75609*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75621*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75624*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75627*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75639*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75642*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75645*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75657*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75660*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75663*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75666*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75669*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75693*/               /*Scope*/ 19, /*->75713*/
/*75694*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75696*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75704*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75713*/               0, /*End of Scope*/
/*75714*/             /*Scope*/ 27, /*->75742*/
/*75715*/               OPC_CheckChild0Same, 1,
/*75717*/               OPC_CheckChild1Same, 0,
/*75719*/               OPC_MoveParent,
/*75720*/               OPC_MoveParent,
/*75721*/               OPC_CheckType, MVT::i32,
/*75723*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75725*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75733*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75742*/             0, /*End of Scope*/
/*75743*/           /*Scope*/ 64, /*->75808*/
/*75744*/             OPC_MoveChild0,
/*75745*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75748*/             OPC_Scope, 28, /*->75778*/ // 2 children in Scope
/*75750*/               OPC_CheckChild0Same, 0,
/*75752*/               OPC_CheckChild1Same, 1,
/*75754*/               OPC_MoveParent,
/*75755*/               OPC_RecordChild1, // #2 = $y
/*75756*/               OPC_MoveParent,
/*75757*/               OPC_CheckType, MVT::i32,
/*75759*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75761*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75769*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75778*/             /*Scope*/ 28, /*->75807*/
/*75779*/               OPC_CheckChild0Same, 1,
/*75781*/               OPC_CheckChild1Same, 0,
/*75783*/               OPC_MoveParent,
/*75784*/               OPC_RecordChild1, // #2 = $y
/*75785*/               OPC_MoveParent,
/*75786*/               OPC_CheckType, MVT::i32,
/*75788*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75790*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75798*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75807*/             0, /*End of Scope*/
/*75808*/           /*Scope*/ 63, /*->75872*/
/*75809*/             OPC_RecordChild0, // #2 = $y
/*75810*/             OPC_MoveChild1,
/*75811*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75814*/             OPC_Scope, 27, /*->75843*/ // 2 children in Scope
/*75816*/               OPC_CheckChild0Same, 1,
/*75818*/               OPC_CheckChild1Same, 0,
/*75820*/               OPC_MoveParent,
/*75821*/               OPC_MoveParent,
/*75822*/               OPC_CheckType, MVT::i32,
/*75824*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75826*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75834*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75843*/             /*Scope*/ 27, /*->75871*/
/*75844*/               OPC_CheckChild0Same, 0,
/*75846*/               OPC_CheckChild1Same, 1,
/*75848*/               OPC_MoveParent,
/*75849*/               OPC_MoveParent,
/*75850*/               OPC_CheckType, MVT::i32,
/*75852*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75854*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75862*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75871*/             0, /*End of Scope*/
/*75872*/           /*Scope*/ 64, /*->75937*/
/*75873*/             OPC_MoveChild0,
/*75874*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75877*/             OPC_Scope, 28, /*->75907*/ // 2 children in Scope
/*75879*/               OPC_CheckChild0Same, 1,
/*75881*/               OPC_CheckChild1Same, 0,
/*75883*/               OPC_MoveParent,
/*75884*/               OPC_RecordChild1, // #2 = $y
/*75885*/               OPC_MoveParent,
/*75886*/               OPC_CheckType, MVT::i32,
/*75888*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75890*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75898*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75907*/             /*Scope*/ 28, /*->75936*/
/*75908*/               OPC_CheckChild0Same, 0,
/*75910*/               OPC_CheckChild1Same, 1,
/*75912*/               OPC_MoveParent,
/*75913*/               OPC_RecordChild1, // #2 = $y
/*75914*/               OPC_MoveParent,
/*75915*/               OPC_CheckType, MVT::i32,
/*75917*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75919*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75927*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75936*/             0, /*End of Scope*/
/*75937*/           0, /*End of Scope*/
/*75938*/         /*Scope*/ 116, /*->76055*/
/*75939*/           OPC_MoveChild1,
/*75940*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75943*/           OPC_RecordChild0, // #1 = $x
/*75944*/           OPC_RecordChild1, // #2 = $z
/*75945*/           OPC_MoveParent,
/*75946*/           OPC_MoveParent,
/*75947*/           OPC_MoveChild1,
/*75948*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75951*/           OPC_Scope, 26, /*->75979*/ // 3 children in Scope
/*75953*/             OPC_CheckChild0Same, 1,
/*75955*/             OPC_CheckChild1Same, 2,
/*75957*/             OPC_MoveParent,
/*75958*/             OPC_CheckType, MVT::i32,
/*75960*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75962*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*75970*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75979*/           /*Scope*/ 47, /*->76027*/
/*75980*/             OPC_CheckChild0Same, 2,
/*75982*/             OPC_CheckChild1Same, 1,
/*75984*/             OPC_MoveParent,
/*75985*/             OPC_CheckType, MVT::i32,
/*75987*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75989*/             OPC_Scope, 17, /*->76008*/ // 2 children in Scope
/*75991*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*75999*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76008*/             /*Scope*/ 17, /*->76026*/
/*76009*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*76017*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76026*/             0, /*End of Scope*/
/*76027*/           /*Scope*/ 26, /*->76054*/
/*76028*/             OPC_CheckChild0Same, 1,
/*76030*/             OPC_CheckChild1Same, 2,
/*76032*/             OPC_MoveParent,
/*76033*/             OPC_CheckType, MVT::i32,
/*76035*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76037*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*76045*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76054*/           0, /*End of Scope*/
/*76055*/         0, /*End of Scope*/
/*76056*/       /*Scope*/ 117, /*->76174*/
/*76057*/         OPC_MoveChild0,
/*76058*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76061*/         OPC_RecordChild0, // #0 = $x
/*76062*/         OPC_RecordChild1, // #1 = $z
/*76063*/         OPC_MoveParent,
/*76064*/         OPC_RecordChild1, // #2 = $y
/*76065*/         OPC_MoveParent,
/*76066*/         OPC_MoveChild1,
/*76067*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*76070*/         OPC_Scope, 26, /*->76098*/ // 3 children in Scope
/*76072*/           OPC_CheckChild0Same, 0,
/*76074*/           OPC_CheckChild1Same, 1,
/*76076*/           OPC_MoveParent,
/*76077*/           OPC_CheckType, MVT::i32,
/*76079*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76081*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*76089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76098*/         /*Scope*/ 47, /*->76146*/
/*76099*/           OPC_CheckChild0Same, 1,
/*76101*/           OPC_CheckChild1Same, 0,
/*76103*/           OPC_MoveParent,
/*76104*/           OPC_CheckType, MVT::i32,
/*76106*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76108*/           OPC_Scope, 17, /*->76127*/ // 2 children in Scope
/*76110*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*76118*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76127*/           /*Scope*/ 17, /*->76145*/
/*76128*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*76136*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76145*/           0, /*End of Scope*/
/*76146*/         /*Scope*/ 26, /*->76173*/
/*76147*/           OPC_CheckChild0Same, 0,
/*76149*/           OPC_CheckChild1Same, 1,
/*76151*/           OPC_MoveParent,
/*76152*/           OPC_CheckType, MVT::i32,
/*76154*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76156*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*76164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76173*/         0, /*End of Scope*/
/*76174*/       /*Scope*/ 64|128,17/*2240*/, /*->78416*/
/*76176*/         OPC_RecordChild0, // #0 = $x
/*76177*/         OPC_Scope, 76|128,11/*1484*/, /*->77664*/ // 2 children in Scope
/*76180*/           OPC_RecordChild1, // #1 = $z
/*76181*/           OPC_MoveParent,
/*76182*/           OPC_MoveChild1,
/*76183*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*76186*/           OPC_Scope, 81|128,1/*209*/, /*->76398*/ // 4 children in Scope
/*76189*/             OPC_RecordChild0, // #2 = $y
/*76190*/             OPC_MoveChild1,
/*76191*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76194*/             OPC_CheckChild0Same, 1,
/*76196*/             OPC_CheckChild1Same, 0,
/*76198*/             OPC_MoveParent,
/*76199*/             OPC_MoveParent,
/*76200*/             OPC_CheckType, MVT::i32,
/*76202*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76204*/             OPC_EmitInteger, MVT::i32, 0, 
/*76207*/             OPC_EmitInteger, MVT::i32, 0, 
/*76210*/             OPC_EmitInteger, MVT::i32, 0, 
/*76213*/             OPC_EmitInteger, MVT::i32, 0, 
/*76216*/             OPC_EmitInteger, MVT::i32, 1, 
/*76219*/             OPC_EmitInteger, MVT::i32, 0, 
/*76222*/             OPC_EmitInteger, MVT::i32, 0, 
/*76225*/             OPC_EmitInteger, MVT::i32, 0, 
/*76228*/             OPC_EmitInteger, MVT::i32, 0, 
/*76231*/             OPC_EmitInteger, MVT::i32, 0, 
/*76234*/             OPC_EmitInteger, MVT::i32, 0, 
/*76237*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76249*/             OPC_EmitInteger, MVT::i32, 0, 
/*76252*/             OPC_EmitInteger, MVT::i32, 0, 
/*76255*/             OPC_EmitInteger, MVT::i32, 0, 
/*76258*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76270*/             OPC_EmitInteger, MVT::i32, 1, 
/*76273*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76276*/             OPC_EmitInteger, MVT::i32, 0, 
/*76279*/             OPC_EmitInteger, MVT::i32, 0, 
/*76282*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76308*/             OPC_EmitInteger, MVT::i32, 0, 
/*76311*/             OPC_EmitInteger, MVT::i32, 0, 
/*76314*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76326*/             OPC_EmitInteger, MVT::i32, 0, 
/*76329*/             OPC_EmitInteger, MVT::i32, 0, 
/*76332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76344*/             OPC_EmitInteger, MVT::i32, 0, 
/*76347*/             OPC_EmitInteger, MVT::i32, 0, 
/*76350*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76362*/             OPC_EmitInteger, MVT::i32, 1, 
/*76365*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76368*/             OPC_EmitInteger, MVT::i32, 0, 
/*76371*/             OPC_EmitInteger, MVT::i32, 0, 
/*76374*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76398*/           /*Scope*/ 36|128,3/*420*/, /*->76820*/
/*76400*/             OPC_MoveChild0,
/*76401*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76404*/             OPC_Scope, 77|128,1/*205*/, /*->76612*/ // 2 children in Scope
/*76407*/               OPC_CheckChild0Same, 0,
/*76409*/               OPC_CheckChild1Same, 1,
/*76411*/               OPC_MoveParent,
/*76412*/               OPC_RecordChild1, // #2 = $y
/*76413*/               OPC_MoveParent,
/*76414*/               OPC_CheckType, MVT::i32,
/*76416*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76418*/               OPC_EmitInteger, MVT::i32, 0, 
/*76421*/               OPC_EmitInteger, MVT::i32, 0, 
/*76424*/               OPC_EmitInteger, MVT::i32, 0, 
/*76427*/               OPC_EmitInteger, MVT::i32, 0, 
/*76430*/               OPC_EmitInteger, MVT::i32, 1, 
/*76433*/               OPC_EmitInteger, MVT::i32, 0, 
/*76436*/               OPC_EmitInteger, MVT::i32, 0, 
/*76439*/               OPC_EmitInteger, MVT::i32, 0, 
/*76442*/               OPC_EmitInteger, MVT::i32, 0, 
/*76445*/               OPC_EmitInteger, MVT::i32, 0, 
/*76448*/               OPC_EmitInteger, MVT::i32, 0, 
/*76451*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76463*/               OPC_EmitInteger, MVT::i32, 0, 
/*76466*/               OPC_EmitInteger, MVT::i32, 0, 
/*76469*/               OPC_EmitInteger, MVT::i32, 0, 
/*76472*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76484*/               OPC_EmitInteger, MVT::i32, 1, 
/*76487*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76490*/               OPC_EmitInteger, MVT::i32, 0, 
/*76493*/               OPC_EmitInteger, MVT::i32, 0, 
/*76496*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76522*/               OPC_EmitInteger, MVT::i32, 0, 
/*76525*/               OPC_EmitInteger, MVT::i32, 0, 
/*76528*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76540*/               OPC_EmitInteger, MVT::i32, 0, 
/*76543*/               OPC_EmitInteger, MVT::i32, 0, 
/*76546*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76558*/               OPC_EmitInteger, MVT::i32, 0, 
/*76561*/               OPC_EmitInteger, MVT::i32, 0, 
/*76564*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76576*/               OPC_EmitInteger, MVT::i32, 1, 
/*76579*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76582*/               OPC_EmitInteger, MVT::i32, 0, 
/*76585*/               OPC_EmitInteger, MVT::i32, 0, 
/*76588*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76612*/             /*Scope*/ 77|128,1/*205*/, /*->76819*/
/*76614*/               OPC_CheckChild0Same, 1,
/*76616*/               OPC_CheckChild1Same, 0,
/*76618*/               OPC_MoveParent,
/*76619*/               OPC_RecordChild1, // #2 = $y
/*76620*/               OPC_MoveParent,
/*76621*/               OPC_CheckType, MVT::i32,
/*76623*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76625*/               OPC_EmitInteger, MVT::i32, 0, 
/*76628*/               OPC_EmitInteger, MVT::i32, 0, 
/*76631*/               OPC_EmitInteger, MVT::i32, 0, 
/*76634*/               OPC_EmitInteger, MVT::i32, 0, 
/*76637*/               OPC_EmitInteger, MVT::i32, 1, 
/*76640*/               OPC_EmitInteger, MVT::i32, 0, 
/*76643*/               OPC_EmitInteger, MVT::i32, 0, 
/*76646*/               OPC_EmitInteger, MVT::i32, 0, 
/*76649*/               OPC_EmitInteger, MVT::i32, 0, 
/*76652*/               OPC_EmitInteger, MVT::i32, 0, 
/*76655*/               OPC_EmitInteger, MVT::i32, 0, 
/*76658*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76670*/               OPC_EmitInteger, MVT::i32, 0, 
/*76673*/               OPC_EmitInteger, MVT::i32, 0, 
/*76676*/               OPC_EmitInteger, MVT::i32, 0, 
/*76679*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76691*/               OPC_EmitInteger, MVT::i32, 1, 
/*76694*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76697*/               OPC_EmitInteger, MVT::i32, 0, 
/*76700*/               OPC_EmitInteger, MVT::i32, 0, 
/*76703*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76729*/               OPC_EmitInteger, MVT::i32, 0, 
/*76732*/               OPC_EmitInteger, MVT::i32, 0, 
/*76735*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76747*/               OPC_EmitInteger, MVT::i32, 0, 
/*76750*/               OPC_EmitInteger, MVT::i32, 0, 
/*76753*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76765*/               OPC_EmitInteger, MVT::i32, 0, 
/*76768*/               OPC_EmitInteger, MVT::i32, 0, 
/*76771*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76783*/               OPC_EmitInteger, MVT::i32, 1, 
/*76786*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76789*/               OPC_EmitInteger, MVT::i32, 0, 
/*76792*/               OPC_EmitInteger, MVT::i32, 0, 
/*76795*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76819*/             0, /*End of Scope*/
/*76820*/           /*Scope*/ 35|128,3/*419*/, /*->77241*/
/*76822*/             OPC_RecordChild0, // #2 = $y
/*76823*/             OPC_MoveChild1,
/*76824*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76827*/             OPC_Scope, 76|128,1/*204*/, /*->77034*/ // 2 children in Scope
/*76830*/               OPC_CheckChild0Same, 1,
/*76832*/               OPC_CheckChild1Same, 0,
/*76834*/               OPC_MoveParent,
/*76835*/               OPC_MoveParent,
/*76836*/               OPC_CheckType, MVT::i32,
/*76838*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76840*/               OPC_EmitInteger, MVT::i32, 0, 
/*76843*/               OPC_EmitInteger, MVT::i32, 0, 
/*76846*/               OPC_EmitInteger, MVT::i32, 0, 
/*76849*/               OPC_EmitInteger, MVT::i32, 0, 
/*76852*/               OPC_EmitInteger, MVT::i32, 1, 
/*76855*/               OPC_EmitInteger, MVT::i32, 0, 
/*76858*/               OPC_EmitInteger, MVT::i32, 0, 
/*76861*/               OPC_EmitInteger, MVT::i32, 0, 
/*76864*/               OPC_EmitInteger, MVT::i32, 0, 
/*76867*/               OPC_EmitInteger, MVT::i32, 0, 
/*76870*/               OPC_EmitInteger, MVT::i32, 0, 
/*76873*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76885*/               OPC_EmitInteger, MVT::i32, 0, 
/*76888*/               OPC_EmitInteger, MVT::i32, 0, 
/*76891*/               OPC_EmitInteger, MVT::i32, 0, 
/*76894*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76906*/               OPC_EmitInteger, MVT::i32, 1, 
/*76909*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76912*/               OPC_EmitInteger, MVT::i32, 0, 
/*76915*/               OPC_EmitInteger, MVT::i32, 0, 
/*76918*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76944*/               OPC_EmitInteger, MVT::i32, 0, 
/*76947*/               OPC_EmitInteger, MVT::i32, 0, 
/*76950*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76962*/               OPC_EmitInteger, MVT::i32, 0, 
/*76965*/               OPC_EmitInteger, MVT::i32, 0, 
/*76968*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76980*/               OPC_EmitInteger, MVT::i32, 0, 
/*76983*/               OPC_EmitInteger, MVT::i32, 0, 
/*76986*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76998*/               OPC_EmitInteger, MVT::i32, 1, 
/*77001*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77004*/               OPC_EmitInteger, MVT::i32, 0, 
/*77007*/               OPC_EmitInteger, MVT::i32, 0, 
/*77010*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77034*/             /*Scope*/ 76|128,1/*204*/, /*->77240*/
/*77036*/               OPC_CheckChild0Same, 0,
/*77038*/               OPC_CheckChild1Same, 1,
/*77040*/               OPC_MoveParent,
/*77041*/               OPC_MoveParent,
/*77042*/               OPC_CheckType, MVT::i32,
/*77044*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77046*/               OPC_EmitInteger, MVT::i32, 0, 
/*77049*/               OPC_EmitInteger, MVT::i32, 0, 
/*77052*/               OPC_EmitInteger, MVT::i32, 0, 
/*77055*/               OPC_EmitInteger, MVT::i32, 0, 
/*77058*/               OPC_EmitInteger, MVT::i32, 1, 
/*77061*/               OPC_EmitInteger, MVT::i32, 0, 
/*77064*/               OPC_EmitInteger, MVT::i32, 0, 
/*77067*/               OPC_EmitInteger, MVT::i32, 0, 
/*77070*/               OPC_EmitInteger, MVT::i32, 0, 
/*77073*/               OPC_EmitInteger, MVT::i32, 0, 
/*77076*/               OPC_EmitInteger, MVT::i32, 0, 
/*77079*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77091*/               OPC_EmitInteger, MVT::i32, 0, 
/*77094*/               OPC_EmitInteger, MVT::i32, 0, 
/*77097*/               OPC_EmitInteger, MVT::i32, 0, 
/*77100*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77112*/               OPC_EmitInteger, MVT::i32, 1, 
/*77115*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77118*/               OPC_EmitInteger, MVT::i32, 0, 
/*77121*/               OPC_EmitInteger, MVT::i32, 0, 
/*77124*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77150*/               OPC_EmitInteger, MVT::i32, 0, 
/*77153*/               OPC_EmitInteger, MVT::i32, 0, 
/*77156*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77168*/               OPC_EmitInteger, MVT::i32, 0, 
/*77171*/               OPC_EmitInteger, MVT::i32, 0, 
/*77174*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77186*/               OPC_EmitInteger, MVT::i32, 0, 
/*77189*/               OPC_EmitInteger, MVT::i32, 0, 
/*77192*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77204*/               OPC_EmitInteger, MVT::i32, 1, 
/*77207*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77210*/               OPC_EmitInteger, MVT::i32, 0, 
/*77213*/               OPC_EmitInteger, MVT::i32, 0, 
/*77216*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77240*/             0, /*End of Scope*/
/*77241*/           /*Scope*/ 36|128,3/*420*/, /*->77663*/
/*77243*/             OPC_MoveChild0,
/*77244*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*77247*/             OPC_Scope, 77|128,1/*205*/, /*->77455*/ // 2 children in Scope
/*77250*/               OPC_CheckChild0Same, 1,
/*77252*/               OPC_CheckChild1Same, 0,
/*77254*/               OPC_MoveParent,
/*77255*/               OPC_RecordChild1, // #2 = $y
/*77256*/               OPC_MoveParent,
/*77257*/               OPC_CheckType, MVT::i32,
/*77259*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77261*/               OPC_EmitInteger, MVT::i32, 0, 
/*77264*/               OPC_EmitInteger, MVT::i32, 0, 
/*77267*/               OPC_EmitInteger, MVT::i32, 0, 
/*77270*/               OPC_EmitInteger, MVT::i32, 0, 
/*77273*/               OPC_EmitInteger, MVT::i32, 1, 
/*77276*/               OPC_EmitInteger, MVT::i32, 0, 
/*77279*/               OPC_EmitInteger, MVT::i32, 0, 
/*77282*/               OPC_EmitInteger, MVT::i32, 0, 
/*77285*/               OPC_EmitInteger, MVT::i32, 0, 
/*77288*/               OPC_EmitInteger, MVT::i32, 0, 
/*77291*/               OPC_EmitInteger, MVT::i32, 0, 
/*77294*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77306*/               OPC_EmitInteger, MVT::i32, 0, 
/*77309*/               OPC_EmitInteger, MVT::i32, 0, 
/*77312*/               OPC_EmitInteger, MVT::i32, 0, 
/*77315*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77327*/               OPC_EmitInteger, MVT::i32, 1, 
/*77330*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77333*/               OPC_EmitInteger, MVT::i32, 0, 
/*77336*/               OPC_EmitInteger, MVT::i32, 0, 
/*77339*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77365*/               OPC_EmitInteger, MVT::i32, 0, 
/*77368*/               OPC_EmitInteger, MVT::i32, 0, 
/*77371*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77383*/               OPC_EmitInteger, MVT::i32, 0, 
/*77386*/               OPC_EmitInteger, MVT::i32, 0, 
/*77389*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77401*/               OPC_EmitInteger, MVT::i32, 0, 
/*77404*/               OPC_EmitInteger, MVT::i32, 0, 
/*77407*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77419*/               OPC_EmitInteger, MVT::i32, 1, 
/*77422*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77425*/               OPC_EmitInteger, MVT::i32, 0, 
/*77428*/               OPC_EmitInteger, MVT::i32, 0, 
/*77431*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77455*/             /*Scope*/ 77|128,1/*205*/, /*->77662*/
/*77457*/               OPC_CheckChild0Same, 0,
/*77459*/               OPC_CheckChild1Same, 1,
/*77461*/               OPC_MoveParent,
/*77462*/               OPC_RecordChild1, // #2 = $y
/*77463*/               OPC_MoveParent,
/*77464*/               OPC_CheckType, MVT::i32,
/*77466*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77468*/               OPC_EmitInteger, MVT::i32, 0, 
/*77471*/               OPC_EmitInteger, MVT::i32, 0, 
/*77474*/               OPC_EmitInteger, MVT::i32, 0, 
/*77477*/               OPC_EmitInteger, MVT::i32, 0, 
/*77480*/               OPC_EmitInteger, MVT::i32, 1, 
/*77483*/               OPC_EmitInteger, MVT::i32, 0, 
/*77486*/               OPC_EmitInteger, MVT::i32, 0, 
/*77489*/               OPC_EmitInteger, MVT::i32, 0, 
/*77492*/               OPC_EmitInteger, MVT::i32, 0, 
/*77495*/               OPC_EmitInteger, MVT::i32, 0, 
/*77498*/               OPC_EmitInteger, MVT::i32, 0, 
/*77501*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77513*/               OPC_EmitInteger, MVT::i32, 0, 
/*77516*/               OPC_EmitInteger, MVT::i32, 0, 
/*77519*/               OPC_EmitInteger, MVT::i32, 0, 
/*77522*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77534*/               OPC_EmitInteger, MVT::i32, 1, 
/*77537*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77540*/               OPC_EmitInteger, MVT::i32, 0, 
/*77543*/               OPC_EmitInteger, MVT::i32, 0, 
/*77546*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77572*/               OPC_EmitInteger, MVT::i32, 0, 
/*77575*/               OPC_EmitInteger, MVT::i32, 0, 
/*77578*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77590*/               OPC_EmitInteger, MVT::i32, 0, 
/*77593*/               OPC_EmitInteger, MVT::i32, 0, 
/*77596*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77608*/               OPC_EmitInteger, MVT::i32, 0, 
/*77611*/               OPC_EmitInteger, MVT::i32, 0, 
/*77614*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77626*/               OPC_EmitInteger, MVT::i32, 1, 
/*77629*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77632*/               OPC_EmitInteger, MVT::i32, 0, 
/*77635*/               OPC_EmitInteger, MVT::i32, 0, 
/*77638*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77662*/             0, /*End of Scope*/
/*77663*/           0, /*End of Scope*/
/*77664*/         /*Scope*/ 109|128,5/*749*/, /*->78415*/
/*77666*/           OPC_MoveChild1,
/*77667*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*77670*/           OPC_RecordChild0, // #1 = $x
/*77671*/           OPC_RecordChild1, // #2 = $z
/*77672*/           OPC_MoveParent,
/*77673*/           OPC_MoveParent,
/*77674*/           OPC_MoveChild1,
/*77675*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*77678*/           OPC_Scope, 75|128,1/*203*/, /*->77884*/ // 3 children in Scope
/*77681*/             OPC_CheckChild0Same, 1,
/*77683*/             OPC_CheckChild1Same, 2,
/*77685*/             OPC_MoveParent,
/*77686*/             OPC_CheckType, MVT::i32,
/*77688*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77690*/             OPC_EmitInteger, MVT::i32, 0, 
/*77693*/             OPC_EmitInteger, MVT::i32, 0, 
/*77696*/             OPC_EmitInteger, MVT::i32, 0, 
/*77699*/             OPC_EmitInteger, MVT::i32, 0, 
/*77702*/             OPC_EmitInteger, MVT::i32, 1, 
/*77705*/             OPC_EmitInteger, MVT::i32, 0, 
/*77708*/             OPC_EmitInteger, MVT::i32, 0, 
/*77711*/             OPC_EmitInteger, MVT::i32, 0, 
/*77714*/             OPC_EmitInteger, MVT::i32, 0, 
/*77717*/             OPC_EmitInteger, MVT::i32, 0, 
/*77720*/             OPC_EmitInteger, MVT::i32, 0, 
/*77723*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77735*/             OPC_EmitInteger, MVT::i32, 0, 
/*77738*/             OPC_EmitInteger, MVT::i32, 0, 
/*77741*/             OPC_EmitInteger, MVT::i32, 0, 
/*77744*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77756*/             OPC_EmitInteger, MVT::i32, 1, 
/*77759*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77762*/             OPC_EmitInteger, MVT::i32, 0, 
/*77765*/             OPC_EmitInteger, MVT::i32, 0, 
/*77768*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77794*/             OPC_EmitInteger, MVT::i32, 0, 
/*77797*/             OPC_EmitInteger, MVT::i32, 0, 
/*77800*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77812*/             OPC_EmitInteger, MVT::i32, 0, 
/*77815*/             OPC_EmitInteger, MVT::i32, 0, 
/*77818*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77830*/             OPC_EmitInteger, MVT::i32, 0, 
/*77833*/             OPC_EmitInteger, MVT::i32, 0, 
/*77836*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77848*/             OPC_EmitInteger, MVT::i32, 1, 
/*77851*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77854*/             OPC_EmitInteger, MVT::i32, 0, 
/*77857*/             OPC_EmitInteger, MVT::i32, 0, 
/*77860*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77884*/           /*Scope*/ 67|128,2/*323*/, /*->78209*/
/*77886*/             OPC_CheckChild0Same, 2,
/*77888*/             OPC_CheckChild1Same, 1,
/*77890*/             OPC_MoveParent,
/*77891*/             OPC_CheckType, MVT::i32,
/*77893*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77895*/             OPC_EmitInteger, MVT::i32, 0, 
/*77898*/             OPC_EmitInteger, MVT::i32, 0, 
/*77901*/             OPC_EmitInteger, MVT::i32, 0, 
/*77904*/             OPC_EmitInteger, MVT::i32, 0, 
/*77907*/             OPC_EmitInteger, MVT::i32, 1, 
/*77910*/             OPC_EmitInteger, MVT::i32, 0, 
/*77913*/             OPC_EmitInteger, MVT::i32, 0, 
/*77916*/             OPC_EmitInteger, MVT::i32, 0, 
/*77919*/             OPC_EmitInteger, MVT::i32, 0, 
/*77922*/             OPC_EmitInteger, MVT::i32, 0, 
/*77925*/             OPC_EmitInteger, MVT::i32, 0, 
/*77928*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77940*/             OPC_EmitInteger, MVT::i32, 0, 
/*77943*/             OPC_EmitInteger, MVT::i32, 0, 
/*77946*/             OPC_EmitInteger, MVT::i32, 0, 
/*77949*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77961*/             OPC_EmitInteger, MVT::i32, 1, 
/*77964*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77967*/             OPC_EmitInteger, MVT::i32, 0, 
/*77970*/             OPC_EmitInteger, MVT::i32, 0, 
/*77973*/             OPC_Scope, 116, /*->78091*/ // 2 children in Scope
/*77975*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78001*/               OPC_EmitInteger, MVT::i32, 0, 
/*78004*/               OPC_EmitInteger, MVT::i32, 0, 
/*78007*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78019*/               OPC_EmitInteger, MVT::i32, 0, 
/*78022*/               OPC_EmitInteger, MVT::i32, 0, 
/*78025*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78037*/               OPC_EmitInteger, MVT::i32, 0, 
/*78040*/               OPC_EmitInteger, MVT::i32, 0, 
/*78043*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78055*/               OPC_EmitInteger, MVT::i32, 1, 
/*78058*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78061*/               OPC_EmitInteger, MVT::i32, 0, 
/*78064*/               OPC_EmitInteger, MVT::i32, 0, 
/*78067*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78091*/             /*Scope*/ 116, /*->78208*/
/*78092*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78118*/               OPC_EmitInteger, MVT::i32, 0, 
/*78121*/               OPC_EmitInteger, MVT::i32, 0, 
/*78124*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78136*/               OPC_EmitInteger, MVT::i32, 0, 
/*78139*/               OPC_EmitInteger, MVT::i32, 0, 
/*78142*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78154*/               OPC_EmitInteger, MVT::i32, 0, 
/*78157*/               OPC_EmitInteger, MVT::i32, 0, 
/*78160*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78172*/               OPC_EmitInteger, MVT::i32, 1, 
/*78175*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78178*/               OPC_EmitInteger, MVT::i32, 0, 
/*78181*/               OPC_EmitInteger, MVT::i32, 0, 
/*78184*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78208*/             0, /*End of Scope*/
/*78209*/           /*Scope*/ 75|128,1/*203*/, /*->78414*/
/*78211*/             OPC_CheckChild0Same, 1,
/*78213*/             OPC_CheckChild1Same, 2,
/*78215*/             OPC_MoveParent,
/*78216*/             OPC_CheckType, MVT::i32,
/*78218*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78220*/             OPC_EmitInteger, MVT::i32, 0, 
/*78223*/             OPC_EmitInteger, MVT::i32, 0, 
/*78226*/             OPC_EmitInteger, MVT::i32, 0, 
/*78229*/             OPC_EmitInteger, MVT::i32, 0, 
/*78232*/             OPC_EmitInteger, MVT::i32, 1, 
/*78235*/             OPC_EmitInteger, MVT::i32, 0, 
/*78238*/             OPC_EmitInteger, MVT::i32, 0, 
/*78241*/             OPC_EmitInteger, MVT::i32, 0, 
/*78244*/             OPC_EmitInteger, MVT::i32, 0, 
/*78247*/             OPC_EmitInteger, MVT::i32, 0, 
/*78250*/             OPC_EmitInteger, MVT::i32, 0, 
/*78253*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78265*/             OPC_EmitInteger, MVT::i32, 0, 
/*78268*/             OPC_EmitInteger, MVT::i32, 0, 
/*78271*/             OPC_EmitInteger, MVT::i32, 0, 
/*78274*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78286*/             OPC_EmitInteger, MVT::i32, 1, 
/*78289*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78292*/             OPC_EmitInteger, MVT::i32, 0, 
/*78295*/             OPC_EmitInteger, MVT::i32, 0, 
/*78298*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78324*/             OPC_EmitInteger, MVT::i32, 0, 
/*78327*/             OPC_EmitInteger, MVT::i32, 0, 
/*78330*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78342*/             OPC_EmitInteger, MVT::i32, 0, 
/*78345*/             OPC_EmitInteger, MVT::i32, 0, 
/*78348*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78360*/             OPC_EmitInteger, MVT::i32, 0, 
/*78363*/             OPC_EmitInteger, MVT::i32, 0, 
/*78366*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78378*/             OPC_EmitInteger, MVT::i32, 1, 
/*78381*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78384*/             OPC_EmitInteger, MVT::i32, 0, 
/*78387*/             OPC_EmitInteger, MVT::i32, 0, 
/*78390*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78414*/           0, /*End of Scope*/
/*78415*/         0, /*End of Scope*/
/*78416*/       /*Scope*/ 110|128,5/*750*/, /*->79168*/
/*78418*/         OPC_MoveChild0,
/*78419*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*78422*/         OPC_RecordChild0, // #0 = $x
/*78423*/         OPC_RecordChild1, // #1 = $z
/*78424*/         OPC_MoveParent,
/*78425*/         OPC_RecordChild1, // #2 = $y
/*78426*/         OPC_MoveParent,
/*78427*/         OPC_MoveChild1,
/*78428*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78431*/         OPC_Scope, 75|128,1/*203*/, /*->78637*/ // 3 children in Scope
/*78434*/           OPC_CheckChild0Same, 0,
/*78436*/           OPC_CheckChild1Same, 1,
/*78438*/           OPC_MoveParent,
/*78439*/           OPC_CheckType, MVT::i32,
/*78441*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78443*/           OPC_EmitInteger, MVT::i32, 0, 
/*78446*/           OPC_EmitInteger, MVT::i32, 0, 
/*78449*/           OPC_EmitInteger, MVT::i32, 0, 
/*78452*/           OPC_EmitInteger, MVT::i32, 0, 
/*78455*/           OPC_EmitInteger, MVT::i32, 1, 
/*78458*/           OPC_EmitInteger, MVT::i32, 0, 
/*78461*/           OPC_EmitInteger, MVT::i32, 0, 
/*78464*/           OPC_EmitInteger, MVT::i32, 0, 
/*78467*/           OPC_EmitInteger, MVT::i32, 0, 
/*78470*/           OPC_EmitInteger, MVT::i32, 0, 
/*78473*/           OPC_EmitInteger, MVT::i32, 0, 
/*78476*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78488*/           OPC_EmitInteger, MVT::i32, 0, 
/*78491*/           OPC_EmitInteger, MVT::i32, 0, 
/*78494*/           OPC_EmitInteger, MVT::i32, 0, 
/*78497*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78509*/           OPC_EmitInteger, MVT::i32, 1, 
/*78512*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78515*/           OPC_EmitInteger, MVT::i32, 0, 
/*78518*/           OPC_EmitInteger, MVT::i32, 0, 
/*78521*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78547*/           OPC_EmitInteger, MVT::i32, 0, 
/*78550*/           OPC_EmitInteger, MVT::i32, 0, 
/*78553*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78565*/           OPC_EmitInteger, MVT::i32, 0, 
/*78568*/           OPC_EmitInteger, MVT::i32, 0, 
/*78571*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78583*/           OPC_EmitInteger, MVT::i32, 0, 
/*78586*/           OPC_EmitInteger, MVT::i32, 0, 
/*78589*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78601*/           OPC_EmitInteger, MVT::i32, 1, 
/*78604*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78607*/           OPC_EmitInteger, MVT::i32, 0, 
/*78610*/           OPC_EmitInteger, MVT::i32, 0, 
/*78613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78637*/         /*Scope*/ 67|128,2/*323*/, /*->78962*/
/*78639*/           OPC_CheckChild0Same, 1,
/*78641*/           OPC_CheckChild1Same, 0,
/*78643*/           OPC_MoveParent,
/*78644*/           OPC_CheckType, MVT::i32,
/*78646*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78648*/           OPC_EmitInteger, MVT::i32, 0, 
/*78651*/           OPC_EmitInteger, MVT::i32, 0, 
/*78654*/           OPC_EmitInteger, MVT::i32, 0, 
/*78657*/           OPC_EmitInteger, MVT::i32, 0, 
/*78660*/           OPC_EmitInteger, MVT::i32, 1, 
/*78663*/           OPC_EmitInteger, MVT::i32, 0, 
/*78666*/           OPC_EmitInteger, MVT::i32, 0, 
/*78669*/           OPC_EmitInteger, MVT::i32, 0, 
/*78672*/           OPC_EmitInteger, MVT::i32, 0, 
/*78675*/           OPC_EmitInteger, MVT::i32, 0, 
/*78678*/           OPC_EmitInteger, MVT::i32, 0, 
/*78681*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78693*/           OPC_EmitInteger, MVT::i32, 0, 
/*78696*/           OPC_EmitInteger, MVT::i32, 0, 
/*78699*/           OPC_EmitInteger, MVT::i32, 0, 
/*78702*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78714*/           OPC_EmitInteger, MVT::i32, 1, 
/*78717*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78720*/           OPC_EmitInteger, MVT::i32, 0, 
/*78723*/           OPC_EmitInteger, MVT::i32, 0, 
/*78726*/           OPC_Scope, 116, /*->78844*/ // 2 children in Scope
/*78728*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78754*/             OPC_EmitInteger, MVT::i32, 0, 
/*78757*/             OPC_EmitInteger, MVT::i32, 0, 
/*78760*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78772*/             OPC_EmitInteger, MVT::i32, 0, 
/*78775*/             OPC_EmitInteger, MVT::i32, 0, 
/*78778*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78790*/             OPC_EmitInteger, MVT::i32, 0, 
/*78793*/             OPC_EmitInteger, MVT::i32, 0, 
/*78796*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78808*/             OPC_EmitInteger, MVT::i32, 1, 
/*78811*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78814*/             OPC_EmitInteger, MVT::i32, 0, 
/*78817*/             OPC_EmitInteger, MVT::i32, 0, 
/*78820*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78844*/           /*Scope*/ 116, /*->78961*/
/*78845*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78871*/             OPC_EmitInteger, MVT::i32, 0, 
/*78874*/             OPC_EmitInteger, MVT::i32, 0, 
/*78877*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78889*/             OPC_EmitInteger, MVT::i32, 0, 
/*78892*/             OPC_EmitInteger, MVT::i32, 0, 
/*78895*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78907*/             OPC_EmitInteger, MVT::i32, 0, 
/*78910*/             OPC_EmitInteger, MVT::i32, 0, 
/*78913*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78925*/             OPC_EmitInteger, MVT::i32, 1, 
/*78928*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78931*/             OPC_EmitInteger, MVT::i32, 0, 
/*78934*/             OPC_EmitInteger, MVT::i32, 0, 
/*78937*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78961*/           0, /*End of Scope*/
/*78962*/         /*Scope*/ 75|128,1/*203*/, /*->79167*/
/*78964*/           OPC_CheckChild0Same, 0,
/*78966*/           OPC_CheckChild1Same, 1,
/*78968*/           OPC_MoveParent,
/*78969*/           OPC_CheckType, MVT::i32,
/*78971*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78973*/           OPC_EmitInteger, MVT::i32, 0, 
/*78976*/           OPC_EmitInteger, MVT::i32, 0, 
/*78979*/           OPC_EmitInteger, MVT::i32, 0, 
/*78982*/           OPC_EmitInteger, MVT::i32, 0, 
/*78985*/           OPC_EmitInteger, MVT::i32, 1, 
/*78988*/           OPC_EmitInteger, MVT::i32, 0, 
/*78991*/           OPC_EmitInteger, MVT::i32, 0, 
/*78994*/           OPC_EmitInteger, MVT::i32, 0, 
/*78997*/           OPC_EmitInteger, MVT::i32, 0, 
/*79000*/           OPC_EmitInteger, MVT::i32, 0, 
/*79003*/           OPC_EmitInteger, MVT::i32, 0, 
/*79006*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79018*/           OPC_EmitInteger, MVT::i32, 0, 
/*79021*/           OPC_EmitInteger, MVT::i32, 0, 
/*79024*/           OPC_EmitInteger, MVT::i32, 0, 
/*79027*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79039*/           OPC_EmitInteger, MVT::i32, 1, 
/*79042*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79045*/           OPC_EmitInteger, MVT::i32, 0, 
/*79048*/           OPC_EmitInteger, MVT::i32, 0, 
/*79051*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*79077*/           OPC_EmitInteger, MVT::i32, 0, 
/*79080*/           OPC_EmitInteger, MVT::i32, 0, 
/*79083*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79095*/           OPC_EmitInteger, MVT::i32, 0, 
/*79098*/           OPC_EmitInteger, MVT::i32, 0, 
/*79101*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79113*/           OPC_EmitInteger, MVT::i32, 0, 
/*79116*/           OPC_EmitInteger, MVT::i32, 0, 
/*79119*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79131*/           OPC_EmitInteger, MVT::i32, 1, 
/*79134*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79137*/           OPC_EmitInteger, MVT::i32, 0, 
/*79140*/           OPC_EmitInteger, MVT::i32, 0, 
/*79143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79167*/         0, /*End of Scope*/
/*79168*/       0, /*End of Scope*/
/*79169*/     /*Scope*/ 31|128,1/*159*/, /*->79330*/
/*79171*/       OPC_RecordChild0, // #0 = $src0
/*79172*/       OPC_RecordChild1, // #1 = $src1
/*79173*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->79291
/*79176*/         OPC_Scope, 100, /*->79278*/ // 2 children in Scope
/*79178*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*79180*/           OPC_EmitInteger, MVT::i32, 0, 
/*79183*/           OPC_EmitInteger, MVT::i32, 0, 
/*79186*/           OPC_EmitInteger, MVT::i32, 1, 
/*79189*/           OPC_EmitInteger, MVT::i32, 0, 
/*79192*/           OPC_EmitInteger, MVT::i32, 0, 
/*79195*/           OPC_EmitInteger, MVT::i32, 0, 
/*79198*/           OPC_EmitInteger, MVT::i32, 0, 
/*79201*/           OPC_EmitInteger, MVT::i32, 0, 
/*79204*/           OPC_EmitInteger, MVT::i32, 0, 
/*79207*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79219*/           OPC_EmitInteger, MVT::i32, 0, 
/*79222*/           OPC_EmitInteger, MVT::i32, 0, 
/*79225*/           OPC_EmitInteger, MVT::i32, 0, 
/*79228*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79240*/           OPC_EmitInteger, MVT::i32, 1, 
/*79243*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79246*/           OPC_EmitInteger, MVT::i32, 0, 
/*79249*/           OPC_EmitInteger, MVT::i32, 0, 
/*79252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*79278*/         /*Scope*/ 11, /*->79290*/
/*79279*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79281*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*79290*/         0, /*End of Scope*/
/*79291*/       /*SwitchType*/ 10, MVT::i16,// ->79303
/*79293*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*79295*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*79303*/       /*SwitchType*/ 11, MVT::i64,// ->79316
/*79305*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79307*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*79316*/       /*SwitchType*/ 11, MVT::i1,// ->79329
/*79318*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79320*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*79329*/       0, // EndSwitchType
/*79330*/     0, /*End of Scope*/
/*79331*/   /*SwitchOpcode*/ 52|128,9/*1204*/, TARGET_VAL(ISD::ADD),// ->80539
/*79335*/     OPC_Scope, 54, /*->79391*/ // 6 children in Scope
/*79337*/       OPC_MoveChild0,
/*79338*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*79341*/       OPC_MoveChild0,
/*79342*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*79345*/       OPC_RecordChild0, // #0 = $src0
/*79346*/       OPC_CheckChild0Type, MVT::i32,
/*79348*/       OPC_RecordChild1, // #1 = $src1
/*79349*/       OPC_MoveChild2,
/*79350*/       OPC_CheckCondCode, ISD::SETUGT,
/*79352*/       OPC_MoveParent,
/*79353*/       OPC_CheckType, MVT::i1,
/*79355*/       OPC_MoveParent,
/*79356*/       OPC_MoveChild1,
/*79357*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79360*/       OPC_CheckChild0Same, 0,
/*79362*/       OPC_CheckChild1Same, 1,
/*79364*/       OPC_MoveParent,
/*79365*/       OPC_MoveChild2,
/*79366*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79369*/       OPC_CheckChild0Same, 1,
/*79371*/       OPC_CheckChild1Same, 0,
/*79373*/       OPC_MoveParent,
/*79374*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*79376*/       OPC_MoveParent,
/*79377*/       OPC_RecordChild1, // #2 = $src2
/*79378*/       OPC_CheckType, MVT::i32,
/*79380*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79382*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79391*/     /*Scope*/ 54, /*->79446*/
/*79392*/       OPC_RecordChild0, // #0 = $src2
/*79393*/       OPC_MoveChild1,
/*79394*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*79397*/       OPC_MoveChild0,
/*79398*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*79401*/       OPC_RecordChild0, // #1 = $src0
/*79402*/       OPC_CheckChild0Type, MVT::i32,
/*79404*/       OPC_RecordChild1, // #2 = $src1
/*79405*/       OPC_MoveChild2,
/*79406*/       OPC_CheckCondCode, ISD::SETUGT,
/*79408*/       OPC_MoveParent,
/*79409*/       OPC_CheckType, MVT::i1,
/*79411*/       OPC_MoveParent,
/*79412*/       OPC_MoveChild1,
/*79413*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79416*/       OPC_CheckChild0Same, 1,
/*79418*/       OPC_CheckChild1Same, 2,
/*79420*/       OPC_MoveParent,
/*79421*/       OPC_MoveChild2,
/*79422*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79425*/       OPC_CheckChild0Same, 2,
/*79427*/       OPC_CheckChild1Same, 1,
/*79429*/       OPC_MoveParent,
/*79430*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*79432*/       OPC_MoveParent,
/*79433*/       OPC_CheckType, MVT::i32,
/*79435*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79437*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79446*/     /*Scope*/ 15|128,1/*143*/, /*->79591*/
/*79448*/       OPC_MoveChild0,
/*79449*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->79492
/*79453*/         OPC_CheckChild0Integer, 1, 
/*79455*/         OPC_RecordChild1, // #0 = $a
/*79456*/         OPC_CheckChild1Type, MVT::i32,
/*79458*/         OPC_MoveParent,
/*79459*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79470*/         OPC_CheckType, MVT::i32,
/*79472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79474*/         OPC_EmitInteger, MVT::i32, 0, 
/*79477*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*79484*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*79492*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->79590
/*79495*/         OPC_MoveChild0,
/*79496*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*79499*/         OPC_RecordChild0, // #0 = $src0
/*79500*/         OPC_RecordChild1, // #1 = $src1
/*79501*/         OPC_MoveParent,
/*79502*/         OPC_MoveChild1,
/*79503*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*79506*/         OPC_Scope, 22, /*->79530*/ // 3 children in Scope
/*79508*/           OPC_CheckChild0Same, 0,
/*79510*/           OPC_CheckChild1Same, 1,
/*79512*/           OPC_MoveParent,
/*79513*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79515*/           OPC_MoveParent,
/*79516*/           OPC_RecordChild1, // #2 = $src2
/*79517*/           OPC_CheckType, MVT::i32,
/*79519*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79530*/         /*Scope*/ 35, /*->79566*/
/*79531*/           OPC_CheckChild0Same, 1,
/*79533*/           OPC_CheckChild1Same, 0,
/*79535*/           OPC_MoveParent,
/*79536*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79538*/           OPC_MoveParent,
/*79539*/           OPC_RecordChild1, // #2 = $src2
/*79540*/           OPC_CheckType, MVT::i32,
/*79542*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79544*/           OPC_Scope, 9, /*->79555*/ // 2 children in Scope
/*79546*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79555*/           /*Scope*/ 9, /*->79565*/
/*79556*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79565*/           0, /*End of Scope*/
/*79566*/         /*Scope*/ 22, /*->79589*/
/*79567*/           OPC_CheckChild0Same, 0,
/*79569*/           OPC_CheckChild1Same, 1,
/*79571*/           OPC_MoveParent,
/*79572*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79574*/           OPC_MoveParent,
/*79575*/           OPC_RecordChild1, // #2 = $src2
/*79576*/           OPC_CheckType, MVT::i32,
/*79578*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79589*/         0, /*End of Scope*/
/*79590*/       0, // EndSwitchOpcode
/*79591*/     /*Scope*/ 23|128,1/*151*/, /*->79744*/
/*79593*/       OPC_RecordChild0, // #0 = $src2
/*79594*/       OPC_Scope, 96, /*->79692*/ // 2 children in Scope
/*79596*/         OPC_MoveChild1,
/*79597*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79600*/         OPC_MoveChild0,
/*79601*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*79604*/         OPC_RecordChild0, // #1 = $src0
/*79605*/         OPC_RecordChild1, // #2 = $src1
/*79606*/         OPC_MoveParent,
/*79607*/         OPC_MoveChild1,
/*79608*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*79611*/         OPC_Scope, 21, /*->79634*/ // 3 children in Scope
/*79613*/           OPC_CheckChild0Same, 1,
/*79615*/           OPC_CheckChild1Same, 2,
/*79617*/           OPC_MoveParent,
/*79618*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79620*/           OPC_MoveParent,
/*79621*/           OPC_CheckType, MVT::i32,
/*79623*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79634*/         /*Scope*/ 34, /*->79669*/
/*79635*/           OPC_CheckChild0Same, 2,
/*79637*/           OPC_CheckChild1Same, 1,
/*79639*/           OPC_MoveParent,
/*79640*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79642*/           OPC_MoveParent,
/*79643*/           OPC_CheckType, MVT::i32,
/*79645*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79647*/           OPC_Scope, 9, /*->79658*/ // 2 children in Scope
/*79649*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79658*/           /*Scope*/ 9, /*->79668*/
/*79659*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79668*/           0, /*End of Scope*/
/*79669*/         /*Scope*/ 21, /*->79691*/
/*79670*/           OPC_CheckChild0Same, 1,
/*79672*/           OPC_CheckChild1Same, 2,
/*79674*/           OPC_MoveParent,
/*79675*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79677*/           OPC_MoveParent,
/*79678*/           OPC_CheckType, MVT::i32,
/*79680*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79691*/         0, /*End of Scope*/
/*79692*/       /*Scope*/ 50, /*->79743*/
/*79693*/         OPC_RecordChild1, // #1 = $src1
/*79694*/         OPC_MoveChild1,
/*79695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79698*/         OPC_Scope, 20, /*->79720*/ // 2 children in Scope
/*79700*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst16
/*79702*/           OPC_MoveParent,
/*79703*/           OPC_CheckType, MVT::i16,
/*79705*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*79707*/           OPC_EmitConvertToTarget, 1,
/*79709*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*79712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i16 i16:i16:$src0, (imm:i16)<<P:Predicate_NegSubInlineConst16>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i16)<<P:Predicate_NegSubInlineConst16>>:$src1))
/*79720*/         /*Scope*/ 21, /*->79742*/
/*79721*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst32
/*79723*/           OPC_MoveParent,
/*79724*/           OPC_CheckType, MVT::i32,
/*79726*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79728*/           OPC_EmitConvertToTarget, 1,
/*79730*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*79733*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i32 i32:i32:$src0, (imm:i32)<<P:Predicate_NegSubInlineConst32>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (S_SUB_I32:i32:i1 ?:i32:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i32)<<P:Predicate_NegSubInlineConst32>>:$src1))
/*79742*/         0, /*End of Scope*/
/*79743*/       0, /*End of Scope*/
/*79744*/     /*Scope*/ 42|128,2/*298*/, /*->80044*/
/*79746*/       OPC_MoveChild0,
/*79747*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->79870
/*79751*/         OPC_RecordChild0, // #0 = $src0
/*79752*/         OPC_RecordChild1, // #1 = $src1
/*79753*/         OPC_MoveParent,
/*79754*/         OPC_RecordChild1, // #2 = $src2
/*79755*/         OPC_CheckType, MVT::i32,
/*79757*/         OPC_Scope, 98, /*->79857*/ // 2 children in Scope
/*79759*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79761*/           OPC_EmitInteger, MVT::i32, 0, 
/*79764*/           OPC_EmitInteger, MVT::i32, 0, 
/*79767*/           OPC_EmitInteger, MVT::i32, 0, 
/*79770*/           OPC_EmitInteger, MVT::i32, 0, 
/*79773*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79785*/           OPC_EmitInteger, MVT::i32, 0, 
/*79788*/           OPC_EmitInteger, MVT::i32, 0, 
/*79791*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79803*/           OPC_EmitInteger, MVT::i32, 0, 
/*79806*/           OPC_EmitInteger, MVT::i32, 0, 
/*79809*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79821*/           OPC_EmitInteger, MVT::i32, 1, 
/*79824*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79827*/           OPC_EmitInteger, MVT::i32, 0, 
/*79830*/           OPC_EmitInteger, MVT::i32, 0, 
/*79833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79857*/         /*Scope*/ 11, /*->79869*/
/*79858*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79869*/         0, /*End of Scope*/
/*79870*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->79992
/*79873*/         OPC_RecordChild0, // #0 = $src0
/*79874*/         OPC_RecordChild1, // #1 = $src1
/*79875*/         OPC_MoveParent,
/*79876*/         OPC_RecordChild1, // #2 = $src2
/*79877*/         OPC_CheckType, MVT::i32,
/*79879*/         OPC_Scope, 98, /*->79979*/ // 2 children in Scope
/*79881*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*79883*/           OPC_EmitInteger, MVT::i32, 0, 
/*79886*/           OPC_EmitInteger, MVT::i32, 0, 
/*79889*/           OPC_EmitInteger, MVT::i32, 0, 
/*79892*/           OPC_EmitInteger, MVT::i32, 0, 
/*79895*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79907*/           OPC_EmitInteger, MVT::i32, 0, 
/*79910*/           OPC_EmitInteger, MVT::i32, 0, 
/*79913*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79925*/           OPC_EmitInteger, MVT::i32, 0, 
/*79928*/           OPC_EmitInteger, MVT::i32, 0, 
/*79931*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79943*/           OPC_EmitInteger, MVT::i32, 1, 
/*79946*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79949*/           OPC_EmitInteger, MVT::i32, 0, 
/*79952*/           OPC_EmitInteger, MVT::i32, 0, 
/*79955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79979*/         /*Scope*/ 11, /*->79991*/
/*79980*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79991*/         0, /*End of Scope*/
/*79992*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->80025
/*79995*/         OPC_RecordChild0, // #0 = $src0
/*79996*/         OPC_RecordChild1, // #1 = $src1
/*79997*/         OPC_MoveParent,
/*79998*/         OPC_RecordChild1, // #2 = $src2
/*79999*/         OPC_CheckType, MVT::i16,
/*80001*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*80003*/         OPC_Scope, 9, /*->80014*/ // 2 children in Scope
/*80005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*80014*/         /*Scope*/ 9, /*->80024*/
/*80015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*80024*/         0, /*End of Scope*/
/*80025*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->80043
/*80028*/         OPC_RecordChild0, // #0 = $popcnt
/*80029*/         OPC_MoveParent,
/*80030*/         OPC_RecordChild1, // #1 = $val
/*80031*/         OPC_CheckType, MVT::i32,
/*80033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80035*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*80043*/       0, // EndSwitchOpcode
/*80044*/     /*Scope*/ 108|128,3/*492*/, /*->80538*/
/*80046*/       OPC_RecordChild0, // #0 = $src2
/*80047*/       OPC_Scope, 25|128,2/*281*/, /*->80331*/ // 2 children in Scope
/*80050*/         OPC_MoveChild1,
/*80051*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->80071
/*80055*/           OPC_RecordChild0, // #1 = $src0
/*80056*/           OPC_RecordChild1, // #2 = $src1
/*80057*/           OPC_MoveParent,
/*80058*/           OPC_CheckType, MVT::i16,
/*80060*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*80062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*80071*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->80088
/*80074*/           OPC_RecordChild0, // #1 = $popcnt
/*80075*/           OPC_MoveParent,
/*80076*/           OPC_CheckType, MVT::i32,
/*80078*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*80088*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->80209
/*80091*/           OPC_RecordChild0, // #1 = $src0
/*80092*/           OPC_RecordChild1, // #2 = $src1
/*80093*/           OPC_MoveParent,
/*80094*/           OPC_CheckType, MVT::i32,
/*80096*/           OPC_Scope, 11, /*->80109*/ // 2 children in Scope
/*80098*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80100*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80109*/           /*Scope*/ 98, /*->80208*/
/*80110*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*80112*/             OPC_EmitInteger, MVT::i32, 0, 
/*80115*/             OPC_EmitInteger, MVT::i32, 0, 
/*80118*/             OPC_EmitInteger, MVT::i32, 0, 
/*80121*/             OPC_EmitInteger, MVT::i32, 0, 
/*80124*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80136*/             OPC_EmitInteger, MVT::i32, 0, 
/*80139*/             OPC_EmitInteger, MVT::i32, 0, 
/*80142*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80154*/             OPC_EmitInteger, MVT::i32, 0, 
/*80157*/             OPC_EmitInteger, MVT::i32, 0, 
/*80160*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80172*/             OPC_EmitInteger, MVT::i32, 1, 
/*80175*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80178*/             OPC_EmitInteger, MVT::i32, 0, 
/*80181*/             OPC_EmitInteger, MVT::i32, 0, 
/*80184*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80208*/           0, /*End of Scope*/
/*80209*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->80330
/*80212*/           OPC_RecordChild0, // #1 = $src0
/*80213*/           OPC_RecordChild1, // #2 = $src1
/*80214*/           OPC_MoveParent,
/*80215*/           OPC_CheckType, MVT::i32,
/*80217*/           OPC_Scope, 11, /*->80230*/ // 2 children in Scope
/*80219*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80221*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80230*/           /*Scope*/ 98, /*->80329*/
/*80231*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80233*/             OPC_EmitInteger, MVT::i32, 0, 
/*80236*/             OPC_EmitInteger, MVT::i32, 0, 
/*80239*/             OPC_EmitInteger, MVT::i32, 0, 
/*80242*/             OPC_EmitInteger, MVT::i32, 0, 
/*80245*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80257*/             OPC_EmitInteger, MVT::i32, 0, 
/*80260*/             OPC_EmitInteger, MVT::i32, 0, 
/*80263*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80275*/             OPC_EmitInteger, MVT::i32, 0, 
/*80278*/             OPC_EmitInteger, MVT::i32, 0, 
/*80281*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80293*/             OPC_EmitInteger, MVT::i32, 1, 
/*80296*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80299*/             OPC_EmitInteger, MVT::i32, 0, 
/*80302*/             OPC_EmitInteger, MVT::i32, 0, 
/*80305*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80329*/           0, /*End of Scope*/
/*80330*/         0, // EndSwitchOpcode
/*80331*/       /*Scope*/ 76|128,1/*204*/, /*->80537*/
/*80333*/         OPC_RecordChild1, // #1 = $src1
/*80334*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->80452
/*80337*/           OPC_Scope, 100, /*->80439*/ // 2 children in Scope
/*80339*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80341*/             OPC_EmitInteger, MVT::i32, 0, 
/*80344*/             OPC_EmitInteger, MVT::i32, 0, 
/*80347*/             OPC_EmitInteger, MVT::i32, 1, 
/*80350*/             OPC_EmitInteger, MVT::i32, 0, 
/*80353*/             OPC_EmitInteger, MVT::i32, 0, 
/*80356*/             OPC_EmitInteger, MVT::i32, 0, 
/*80359*/             OPC_EmitInteger, MVT::i32, 0, 
/*80362*/             OPC_EmitInteger, MVT::i32, 0, 
/*80365*/             OPC_EmitInteger, MVT::i32, 0, 
/*80368*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80380*/             OPC_EmitInteger, MVT::i32, 0, 
/*80383*/             OPC_EmitInteger, MVT::i32, 0, 
/*80386*/             OPC_EmitInteger, MVT::i32, 0, 
/*80389*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80401*/             OPC_EmitInteger, MVT::i32, 1, 
/*80404*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80407*/             OPC_EmitInteger, MVT::i32, 0, 
/*80410*/             OPC_EmitInteger, MVT::i32, 0, 
/*80413*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*80439*/           /*Scope*/ 11, /*->80451*/
/*80440*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80442*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*80451*/           0, /*End of Scope*/
/*80452*/         /*SwitchType*/ 10, MVT::i16,// ->80464
/*80454*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*80456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*80464*/         /*SwitchType*/ 70, MVT::v2i16,// ->80536
/*80466*/           OPC_Scope, 33, /*->80501*/ // 2 children in Scope
/*80468*/             OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*80471*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*80474*/             OPC_EmitInteger, MVT::i32, 0, 
/*80477*/             OPC_EmitInteger, MVT::i32, 0, 
/*80480*/             OPC_EmitInteger, MVT::i32, 0, 
/*80483*/             OPC_EmitInteger, MVT::i32, 0, 
/*80486*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*80501*/           /*Scope*/ 33, /*->80535*/
/*80502*/             OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*80505*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*80508*/             OPC_EmitInteger, MVT::i32, 0, 
/*80511*/             OPC_EmitInteger, MVT::i32, 0, 
/*80514*/             OPC_EmitInteger, MVT::i32, 0, 
/*80517*/             OPC_EmitInteger, MVT::i32, 0, 
/*80520*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*80535*/           0, /*End of Scope*/
/*80536*/         0, // EndSwitchType
/*80537*/       0, /*End of Scope*/
/*80538*/     0, /*End of Scope*/
/*80539*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->80569
/*80542*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*80543*/     OPC_RecordChild1, // #1 = $addr
/*80544*/     OPC_RecordChild2, // #2 = $chan
/*80545*/     OPC_MoveChild2,
/*80546*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80549*/     OPC_CheckType, MVT::i32,
/*80551*/     OPC_MoveParent,
/*80552*/     OPC_CheckType, MVT::i32,
/*80554*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80556*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*80559*/     OPC_EmitMergeInputChains1_0,
/*80560*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*80569*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->80600
/*80572*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*80573*/     OPC_RecordChild1, // #1 = $val
/*80574*/     OPC_CheckChild1Type, MVT::i32,
/*80576*/     OPC_RecordChild2, // #2 = $addr
/*80577*/     OPC_RecordChild3, // #3 = $chan
/*80578*/     OPC_MoveChild3,
/*80579*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80582*/     OPC_CheckType, MVT::i32,
/*80584*/     OPC_MoveParent,
/*80585*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80587*/     OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*80590*/     OPC_EmitMergeInputChains1_0,
/*80591*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*80600*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT),// ->80701
/*80603*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*80604*/     OPC_RecordChild1, // #1 = $tgt
/*80605*/     OPC_MoveChild1,
/*80606*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80609*/     OPC_CheckType, MVT::i8,
/*80611*/     OPC_MoveParent,
/*80612*/     OPC_RecordChild2, // #2 = $en
/*80613*/     OPC_MoveChild2,
/*80614*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80617*/     OPC_CheckType, MVT::i8,
/*80619*/     OPC_MoveParent,
/*80620*/     OPC_RecordChild3, // #3 = $src0
/*80621*/     OPC_Scope, 38, /*->80661*/ // 2 children in Scope
/*80623*/       OPC_CheckChild3Type, MVT::f32,
/*80625*/       OPC_RecordChild4, // #4 = $src1
/*80626*/       OPC_RecordChild5, // #5 = $src2
/*80627*/       OPC_RecordChild6, // #6 = $src3
/*80628*/       OPC_RecordChild7, // #7 = $compr
/*80629*/       OPC_MoveChild7,
/*80630*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80633*/       OPC_CheckType, MVT::i1,
/*80635*/       OPC_MoveParent,
/*80636*/       OPC_MoveChild, 8,
/*80638*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80641*/       OPC_RecordNode, // #8 = $vm
/*80642*/       OPC_CheckType, MVT::i1,
/*80644*/       OPC_MoveParent,
/*80645*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80647*/       OPC_EmitMergeInputChains1_0,
/*80648*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*80661*/     /*Scope*/ 38, /*->80700*/
/*80662*/       OPC_CheckChild3Type, MVT::i32,
/*80664*/       OPC_RecordChild4, // #4 = $src1
/*80665*/       OPC_RecordChild5, // #5 = $src2
/*80666*/       OPC_RecordChild6, // #6 = $src3
/*80667*/       OPC_RecordChild7, // #7 = $compr
/*80668*/       OPC_MoveChild7,
/*80669*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80672*/       OPC_CheckType, MVT::i1,
/*80674*/       OPC_MoveParent,
/*80675*/       OPC_MoveChild, 8,
/*80677*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80680*/       OPC_RecordNode, // #8 = $vm
/*80681*/       OPC_CheckType, MVT::i1,
/*80683*/       OPC_MoveParent,
/*80684*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80686*/       OPC_EmitMergeInputChains1_0,
/*80687*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*80700*/     0, /*End of Scope*/
/*80701*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->80802
/*80704*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*80705*/     OPC_RecordChild1, // #1 = $tgt
/*80706*/     OPC_MoveChild1,
/*80707*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80710*/     OPC_CheckType, MVT::i8,
/*80712*/     OPC_MoveParent,
/*80713*/     OPC_RecordChild2, // #2 = $en
/*80714*/     OPC_MoveChild2,
/*80715*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80718*/     OPC_CheckType, MVT::i8,
/*80720*/     OPC_MoveParent,
/*80721*/     OPC_RecordChild3, // #3 = $src0
/*80722*/     OPC_Scope, 38, /*->80762*/ // 2 children in Scope
/*80724*/       OPC_CheckChild3Type, MVT::f32,
/*80726*/       OPC_RecordChild4, // #4 = $src1
/*80727*/       OPC_RecordChild5, // #5 = $src2
/*80728*/       OPC_RecordChild6, // #6 = $src3
/*80729*/       OPC_RecordChild7, // #7 = $compr
/*80730*/       OPC_MoveChild7,
/*80731*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80734*/       OPC_CheckType, MVT::i1,
/*80736*/       OPC_MoveParent,
/*80737*/       OPC_MoveChild, 8,
/*80739*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80742*/       OPC_RecordNode, // #8 = $vm
/*80743*/       OPC_CheckType, MVT::i1,
/*80745*/       OPC_MoveParent,
/*80746*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80748*/       OPC_EmitMergeInputChains1_0,
/*80749*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*80762*/     /*Scope*/ 38, /*->80801*/
/*80763*/       OPC_CheckChild3Type, MVT::i32,
/*80765*/       OPC_RecordChild4, // #4 = $src1
/*80766*/       OPC_RecordChild5, // #5 = $src2
/*80767*/       OPC_RecordChild6, // #6 = $src3
/*80768*/       OPC_RecordChild7, // #7 = $compr
/*80769*/       OPC_MoveChild7,
/*80770*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80773*/       OPC_CheckType, MVT::i1,
/*80775*/       OPC_MoveParent,
/*80776*/       OPC_MoveChild, 8,
/*80778*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80781*/       OPC_RecordNode, // #8 = $vm
/*80782*/       OPC_CheckType, MVT::i1,
/*80784*/       OPC_MoveParent,
/*80785*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80787*/       OPC_EmitMergeInputChains1_0,
/*80788*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*80801*/     0, /*End of Scope*/
/*80802*/   /*SwitchOpcode*/ 91|128,8/*1115*/, TARGET_VAL(ISD::SMAX),// ->81921
/*80806*/     OPC_Scope, 90|128,6/*858*/, /*->81667*/ // 4 children in Scope
/*80809*/       OPC_MoveChild0,
/*80810*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80813*/       OPC_Scope, 124|128,1/*252*/, /*->81068*/ // 5 children in Scope
/*80816*/         OPC_RecordChild0, // #0 = $src0
/*80817*/         OPC_RecordChild1, // #1 = $src1
/*80818*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80820*/         OPC_MoveParent,
/*80821*/         OPC_MoveChild1,
/*80822*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80825*/         OPC_Scope, 71, /*->80898*/ // 4 children in Scope
/*80827*/           OPC_MoveChild0,
/*80828*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80831*/           OPC_Scope, 39, /*->80872*/ // 2 children in Scope
/*80833*/             OPC_CheckChild0Same, 0,
/*80835*/             OPC_CheckChild1Same, 1,
/*80837*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80839*/             OPC_MoveParent,
/*80840*/             OPC_RecordChild1, // #2 = $src2
/*80841*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80843*/             OPC_MoveParent,
/*80844*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->80858
/*80847*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80849*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80858*/             /*SwitchType*/ 11, MVT::i16,// ->80871
/*80860*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*80862*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*80871*/             0, // EndSwitchType
/*80872*/           /*Scope*/ 24, /*->80897*/
/*80873*/             OPC_CheckChild0Same, 1,
/*80875*/             OPC_CheckChild1Same, 0,
/*80877*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80879*/             OPC_MoveParent,
/*80880*/             OPC_RecordChild1, // #2 = $src2
/*80881*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80883*/             OPC_MoveParent,
/*80884*/             OPC_CheckType, MVT::i32,
/*80886*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80888*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80897*/           0, /*End of Scope*/
/*80898*/         /*Scope*/ 55, /*->80954*/
/*80899*/           OPC_RecordChild0, // #2 = $src2
/*80900*/           OPC_MoveChild1,
/*80901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80904*/           OPC_Scope, 23, /*->80929*/ // 2 children in Scope
/*80906*/             OPC_CheckChild0Same, 0,
/*80908*/             OPC_CheckChild1Same, 1,
/*80910*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80912*/             OPC_MoveParent,
/*80913*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80915*/             OPC_MoveParent,
/*80916*/             OPC_CheckType, MVT::i32,
/*80918*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80920*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80929*/           /*Scope*/ 23, /*->80953*/
/*80930*/             OPC_CheckChild0Same, 1,
/*80932*/             OPC_CheckChild1Same, 0,
/*80934*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80936*/             OPC_MoveParent,
/*80937*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80939*/             OPC_MoveParent,
/*80940*/             OPC_CheckType, MVT::i32,
/*80942*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80944*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80953*/           0, /*End of Scope*/
/*80954*/         /*Scope*/ 56, /*->81011*/
/*80955*/           OPC_MoveChild0,
/*80956*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80959*/           OPC_Scope, 24, /*->80985*/ // 2 children in Scope
/*80961*/             OPC_CheckChild0Same, 1,
/*80963*/             OPC_CheckChild1Same, 0,
/*80965*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80967*/             OPC_MoveParent,
/*80968*/             OPC_RecordChild1, // #2 = $src2
/*80969*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80971*/             OPC_MoveParent,
/*80972*/             OPC_CheckType, MVT::i32,
/*80974*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80976*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80985*/           /*Scope*/ 24, /*->81010*/
/*80986*/             OPC_CheckChild0Same, 0,
/*80988*/             OPC_CheckChild1Same, 1,
/*80990*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80992*/             OPC_MoveParent,
/*80993*/             OPC_RecordChild1, // #2 = $src2
/*80994*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80996*/             OPC_MoveParent,
/*80997*/             OPC_CheckType, MVT::i32,
/*80999*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81001*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81010*/           0, /*End of Scope*/
/*81011*/         /*Scope*/ 55, /*->81067*/
/*81012*/           OPC_RecordChild0, // #2 = $src2
/*81013*/           OPC_MoveChild1,
/*81014*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81017*/           OPC_Scope, 23, /*->81042*/ // 2 children in Scope
/*81019*/             OPC_CheckChild0Same, 1,
/*81021*/             OPC_CheckChild1Same, 0,
/*81023*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81025*/             OPC_MoveParent,
/*81026*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81028*/             OPC_MoveParent,
/*81029*/             OPC_CheckType, MVT::i32,
/*81031*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81033*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81042*/           /*Scope*/ 23, /*->81066*/
/*81043*/             OPC_CheckChild0Same, 0,
/*81045*/             OPC_CheckChild1Same, 1,
/*81047*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81049*/             OPC_MoveParent,
/*81050*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81052*/             OPC_MoveParent,
/*81053*/             OPC_CheckType, MVT::i32,
/*81055*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81057*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81066*/           0, /*End of Scope*/
/*81067*/         0, /*End of Scope*/
/*81068*/       /*Scope*/ 95, /*->81164*/
/*81069*/         OPC_MoveChild0,
/*81070*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81073*/         OPC_RecordChild0, // #0 = $src0
/*81074*/         OPC_RecordChild1, // #1 = $src1
/*81075*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81077*/         OPC_MoveParent,
/*81078*/         OPC_RecordChild1, // #2 = $src2
/*81079*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81081*/         OPC_MoveParent,
/*81082*/         OPC_MoveChild1,
/*81083*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81086*/         OPC_Scope, 20, /*->81108*/ // 3 children in Scope
/*81088*/           OPC_CheckChild0Same, 0,
/*81090*/           OPC_CheckChild1Same, 1,
/*81092*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81094*/           OPC_MoveParent,
/*81095*/           OPC_CheckType, MVT::i32,
/*81097*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81108*/         /*Scope*/ 33, /*->81142*/
/*81109*/           OPC_CheckChild0Same, 1,
/*81111*/           OPC_CheckChild1Same, 0,
/*81113*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81115*/           OPC_MoveParent,
/*81116*/           OPC_CheckType, MVT::i32,
/*81118*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81120*/           OPC_Scope, 9, /*->81131*/ // 2 children in Scope
/*81122*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81131*/           /*Scope*/ 9, /*->81141*/
/*81132*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81141*/           0, /*End of Scope*/
/*81142*/         /*Scope*/ 20, /*->81163*/
/*81143*/           OPC_CheckChild0Same, 0,
/*81145*/           OPC_CheckChild1Same, 1,
/*81147*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81149*/           OPC_MoveParent,
/*81150*/           OPC_CheckType, MVT::i32,
/*81152*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81163*/         0, /*End of Scope*/
/*81164*/       /*Scope*/ 52|128,2/*308*/, /*->81474*/
/*81166*/         OPC_RecordChild0, // #0 = $src2
/*81167*/         OPC_Scope, 94, /*->81263*/ // 2 children in Scope
/*81169*/           OPC_MoveChild1,
/*81170*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81173*/           OPC_RecordChild0, // #1 = $src0
/*81174*/           OPC_RecordChild1, // #2 = $src1
/*81175*/           OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81177*/           OPC_MoveParent,
/*81178*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81180*/           OPC_MoveParent,
/*81181*/           OPC_MoveChild1,
/*81182*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81185*/           OPC_Scope, 20, /*->81207*/ // 3 children in Scope
/*81187*/             OPC_CheckChild0Same, 1,
/*81189*/             OPC_CheckChild1Same, 2,
/*81191*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81193*/             OPC_MoveParent,
/*81194*/             OPC_CheckType, MVT::i32,
/*81196*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81198*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81207*/           /*Scope*/ 33, /*->81241*/
/*81208*/             OPC_CheckChild0Same, 2,
/*81210*/             OPC_CheckChild1Same, 1,
/*81212*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81214*/             OPC_MoveParent,
/*81215*/             OPC_CheckType, MVT::i32,
/*81217*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81219*/             OPC_Scope, 9, /*->81230*/ // 2 children in Scope
/*81221*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81230*/             /*Scope*/ 9, /*->81240*/
/*81231*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81240*/             0, /*End of Scope*/
/*81241*/           /*Scope*/ 20, /*->81262*/
/*81242*/             OPC_CheckChild0Same, 1,
/*81244*/             OPC_CheckChild1Same, 2,
/*81246*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81248*/             OPC_MoveParent,
/*81249*/             OPC_CheckType, MVT::i32,
/*81251*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81253*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81262*/           0, /*End of Scope*/
/*81263*/         /*Scope*/ 80|128,1/*208*/, /*->81473*/
/*81265*/           OPC_RecordChild1, // #1 = $src1
/*81266*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81268*/           OPC_MoveParent,
/*81269*/           OPC_MoveChild1,
/*81270*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81273*/           OPC_Scope, 28, /*->81303*/ // 4 children in Scope
/*81275*/             OPC_MoveChild0,
/*81276*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81279*/             OPC_CheckChild0Same, 1,
/*81281*/             OPC_CheckChild1Same, 0,
/*81283*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81285*/             OPC_MoveParent,
/*81286*/             OPC_RecordChild1, // #2 = $src2
/*81287*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81289*/             OPC_MoveParent,
/*81290*/             OPC_CheckType, MVT::i16,
/*81292*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81294*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81303*/           /*Scope*/ 55, /*->81359*/
/*81304*/             OPC_RecordChild0, // #2 = $src2
/*81305*/             OPC_MoveChild1,
/*81306*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81309*/             OPC_Scope, 23, /*->81334*/ // 2 children in Scope
/*81311*/               OPC_CheckChild0Same, 0,
/*81313*/               OPC_CheckChild1Same, 1,
/*81315*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81317*/               OPC_MoveParent,
/*81318*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81320*/               OPC_MoveParent,
/*81321*/               OPC_CheckType, MVT::i16,
/*81323*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81325*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81334*/             /*Scope*/ 23, /*->81358*/
/*81335*/               OPC_CheckChild0Same, 1,
/*81337*/               OPC_CheckChild1Same, 0,
/*81339*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81341*/               OPC_MoveParent,
/*81342*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81344*/               OPC_MoveParent,
/*81345*/               OPC_CheckType, MVT::i16,
/*81347*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81349*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81358*/             0, /*End of Scope*/
/*81359*/           /*Scope*/ 56, /*->81416*/
/*81360*/             OPC_MoveChild0,
/*81361*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81364*/             OPC_Scope, 24, /*->81390*/ // 2 children in Scope
/*81366*/               OPC_CheckChild0Same, 1,
/*81368*/               OPC_CheckChild1Same, 0,
/*81370*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81372*/               OPC_MoveParent,
/*81373*/               OPC_RecordChild1, // #2 = $src2
/*81374*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81376*/               OPC_MoveParent,
/*81377*/               OPC_CheckType, MVT::i16,
/*81379*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81381*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81390*/             /*Scope*/ 24, /*->81415*/
/*81391*/               OPC_CheckChild0Same, 0,
/*81393*/               OPC_CheckChild1Same, 1,
/*81395*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81397*/               OPC_MoveParent,
/*81398*/               OPC_RecordChild1, // #2 = $src2
/*81399*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81401*/               OPC_MoveParent,
/*81402*/               OPC_CheckType, MVT::i16,
/*81404*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81406*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81415*/             0, /*End of Scope*/
/*81416*/           /*Scope*/ 55, /*->81472*/
/*81417*/             OPC_RecordChild0, // #2 = $src2
/*81418*/             OPC_MoveChild1,
/*81419*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81422*/             OPC_Scope, 23, /*->81447*/ // 2 children in Scope
/*81424*/               OPC_CheckChild0Same, 1,
/*81426*/               OPC_CheckChild1Same, 0,
/*81428*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81430*/               OPC_MoveParent,
/*81431*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81433*/               OPC_MoveParent,
/*81434*/               OPC_CheckType, MVT::i16,
/*81436*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81438*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81447*/             /*Scope*/ 23, /*->81471*/
/*81448*/               OPC_CheckChild0Same, 0,
/*81450*/               OPC_CheckChild1Same, 1,
/*81452*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81454*/               OPC_MoveParent,
/*81455*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81457*/               OPC_MoveParent,
/*81458*/               OPC_CheckType, MVT::i16,
/*81460*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81462*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81471*/             0, /*End of Scope*/
/*81472*/           0, /*End of Scope*/
/*81473*/         0, /*End of Scope*/
/*81474*/       /*Scope*/ 95, /*->81570*/
/*81475*/         OPC_MoveChild0,
/*81476*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81479*/         OPC_RecordChild0, // #0 = $src0
/*81480*/         OPC_RecordChild1, // #1 = $src1
/*81481*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81483*/         OPC_MoveParent,
/*81484*/         OPC_RecordChild1, // #2 = $src2
/*81485*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81487*/         OPC_MoveParent,
/*81488*/         OPC_MoveChild1,
/*81489*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81492*/         OPC_Scope, 20, /*->81514*/ // 3 children in Scope
/*81494*/           OPC_CheckChild0Same, 0,
/*81496*/           OPC_CheckChild1Same, 1,
/*81498*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81500*/           OPC_MoveParent,
/*81501*/           OPC_CheckType, MVT::i16,
/*81503*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81514*/         /*Scope*/ 33, /*->81548*/
/*81515*/           OPC_CheckChild0Same, 1,
/*81517*/           OPC_CheckChild1Same, 0,
/*81519*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81521*/           OPC_MoveParent,
/*81522*/           OPC_CheckType, MVT::i16,
/*81524*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81526*/           OPC_Scope, 9, /*->81537*/ // 2 children in Scope
/*81528*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81537*/           /*Scope*/ 9, /*->81547*/
/*81538*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81547*/           0, /*End of Scope*/
/*81548*/         /*Scope*/ 20, /*->81569*/
/*81549*/           OPC_CheckChild0Same, 0,
/*81551*/           OPC_CheckChild1Same, 1,
/*81553*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81555*/           OPC_MoveParent,
/*81556*/           OPC_CheckType, MVT::i16,
/*81558*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81569*/         0, /*End of Scope*/
/*81570*/       /*Scope*/ 95, /*->81666*/
/*81571*/         OPC_RecordChild0, // #0 = $src2
/*81572*/         OPC_MoveChild1,
/*81573*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81576*/         OPC_RecordChild0, // #1 = $src0
/*81577*/         OPC_RecordChild1, // #2 = $src1
/*81578*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81580*/         OPC_MoveParent,
/*81581*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81583*/         OPC_MoveParent,
/*81584*/         OPC_MoveChild1,
/*81585*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81588*/         OPC_Scope, 20, /*->81610*/ // 3 children in Scope
/*81590*/           OPC_CheckChild0Same, 1,
/*81592*/           OPC_CheckChild1Same, 2,
/*81594*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81596*/           OPC_MoveParent,
/*81597*/           OPC_CheckType, MVT::i16,
/*81599*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81610*/         /*Scope*/ 33, /*->81644*/
/*81611*/           OPC_CheckChild0Same, 2,
/*81613*/           OPC_CheckChild1Same, 1,
/*81615*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81617*/           OPC_MoveParent,
/*81618*/           OPC_CheckType, MVT::i16,
/*81620*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81622*/           OPC_Scope, 9, /*->81633*/ // 2 children in Scope
/*81624*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81633*/           /*Scope*/ 9, /*->81643*/
/*81634*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81643*/           0, /*End of Scope*/
/*81644*/         /*Scope*/ 20, /*->81665*/
/*81645*/           OPC_CheckChild0Same, 1,
/*81647*/           OPC_CheckChild1Same, 2,
/*81649*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81651*/           OPC_MoveParent,
/*81652*/           OPC_CheckType, MVT::i16,
/*81654*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81665*/         0, /*End of Scope*/
/*81666*/       0, /*End of Scope*/
/*81667*/     /*Scope*/ 22, /*->81690*/
/*81668*/       OPC_RecordChild0, // #0 = $x
/*81669*/       OPC_MoveChild1,
/*81670*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*81673*/       OPC_CheckChild0Integer, 0, 
/*81675*/       OPC_CheckChild1Same, 0,
/*81677*/       OPC_MoveParent,
/*81678*/       OPC_CheckType, MVT::i32,
/*81680*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81682*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*81690*/     /*Scope*/ 22, /*->81713*/
/*81691*/       OPC_MoveChild0,
/*81692*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*81695*/       OPC_CheckChild0Integer, 0, 
/*81697*/       OPC_RecordChild1, // #0 = $x
/*81698*/       OPC_MoveParent,
/*81699*/       OPC_CheckChild1Same, 0,
/*81701*/       OPC_CheckType, MVT::i32,
/*81703*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81705*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*81713*/     /*Scope*/ 77|128,1/*205*/, /*->81920*/
/*81715*/       OPC_RecordChild0, // #0 = $src0
/*81716*/       OPC_RecordChild1, // #1 = $src1
/*81717*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->81835
/*81720*/         OPC_Scope, 100, /*->81822*/ // 2 children in Scope
/*81722*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*81724*/           OPC_EmitInteger, MVT::i32, 0, 
/*81727*/           OPC_EmitInteger, MVT::i32, 0, 
/*81730*/           OPC_EmitInteger, MVT::i32, 1, 
/*81733*/           OPC_EmitInteger, MVT::i32, 0, 
/*81736*/           OPC_EmitInteger, MVT::i32, 0, 
/*81739*/           OPC_EmitInteger, MVT::i32, 0, 
/*81742*/           OPC_EmitInteger, MVT::i32, 0, 
/*81745*/           OPC_EmitInteger, MVT::i32, 0, 
/*81748*/           OPC_EmitInteger, MVT::i32, 0, 
/*81751*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81763*/           OPC_EmitInteger, MVT::i32, 0, 
/*81766*/           OPC_EmitInteger, MVT::i32, 0, 
/*81769*/           OPC_EmitInteger, MVT::i32, 0, 
/*81772*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81784*/           OPC_EmitInteger, MVT::i32, 1, 
/*81787*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81790*/           OPC_EmitInteger, MVT::i32, 0, 
/*81793*/           OPC_EmitInteger, MVT::i32, 0, 
/*81796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*81822*/         /*Scope*/ 11, /*->81834*/
/*81823*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81825*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*81834*/         0, /*End of Scope*/
/*81835*/       /*SwitchType*/ 10, MVT::i16,// ->81847
/*81837*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*81839*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*81847*/       /*SwitchType*/ 70, MVT::v2i16,// ->81919
/*81849*/         OPC_Scope, 33, /*->81884*/ // 2 children in Scope
/*81851*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*81854*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*81857*/           OPC_EmitInteger, MVT::i32, 0, 
/*81860*/           OPC_EmitInteger, MVT::i32, 0, 
/*81863*/           OPC_EmitInteger, MVT::i32, 0, 
/*81866*/           OPC_EmitInteger, MVT::i32, 0, 
/*81869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*81884*/         /*Scope*/ 33, /*->81918*/
/*81885*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*81888*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*81891*/           OPC_EmitInteger, MVT::i32, 0, 
/*81894*/           OPC_EmitInteger, MVT::i32, 0, 
/*81897*/           OPC_EmitInteger, MVT::i32, 0, 
/*81900*/           OPC_EmitInteger, MVT::i32, 0, 
/*81903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*81918*/         0, /*End of Scope*/
/*81919*/       0, // EndSwitchType
/*81920*/     0, /*End of Scope*/
/*81921*/   /*SwitchOpcode*/ 45|128,8/*1069*/, TARGET_VAL(ISD::UMAX),// ->82994
/*81925*/     OPC_Scope, 90|128,6/*858*/, /*->82786*/ // 2 children in Scope
/*81928*/       OPC_MoveChild0,
/*81929*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*81932*/       OPC_Scope, 124|128,1/*252*/, /*->82187*/ // 5 children in Scope
/*81935*/         OPC_RecordChild0, // #0 = $src0
/*81936*/         OPC_RecordChild1, // #1 = $src1
/*81937*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81939*/         OPC_MoveParent,
/*81940*/         OPC_MoveChild1,
/*81941*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*81944*/         OPC_Scope, 71, /*->82017*/ // 4 children in Scope
/*81946*/           OPC_MoveChild0,
/*81947*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*81950*/           OPC_Scope, 39, /*->81991*/ // 2 children in Scope
/*81952*/             OPC_CheckChild0Same, 0,
/*81954*/             OPC_CheckChild1Same, 1,
/*81956*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81958*/             OPC_MoveParent,
/*81959*/             OPC_RecordChild1, // #2 = $src2
/*81960*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81962*/             OPC_MoveParent,
/*81963*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->81977
/*81966*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81968*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81977*/             /*SwitchType*/ 11, MVT::i16,// ->81990
/*81979*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81981*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81990*/             0, // EndSwitchType
/*81991*/           /*Scope*/ 24, /*->82016*/
/*81992*/             OPC_CheckChild0Same, 1,
/*81994*/             OPC_CheckChild1Same, 0,
/*81996*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81998*/             OPC_MoveParent,
/*81999*/             OPC_RecordChild1, // #2 = $src2
/*82000*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82002*/             OPC_MoveParent,
/*82003*/             OPC_CheckType, MVT::i32,
/*82005*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82007*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82016*/           0, /*End of Scope*/
/*82017*/         /*Scope*/ 55, /*->82073*/
/*82018*/           OPC_RecordChild0, // #2 = $src2
/*82019*/           OPC_MoveChild1,
/*82020*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82023*/           OPC_Scope, 23, /*->82048*/ // 2 children in Scope
/*82025*/             OPC_CheckChild0Same, 0,
/*82027*/             OPC_CheckChild1Same, 1,
/*82029*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82031*/             OPC_MoveParent,
/*82032*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82034*/             OPC_MoveParent,
/*82035*/             OPC_CheckType, MVT::i32,
/*82037*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82039*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82048*/           /*Scope*/ 23, /*->82072*/
/*82049*/             OPC_CheckChild0Same, 1,
/*82051*/             OPC_CheckChild1Same, 0,
/*82053*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82055*/             OPC_MoveParent,
/*82056*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82058*/             OPC_MoveParent,
/*82059*/             OPC_CheckType, MVT::i32,
/*82061*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82063*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82072*/           0, /*End of Scope*/
/*82073*/         /*Scope*/ 56, /*->82130*/
/*82074*/           OPC_MoveChild0,
/*82075*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82078*/           OPC_Scope, 24, /*->82104*/ // 2 children in Scope
/*82080*/             OPC_CheckChild0Same, 1,
/*82082*/             OPC_CheckChild1Same, 0,
/*82084*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82086*/             OPC_MoveParent,
/*82087*/             OPC_RecordChild1, // #2 = $src2
/*82088*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82090*/             OPC_MoveParent,
/*82091*/             OPC_CheckType, MVT::i32,
/*82093*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82095*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82104*/           /*Scope*/ 24, /*->82129*/
/*82105*/             OPC_CheckChild0Same, 0,
/*82107*/             OPC_CheckChild1Same, 1,
/*82109*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82111*/             OPC_MoveParent,
/*82112*/             OPC_RecordChild1, // #2 = $src2
/*82113*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82115*/             OPC_MoveParent,
/*82116*/             OPC_CheckType, MVT::i32,
/*82118*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82120*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82129*/           0, /*End of Scope*/
/*82130*/         /*Scope*/ 55, /*->82186*/
/*82131*/           OPC_RecordChild0, // #2 = $src2
/*82132*/           OPC_MoveChild1,
/*82133*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82136*/           OPC_Scope, 23, /*->82161*/ // 2 children in Scope
/*82138*/             OPC_CheckChild0Same, 1,
/*82140*/             OPC_CheckChild1Same, 0,
/*82142*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82144*/             OPC_MoveParent,
/*82145*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82147*/             OPC_MoveParent,
/*82148*/             OPC_CheckType, MVT::i32,
/*82150*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82152*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82161*/           /*Scope*/ 23, /*->82185*/
/*82162*/             OPC_CheckChild0Same, 0,
/*82164*/             OPC_CheckChild1Same, 1,
/*82166*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82168*/             OPC_MoveParent,
/*82169*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82171*/             OPC_MoveParent,
/*82172*/             OPC_CheckType, MVT::i32,
/*82174*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82176*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82185*/           0, /*End of Scope*/
/*82186*/         0, /*End of Scope*/
/*82187*/       /*Scope*/ 95, /*->82283*/
/*82188*/         OPC_MoveChild0,
/*82189*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82192*/         OPC_RecordChild0, // #0 = $src0
/*82193*/         OPC_RecordChild1, // #1 = $src1
/*82194*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82196*/         OPC_MoveParent,
/*82197*/         OPC_RecordChild1, // #2 = $src2
/*82198*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82200*/         OPC_MoveParent,
/*82201*/         OPC_MoveChild1,
/*82202*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82205*/         OPC_Scope, 20, /*->82227*/ // 3 children in Scope
/*82207*/           OPC_CheckChild0Same, 0,
/*82209*/           OPC_CheckChild1Same, 1,
/*82211*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82213*/           OPC_MoveParent,
/*82214*/           OPC_CheckType, MVT::i32,
/*82216*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82227*/         /*Scope*/ 33, /*->82261*/
/*82228*/           OPC_CheckChild0Same, 1,
/*82230*/           OPC_CheckChild1Same, 0,
/*82232*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82234*/           OPC_MoveParent,
/*82235*/           OPC_CheckType, MVT::i32,
/*82237*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82239*/           OPC_Scope, 9, /*->82250*/ // 2 children in Scope
/*82241*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82250*/           /*Scope*/ 9, /*->82260*/
/*82251*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82260*/           0, /*End of Scope*/
/*82261*/         /*Scope*/ 20, /*->82282*/
/*82262*/           OPC_CheckChild0Same, 0,
/*82264*/           OPC_CheckChild1Same, 1,
/*82266*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82268*/           OPC_MoveParent,
/*82269*/           OPC_CheckType, MVT::i32,
/*82271*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82282*/         0, /*End of Scope*/
/*82283*/       /*Scope*/ 52|128,2/*308*/, /*->82593*/
/*82285*/         OPC_RecordChild0, // #0 = $src2
/*82286*/         OPC_Scope, 94, /*->82382*/ // 2 children in Scope
/*82288*/           OPC_MoveChild1,
/*82289*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82292*/           OPC_RecordChild0, // #1 = $src0
/*82293*/           OPC_RecordChild1, // #2 = $src1
/*82294*/           OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82296*/           OPC_MoveParent,
/*82297*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82299*/           OPC_MoveParent,
/*82300*/           OPC_MoveChild1,
/*82301*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82304*/           OPC_Scope, 20, /*->82326*/ // 3 children in Scope
/*82306*/             OPC_CheckChild0Same, 1,
/*82308*/             OPC_CheckChild1Same, 2,
/*82310*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82312*/             OPC_MoveParent,
/*82313*/             OPC_CheckType, MVT::i32,
/*82315*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82317*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82326*/           /*Scope*/ 33, /*->82360*/
/*82327*/             OPC_CheckChild0Same, 2,
/*82329*/             OPC_CheckChild1Same, 1,
/*82331*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82333*/             OPC_MoveParent,
/*82334*/             OPC_CheckType, MVT::i32,
/*82336*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82338*/             OPC_Scope, 9, /*->82349*/ // 2 children in Scope
/*82340*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82349*/             /*Scope*/ 9, /*->82359*/
/*82350*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82359*/             0, /*End of Scope*/
/*82360*/           /*Scope*/ 20, /*->82381*/
/*82361*/             OPC_CheckChild0Same, 1,
/*82363*/             OPC_CheckChild1Same, 2,
/*82365*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82367*/             OPC_MoveParent,
/*82368*/             OPC_CheckType, MVT::i32,
/*82370*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82372*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82381*/           0, /*End of Scope*/
/*82382*/         /*Scope*/ 80|128,1/*208*/, /*->82592*/
/*82384*/           OPC_RecordChild1, // #1 = $src1
/*82385*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82387*/           OPC_MoveParent,
/*82388*/           OPC_MoveChild1,
/*82389*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82392*/           OPC_Scope, 28, /*->82422*/ // 4 children in Scope
/*82394*/             OPC_MoveChild0,
/*82395*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82398*/             OPC_CheckChild0Same, 1,
/*82400*/             OPC_CheckChild1Same, 0,
/*82402*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82404*/             OPC_MoveParent,
/*82405*/             OPC_RecordChild1, // #2 = $src2
/*82406*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82408*/             OPC_MoveParent,
/*82409*/             OPC_CheckType, MVT::i16,
/*82411*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82413*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82422*/           /*Scope*/ 55, /*->82478*/
/*82423*/             OPC_RecordChild0, // #2 = $src2
/*82424*/             OPC_MoveChild1,
/*82425*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82428*/             OPC_Scope, 23, /*->82453*/ // 2 children in Scope
/*82430*/               OPC_CheckChild0Same, 0,
/*82432*/               OPC_CheckChild1Same, 1,
/*82434*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82436*/               OPC_MoveParent,
/*82437*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82439*/               OPC_MoveParent,
/*82440*/               OPC_CheckType, MVT::i16,
/*82442*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82444*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82453*/             /*Scope*/ 23, /*->82477*/
/*82454*/               OPC_CheckChild0Same, 1,
/*82456*/               OPC_CheckChild1Same, 0,
/*82458*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82460*/               OPC_MoveParent,
/*82461*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82463*/               OPC_MoveParent,
/*82464*/               OPC_CheckType, MVT::i16,
/*82466*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82468*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82477*/             0, /*End of Scope*/
/*82478*/           /*Scope*/ 56, /*->82535*/
/*82479*/             OPC_MoveChild0,
/*82480*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82483*/             OPC_Scope, 24, /*->82509*/ // 2 children in Scope
/*82485*/               OPC_CheckChild0Same, 1,
/*82487*/               OPC_CheckChild1Same, 0,
/*82489*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82491*/               OPC_MoveParent,
/*82492*/               OPC_RecordChild1, // #2 = $src2
/*82493*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82495*/               OPC_MoveParent,
/*82496*/               OPC_CheckType, MVT::i16,
/*82498*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82500*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82509*/             /*Scope*/ 24, /*->82534*/
/*82510*/               OPC_CheckChild0Same, 0,
/*82512*/               OPC_CheckChild1Same, 1,
/*82514*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82516*/               OPC_MoveParent,
/*82517*/               OPC_RecordChild1, // #2 = $src2
/*82518*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82520*/               OPC_MoveParent,
/*82521*/               OPC_CheckType, MVT::i16,
/*82523*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82525*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82534*/             0, /*End of Scope*/
/*82535*/           /*Scope*/ 55, /*->82591*/
/*82536*/             OPC_RecordChild0, // #2 = $src2
/*82537*/             OPC_MoveChild1,
/*82538*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82541*/             OPC_Scope, 23, /*->82566*/ // 2 children in Scope
/*82543*/               OPC_CheckChild0Same, 1,
/*82545*/               OPC_CheckChild1Same, 0,
/*82547*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82549*/               OPC_MoveParent,
/*82550*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82552*/               OPC_MoveParent,
/*82553*/               OPC_CheckType, MVT::i16,
/*82555*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82557*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82566*/             /*Scope*/ 23, /*->82590*/
/*82567*/               OPC_CheckChild0Same, 0,
/*82569*/               OPC_CheckChild1Same, 1,
/*82571*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82573*/               OPC_MoveParent,
/*82574*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82576*/               OPC_MoveParent,
/*82577*/               OPC_CheckType, MVT::i16,
/*82579*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82581*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82590*/             0, /*End of Scope*/
/*82591*/           0, /*End of Scope*/
/*82592*/         0, /*End of Scope*/
/*82593*/       /*Scope*/ 95, /*->82689*/
/*82594*/         OPC_MoveChild0,
/*82595*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82598*/         OPC_RecordChild0, // #0 = $src0
/*82599*/         OPC_RecordChild1, // #1 = $src1
/*82600*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82602*/         OPC_MoveParent,
/*82603*/         OPC_RecordChild1, // #2 = $src2
/*82604*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82606*/         OPC_MoveParent,
/*82607*/         OPC_MoveChild1,
/*82608*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82611*/         OPC_Scope, 20, /*->82633*/ // 3 children in Scope
/*82613*/           OPC_CheckChild0Same, 0,
/*82615*/           OPC_CheckChild1Same, 1,
/*82617*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82619*/           OPC_MoveParent,
/*82620*/           OPC_CheckType, MVT::i16,
/*82622*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82633*/         /*Scope*/ 33, /*->82667*/
/*82634*/           OPC_CheckChild0Same, 1,
/*82636*/           OPC_CheckChild1Same, 0,
/*82638*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82640*/           OPC_MoveParent,
/*82641*/           OPC_CheckType, MVT::i16,
/*82643*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82645*/           OPC_Scope, 9, /*->82656*/ // 2 children in Scope
/*82647*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82656*/           /*Scope*/ 9, /*->82666*/
/*82657*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82666*/           0, /*End of Scope*/
/*82667*/         /*Scope*/ 20, /*->82688*/
/*82668*/           OPC_CheckChild0Same, 0,
/*82670*/           OPC_CheckChild1Same, 1,
/*82672*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82674*/           OPC_MoveParent,
/*82675*/           OPC_CheckType, MVT::i16,
/*82677*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82688*/         0, /*End of Scope*/
/*82689*/       /*Scope*/ 95, /*->82785*/
/*82690*/         OPC_RecordChild0, // #0 = $src2
/*82691*/         OPC_MoveChild1,
/*82692*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82695*/         OPC_RecordChild0, // #1 = $src0
/*82696*/         OPC_RecordChild1, // #2 = $src1
/*82697*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82699*/         OPC_MoveParent,
/*82700*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82702*/         OPC_MoveParent,
/*82703*/         OPC_MoveChild1,
/*82704*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82707*/         OPC_Scope, 20, /*->82729*/ // 3 children in Scope
/*82709*/           OPC_CheckChild0Same, 1,
/*82711*/           OPC_CheckChild1Same, 2,
/*82713*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82715*/           OPC_MoveParent,
/*82716*/           OPC_CheckType, MVT::i16,
/*82718*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82729*/         /*Scope*/ 33, /*->82763*/
/*82730*/           OPC_CheckChild0Same, 2,
/*82732*/           OPC_CheckChild1Same, 1,
/*82734*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82736*/           OPC_MoveParent,
/*82737*/           OPC_CheckType, MVT::i16,
/*82739*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82741*/           OPC_Scope, 9, /*->82752*/ // 2 children in Scope
/*82743*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82752*/           /*Scope*/ 9, /*->82762*/
/*82753*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82762*/           0, /*End of Scope*/
/*82763*/         /*Scope*/ 20, /*->82784*/
/*82764*/           OPC_CheckChild0Same, 1,
/*82766*/           OPC_CheckChild1Same, 2,
/*82768*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82770*/           OPC_MoveParent,
/*82771*/           OPC_CheckType, MVT::i16,
/*82773*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82784*/         0, /*End of Scope*/
/*82785*/       0, /*End of Scope*/
/*82786*/     /*Scope*/ 77|128,1/*205*/, /*->82993*/
/*82788*/       OPC_RecordChild0, // #0 = $src0
/*82789*/       OPC_RecordChild1, // #1 = $src1
/*82790*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->82908
/*82793*/         OPC_Scope, 100, /*->82895*/ // 2 children in Scope
/*82795*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*82797*/           OPC_EmitInteger, MVT::i32, 0, 
/*82800*/           OPC_EmitInteger, MVT::i32, 0, 
/*82803*/           OPC_EmitInteger, MVT::i32, 1, 
/*82806*/           OPC_EmitInteger, MVT::i32, 0, 
/*82809*/           OPC_EmitInteger, MVT::i32, 0, 
/*82812*/           OPC_EmitInteger, MVT::i32, 0, 
/*82815*/           OPC_EmitInteger, MVT::i32, 0, 
/*82818*/           OPC_EmitInteger, MVT::i32, 0, 
/*82821*/           OPC_EmitInteger, MVT::i32, 0, 
/*82824*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82836*/           OPC_EmitInteger, MVT::i32, 0, 
/*82839*/           OPC_EmitInteger, MVT::i32, 0, 
/*82842*/           OPC_EmitInteger, MVT::i32, 0, 
/*82845*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82857*/           OPC_EmitInteger, MVT::i32, 1, 
/*82860*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82863*/           OPC_EmitInteger, MVT::i32, 0, 
/*82866*/           OPC_EmitInteger, MVT::i32, 0, 
/*82869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*82895*/         /*Scope*/ 11, /*->82907*/
/*82896*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82898*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*82907*/         0, /*End of Scope*/
/*82908*/       /*SwitchType*/ 10, MVT::i16,// ->82920
/*82910*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*82912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*82920*/       /*SwitchType*/ 70, MVT::v2i16,// ->82992
/*82922*/         OPC_Scope, 33, /*->82957*/ // 2 children in Scope
/*82924*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*82927*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*82930*/           OPC_EmitInteger, MVT::i32, 0, 
/*82933*/           OPC_EmitInteger, MVT::i32, 0, 
/*82936*/           OPC_EmitInteger, MVT::i32, 0, 
/*82939*/           OPC_EmitInteger, MVT::i32, 0, 
/*82942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*82957*/         /*Scope*/ 33, /*->82991*/
/*82958*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*82961*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*82964*/           OPC_EmitInteger, MVT::i32, 0, 
/*82967*/           OPC_EmitInteger, MVT::i32, 0, 
/*82970*/           OPC_EmitInteger, MVT::i32, 0, 
/*82973*/           OPC_EmitInteger, MVT::i32, 0, 
/*82976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*82991*/         0, /*End of Scope*/
/*82992*/       0, // EndSwitchType
/*82993*/     0, /*End of Scope*/
/*82994*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->85966
/*82998*/     OPC_RecordChild0, // #0 = $src0
/*82999*/     OPC_Scope, 5|128,12/*1541*/, /*->84543*/ // 2 children in Scope
/*83002*/       OPC_CheckChild0Type, MVT::f32,
/*83004*/       OPC_Scope, 126|128,6/*894*/, /*->83901*/ // 2 children in Scope
/*83007*/         OPC_RecordChild1, // #1 = $src1
/*83008*/         OPC_Scope, 59|128,3/*443*/, /*->83454*/ // 2 children in Scope
/*83011*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83022*/           OPC_CheckChild3Integer, 0, 
/*83024*/           OPC_MoveChild4,
/*83025*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*83028*/           OPC_Scope, 105, /*->83135*/ // 4 children in Scope
/*83030*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*83032*/             OPC_MoveParent,
/*83033*/             OPC_CheckType, MVT::i32,
/*83035*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83037*/             OPC_EmitInteger, MVT::i32, 0, 
/*83040*/             OPC_EmitInteger, MVT::i32, 0, 
/*83043*/             OPC_EmitInteger, MVT::i32, 1, 
/*83046*/             OPC_EmitInteger, MVT::i32, 0, 
/*83049*/             OPC_EmitInteger, MVT::i32, 0, 
/*83052*/             OPC_EmitInteger, MVT::i32, 0, 
/*83055*/             OPC_EmitInteger, MVT::i32, 0, 
/*83058*/             OPC_EmitInteger, MVT::i32, 0, 
/*83061*/             OPC_EmitInteger, MVT::i32, 0, 
/*83064*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83076*/             OPC_EmitInteger, MVT::i32, 0, 
/*83079*/             OPC_EmitInteger, MVT::i32, 0, 
/*83082*/             OPC_EmitInteger, MVT::i32, 0, 
/*83085*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83097*/             OPC_EmitInteger, MVT::i32, 1, 
/*83100*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83103*/             OPC_EmitInteger, MVT::i32, 0, 
/*83106*/             OPC_EmitInteger, MVT::i32, 0, 
/*83109*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83135*/           /*Scope*/ 105, /*->83241*/
/*83136*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*83138*/             OPC_MoveParent,
/*83139*/             OPC_CheckType, MVT::i32,
/*83141*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83143*/             OPC_EmitInteger, MVT::i32, 0, 
/*83146*/             OPC_EmitInteger, MVT::i32, 0, 
/*83149*/             OPC_EmitInteger, MVT::i32, 1, 
/*83152*/             OPC_EmitInteger, MVT::i32, 0, 
/*83155*/             OPC_EmitInteger, MVT::i32, 0, 
/*83158*/             OPC_EmitInteger, MVT::i32, 0, 
/*83161*/             OPC_EmitInteger, MVT::i32, 0, 
/*83164*/             OPC_EmitInteger, MVT::i32, 0, 
/*83167*/             OPC_EmitInteger, MVT::i32, 0, 
/*83170*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83182*/             OPC_EmitInteger, MVT::i32, 0, 
/*83185*/             OPC_EmitInteger, MVT::i32, 0, 
/*83188*/             OPC_EmitInteger, MVT::i32, 0, 
/*83191*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83203*/             OPC_EmitInteger, MVT::i32, 1, 
/*83206*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83209*/             OPC_EmitInteger, MVT::i32, 0, 
/*83212*/             OPC_EmitInteger, MVT::i32, 0, 
/*83215*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83241*/           /*Scope*/ 105, /*->83347*/
/*83242*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*83244*/             OPC_MoveParent,
/*83245*/             OPC_CheckType, MVT::i32,
/*83247*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83249*/             OPC_EmitInteger, MVT::i32, 0, 
/*83252*/             OPC_EmitInteger, MVT::i32, 0, 
/*83255*/             OPC_EmitInteger, MVT::i32, 1, 
/*83258*/             OPC_EmitInteger, MVT::i32, 0, 
/*83261*/             OPC_EmitInteger, MVT::i32, 0, 
/*83264*/             OPC_EmitInteger, MVT::i32, 0, 
/*83267*/             OPC_EmitInteger, MVT::i32, 0, 
/*83270*/             OPC_EmitInteger, MVT::i32, 0, 
/*83273*/             OPC_EmitInteger, MVT::i32, 0, 
/*83276*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83288*/             OPC_EmitInteger, MVT::i32, 0, 
/*83291*/             OPC_EmitInteger, MVT::i32, 0, 
/*83294*/             OPC_EmitInteger, MVT::i32, 0, 
/*83297*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83309*/             OPC_EmitInteger, MVT::i32, 1, 
/*83312*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83315*/             OPC_EmitInteger, MVT::i32, 0, 
/*83318*/             OPC_EmitInteger, MVT::i32, 0, 
/*83321*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83347*/           /*Scope*/ 105, /*->83453*/
/*83348*/             OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*83350*/             OPC_MoveParent,
/*83351*/             OPC_CheckType, MVT::i32,
/*83353*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83355*/             OPC_EmitInteger, MVT::i32, 0, 
/*83358*/             OPC_EmitInteger, MVT::i32, 0, 
/*83361*/             OPC_EmitInteger, MVT::i32, 1, 
/*83364*/             OPC_EmitInteger, MVT::i32, 0, 
/*83367*/             OPC_EmitInteger, MVT::i32, 0, 
/*83370*/             OPC_EmitInteger, MVT::i32, 0, 
/*83373*/             OPC_EmitInteger, MVT::i32, 0, 
/*83376*/             OPC_EmitInteger, MVT::i32, 0, 
/*83379*/             OPC_EmitInteger, MVT::i32, 0, 
/*83382*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83394*/             OPC_EmitInteger, MVT::i32, 0, 
/*83397*/             OPC_EmitInteger, MVT::i32, 0, 
/*83400*/             OPC_EmitInteger, MVT::i32, 0, 
/*83403*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83415*/             OPC_EmitInteger, MVT::i32, 1, 
/*83418*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83421*/             OPC_EmitInteger, MVT::i32, 0, 
/*83424*/             OPC_EmitInteger, MVT::i32, 0, 
/*83427*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83453*/           0, /*End of Scope*/
/*83454*/         /*Scope*/ 60|128,3/*444*/, /*->83900*/
/*83456*/           OPC_MoveChild2,
/*83457*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83460*/           OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*83462*/           OPC_MoveParent,
/*83463*/           OPC_MoveChild3,
/*83464*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83467*/           OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*83469*/           OPC_MoveParent,
/*83470*/           OPC_MoveChild4,
/*83471*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*83474*/           OPC_Scope, 105, /*->83581*/ // 4 children in Scope
/*83476*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*83478*/             OPC_MoveParent,
/*83479*/             OPC_CheckType, MVT::f32,
/*83481*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83483*/             OPC_EmitInteger, MVT::i32, 0, 
/*83486*/             OPC_EmitInteger, MVT::i32, 0, 
/*83489*/             OPC_EmitInteger, MVT::i32, 1, 
/*83492*/             OPC_EmitInteger, MVT::i32, 0, 
/*83495*/             OPC_EmitInteger, MVT::i32, 0, 
/*83498*/             OPC_EmitInteger, MVT::i32, 0, 
/*83501*/             OPC_EmitInteger, MVT::i32, 0, 
/*83504*/             OPC_EmitInteger, MVT::i32, 0, 
/*83507*/             OPC_EmitInteger, MVT::i32, 0, 
/*83510*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83522*/             OPC_EmitInteger, MVT::i32, 0, 
/*83525*/             OPC_EmitInteger, MVT::i32, 0, 
/*83528*/             OPC_EmitInteger, MVT::i32, 0, 
/*83531*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83543*/             OPC_EmitInteger, MVT::i32, 1, 
/*83546*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83549*/             OPC_EmitInteger, MVT::i32, 0, 
/*83552*/             OPC_EmitInteger, MVT::i32, 0, 
/*83555*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*83581*/           /*Scope*/ 105, /*->83687*/
/*83582*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*83584*/             OPC_MoveParent,
/*83585*/             OPC_CheckType, MVT::f32,
/*83587*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83589*/             OPC_EmitInteger, MVT::i32, 0, 
/*83592*/             OPC_EmitInteger, MVT::i32, 0, 
/*83595*/             OPC_EmitInteger, MVT::i32, 1, 
/*83598*/             OPC_EmitInteger, MVT::i32, 0, 
/*83601*/             OPC_EmitInteger, MVT::i32, 0, 
/*83604*/             OPC_EmitInteger, MVT::i32, 0, 
/*83607*/             OPC_EmitInteger, MVT::i32, 0, 
/*83610*/             OPC_EmitInteger, MVT::i32, 0, 
/*83613*/             OPC_EmitInteger, MVT::i32, 0, 
/*83616*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83628*/             OPC_EmitInteger, MVT::i32, 0, 
/*83631*/             OPC_EmitInteger, MVT::i32, 0, 
/*83634*/             OPC_EmitInteger, MVT::i32, 0, 
/*83637*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83649*/             OPC_EmitInteger, MVT::i32, 1, 
/*83652*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83655*/             OPC_EmitInteger, MVT::i32, 0, 
/*83658*/             OPC_EmitInteger, MVT::i32, 0, 
/*83661*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*83687*/           /*Scope*/ 105, /*->83793*/
/*83688*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*83690*/             OPC_MoveParent,
/*83691*/             OPC_CheckType, MVT::f32,
/*83693*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83695*/             OPC_EmitInteger, MVT::i32, 0, 
/*83698*/             OPC_EmitInteger, MVT::i32, 0, 
/*83701*/             OPC_EmitInteger, MVT::i32, 1, 
/*83704*/             OPC_EmitInteger, MVT::i32, 0, 
/*83707*/             OPC_EmitInteger, MVT::i32, 0, 
/*83710*/             OPC_EmitInteger, MVT::i32, 0, 
/*83713*/             OPC_EmitInteger, MVT::i32, 0, 
/*83716*/             OPC_EmitInteger, MVT::i32, 0, 
/*83719*/             OPC_EmitInteger, MVT::i32, 0, 
/*83722*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83734*/             OPC_EmitInteger, MVT::i32, 0, 
/*83737*/             OPC_EmitInteger, MVT::i32, 0, 
/*83740*/             OPC_EmitInteger, MVT::i32, 0, 
/*83743*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83755*/             OPC_EmitInteger, MVT::i32, 1, 
/*83758*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83761*/             OPC_EmitInteger, MVT::i32, 0, 
/*83764*/             OPC_EmitInteger, MVT::i32, 0, 
/*83767*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*83793*/           /*Scope*/ 105, /*->83899*/
/*83794*/             OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*83796*/             OPC_MoveParent,
/*83797*/             OPC_CheckType, MVT::f32,
/*83799*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83801*/             OPC_EmitInteger, MVT::i32, 0, 
/*83804*/             OPC_EmitInteger, MVT::i32, 0, 
/*83807*/             OPC_EmitInteger, MVT::i32, 1, 
/*83810*/             OPC_EmitInteger, MVT::i32, 0, 
/*83813*/             OPC_EmitInteger, MVT::i32, 0, 
/*83816*/             OPC_EmitInteger, MVT::i32, 0, 
/*83819*/             OPC_EmitInteger, MVT::i32, 0, 
/*83822*/             OPC_EmitInteger, MVT::i32, 0, 
/*83825*/             OPC_EmitInteger, MVT::i32, 0, 
/*83828*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83840*/             OPC_EmitInteger, MVT::i32, 0, 
/*83843*/             OPC_EmitInteger, MVT::i32, 0, 
/*83846*/             OPC_EmitInteger, MVT::i32, 0, 
/*83849*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83861*/             OPC_EmitInteger, MVT::i32, 1, 
/*83864*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83867*/             OPC_EmitInteger, MVT::i32, 0, 
/*83870*/             OPC_EmitInteger, MVT::i32, 0, 
/*83873*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*83899*/           0, /*End of Scope*/
/*83900*/         0, /*End of Scope*/
/*83901*/       /*Scope*/ 127|128,4/*639*/, /*->84542*/
/*83903*/         OPC_MoveChild1,
/*83904*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83907*/         OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*83909*/         OPC_MoveParent,
/*83910*/         OPC_RecordChild2, // #1 = $src1
/*83911*/         OPC_RecordChild3, // #2 = $src2
/*83912*/         OPC_MoveChild4,
/*83913*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*83916*/         OPC_Scope, 103, /*->84021*/ // 6 children in Scope
/*83918*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*83920*/           OPC_MoveParent,
/*83921*/           OPC_CheckType, MVT::f32,
/*83923*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*83925*/           OPC_EmitInteger, MVT::i32, 0, 
/*83928*/           OPC_EmitInteger, MVT::i32, 0, 
/*83931*/           OPC_EmitInteger, MVT::i32, 0, 
/*83934*/           OPC_EmitInteger, MVT::i32, 0, 
/*83937*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83949*/           OPC_EmitInteger, MVT::i32, 0, 
/*83952*/           OPC_EmitInteger, MVT::i32, 0, 
/*83955*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83967*/           OPC_EmitInteger, MVT::i32, 0, 
/*83970*/           OPC_EmitInteger, MVT::i32, 0, 
/*83973*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83985*/           OPC_EmitInteger, MVT::i32, 1, 
/*83988*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83991*/           OPC_EmitInteger, MVT::i32, 0, 
/*83994*/           OPC_EmitInteger, MVT::i32, 0, 
/*83997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84021*/         /*Scope*/ 103, /*->84125*/
/*84022*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*84024*/           OPC_MoveParent,
/*84025*/           OPC_CheckType, MVT::f32,
/*84027*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*84029*/           OPC_EmitInteger, MVT::i32, 0, 
/*84032*/           OPC_EmitInteger, MVT::i32, 0, 
/*84035*/           OPC_EmitInteger, MVT::i32, 0, 
/*84038*/           OPC_EmitInteger, MVT::i32, 0, 
/*84041*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84053*/           OPC_EmitInteger, MVT::i32, 0, 
/*84056*/           OPC_EmitInteger, MVT::i32, 0, 
/*84059*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84071*/           OPC_EmitInteger, MVT::i32, 0, 
/*84074*/           OPC_EmitInteger, MVT::i32, 0, 
/*84077*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84089*/           OPC_EmitInteger, MVT::i32, 1, 
/*84092*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84095*/           OPC_EmitInteger, MVT::i32, 0, 
/*84098*/           OPC_EmitInteger, MVT::i32, 0, 
/*84101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84125*/         /*Scope*/ 103, /*->84229*/
/*84126*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*84128*/           OPC_MoveParent,
/*84129*/           OPC_CheckType, MVT::f32,
/*84131*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*84133*/           OPC_EmitInteger, MVT::i32, 0, 
/*84136*/           OPC_EmitInteger, MVT::i32, 0, 
/*84139*/           OPC_EmitInteger, MVT::i32, 0, 
/*84142*/           OPC_EmitInteger, MVT::i32, 0, 
/*84145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84157*/           OPC_EmitInteger, MVT::i32, 0, 
/*84160*/           OPC_EmitInteger, MVT::i32, 0, 
/*84163*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84175*/           OPC_EmitInteger, MVT::i32, 0, 
/*84178*/           OPC_EmitInteger, MVT::i32, 0, 
/*84181*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84193*/           OPC_EmitInteger, MVT::i32, 1, 
/*84196*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84199*/           OPC_EmitInteger, MVT::i32, 0, 
/*84202*/           OPC_EmitInteger, MVT::i32, 0, 
/*84205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84229*/         /*Scope*/ 103, /*->84333*/
/*84230*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*84232*/           OPC_MoveParent,
/*84233*/           OPC_CheckType, MVT::f32,
/*84235*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84237*/           OPC_EmitInteger, MVT::i32, 0, 
/*84240*/           OPC_EmitInteger, MVT::i32, 0, 
/*84243*/           OPC_EmitInteger, MVT::i32, 0, 
/*84246*/           OPC_EmitInteger, MVT::i32, 0, 
/*84249*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84261*/           OPC_EmitInteger, MVT::i32, 0, 
/*84264*/           OPC_EmitInteger, MVT::i32, 0, 
/*84267*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84279*/           OPC_EmitInteger, MVT::i32, 0, 
/*84282*/           OPC_EmitInteger, MVT::i32, 0, 
/*84285*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84297*/           OPC_EmitInteger, MVT::i32, 1, 
/*84300*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84303*/           OPC_EmitInteger, MVT::i32, 0, 
/*84306*/           OPC_EmitInteger, MVT::i32, 0, 
/*84309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84333*/         /*Scope*/ 103, /*->84437*/
/*84334*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*84336*/           OPC_MoveParent,
/*84337*/           OPC_CheckType, MVT::f32,
/*84339*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84341*/           OPC_EmitInteger, MVT::i32, 0, 
/*84344*/           OPC_EmitInteger, MVT::i32, 0, 
/*84347*/           OPC_EmitInteger, MVT::i32, 0, 
/*84350*/           OPC_EmitInteger, MVT::i32, 0, 
/*84353*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84365*/           OPC_EmitInteger, MVT::i32, 0, 
/*84368*/           OPC_EmitInteger, MVT::i32, 0, 
/*84371*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84383*/           OPC_EmitInteger, MVT::i32, 0, 
/*84386*/           OPC_EmitInteger, MVT::i32, 0, 
/*84389*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84401*/           OPC_EmitInteger, MVT::i32, 1, 
/*84404*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84407*/           OPC_EmitInteger, MVT::i32, 0, 
/*84410*/           OPC_EmitInteger, MVT::i32, 0, 
/*84413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84437*/         /*Scope*/ 103, /*->84541*/
/*84438*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*84440*/           OPC_MoveParent,
/*84441*/           OPC_CheckType, MVT::f32,
/*84443*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84445*/           OPC_EmitInteger, MVT::i32, 0, 
/*84448*/           OPC_EmitInteger, MVT::i32, 0, 
/*84451*/           OPC_EmitInteger, MVT::i32, 0, 
/*84454*/           OPC_EmitInteger, MVT::i32, 0, 
/*84457*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84469*/           OPC_EmitInteger, MVT::i32, 0, 
/*84472*/           OPC_EmitInteger, MVT::i32, 0, 
/*84475*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84487*/           OPC_EmitInteger, MVT::i32, 0, 
/*84490*/           OPC_EmitInteger, MVT::i32, 0, 
/*84493*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84505*/           OPC_EmitInteger, MVT::i32, 1, 
/*84508*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84511*/           OPC_EmitInteger, MVT::i32, 0, 
/*84514*/           OPC_EmitInteger, MVT::i32, 0, 
/*84517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84541*/         0, /*End of Scope*/
/*84542*/       0, /*End of Scope*/
/*84543*/     /*Scope*/ 12|128,11/*1420*/, /*->85965*/
/*84545*/       OPC_CheckChild0Type, MVT::i32,
/*84547*/       OPC_Scope, 13|128,5/*653*/, /*->85203*/ // 3 children in Scope
/*84550*/         OPC_RecordChild1, // #1 = $src1
/*84551*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84562*/         OPC_CheckChild3Integer, 0, 
/*84564*/         OPC_MoveChild4,
/*84565*/         OPC_Scope, 105, /*->84672*/ // 6 children in Scope
/*84567*/           OPC_CheckCondCode, ISD::SETEQ,
/*84569*/           OPC_MoveParent,
/*84570*/           OPC_CheckType, MVT::i32,
/*84572*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84574*/           OPC_EmitInteger, MVT::i32, 0, 
/*84577*/           OPC_EmitInteger, MVT::i32, 0, 
/*84580*/           OPC_EmitInteger, MVT::i32, 1, 
/*84583*/           OPC_EmitInteger, MVT::i32, 0, 
/*84586*/           OPC_EmitInteger, MVT::i32, 0, 
/*84589*/           OPC_EmitInteger, MVT::i32, 0, 
/*84592*/           OPC_EmitInteger, MVT::i32, 0, 
/*84595*/           OPC_EmitInteger, MVT::i32, 0, 
/*84598*/           OPC_EmitInteger, MVT::i32, 0, 
/*84601*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84613*/           OPC_EmitInteger, MVT::i32, 0, 
/*84616*/           OPC_EmitInteger, MVT::i32, 0, 
/*84619*/           OPC_EmitInteger, MVT::i32, 0, 
/*84622*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84634*/           OPC_EmitInteger, MVT::i32, 1, 
/*84637*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84640*/           OPC_EmitInteger, MVT::i32, 0, 
/*84643*/           OPC_EmitInteger, MVT::i32, 0, 
/*84646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84672*/         /*Scope*/ 105, /*->84778*/
/*84673*/           OPC_CheckCondCode, ISD::SETGT,
/*84675*/           OPC_MoveParent,
/*84676*/           OPC_CheckType, MVT::i32,
/*84678*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84680*/           OPC_EmitInteger, MVT::i32, 0, 
/*84683*/           OPC_EmitInteger, MVT::i32, 0, 
/*84686*/           OPC_EmitInteger, MVT::i32, 1, 
/*84689*/           OPC_EmitInteger, MVT::i32, 0, 
/*84692*/           OPC_EmitInteger, MVT::i32, 0, 
/*84695*/           OPC_EmitInteger, MVT::i32, 0, 
/*84698*/           OPC_EmitInteger, MVT::i32, 0, 
/*84701*/           OPC_EmitInteger, MVT::i32, 0, 
/*84704*/           OPC_EmitInteger, MVT::i32, 0, 
/*84707*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84719*/           OPC_EmitInteger, MVT::i32, 0, 
/*84722*/           OPC_EmitInteger, MVT::i32, 0, 
/*84725*/           OPC_EmitInteger, MVT::i32, 0, 
/*84728*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84740*/           OPC_EmitInteger, MVT::i32, 1, 
/*84743*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84746*/           OPC_EmitInteger, MVT::i32, 0, 
/*84749*/           OPC_EmitInteger, MVT::i32, 0, 
/*84752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84778*/         /*Scope*/ 105, /*->84884*/
/*84779*/           OPC_CheckCondCode, ISD::SETGE,
/*84781*/           OPC_MoveParent,
/*84782*/           OPC_CheckType, MVT::i32,
/*84784*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84786*/           OPC_EmitInteger, MVT::i32, 0, 
/*84789*/           OPC_EmitInteger, MVT::i32, 0, 
/*84792*/           OPC_EmitInteger, MVT::i32, 1, 
/*84795*/           OPC_EmitInteger, MVT::i32, 0, 
/*84798*/           OPC_EmitInteger, MVT::i32, 0, 
/*84801*/           OPC_EmitInteger, MVT::i32, 0, 
/*84804*/           OPC_EmitInteger, MVT::i32, 0, 
/*84807*/           OPC_EmitInteger, MVT::i32, 0, 
/*84810*/           OPC_EmitInteger, MVT::i32, 0, 
/*84813*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84825*/           OPC_EmitInteger, MVT::i32, 0, 
/*84828*/           OPC_EmitInteger, MVT::i32, 0, 
/*84831*/           OPC_EmitInteger, MVT::i32, 0, 
/*84834*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84846*/           OPC_EmitInteger, MVT::i32, 1, 
/*84849*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84852*/           OPC_EmitInteger, MVT::i32, 0, 
/*84855*/           OPC_EmitInteger, MVT::i32, 0, 
/*84858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84884*/         /*Scope*/ 105, /*->84990*/
/*84885*/           OPC_CheckCondCode, ISD::SETNE,
/*84887*/           OPC_MoveParent,
/*84888*/           OPC_CheckType, MVT::i32,
/*84890*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84892*/           OPC_EmitInteger, MVT::i32, 0, 
/*84895*/           OPC_EmitInteger, MVT::i32, 0, 
/*84898*/           OPC_EmitInteger, MVT::i32, 1, 
/*84901*/           OPC_EmitInteger, MVT::i32, 0, 
/*84904*/           OPC_EmitInteger, MVT::i32, 0, 
/*84907*/           OPC_EmitInteger, MVT::i32, 0, 
/*84910*/           OPC_EmitInteger, MVT::i32, 0, 
/*84913*/           OPC_EmitInteger, MVT::i32, 0, 
/*84916*/           OPC_EmitInteger, MVT::i32, 0, 
/*84919*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84931*/           OPC_EmitInteger, MVT::i32, 0, 
/*84934*/           OPC_EmitInteger, MVT::i32, 0, 
/*84937*/           OPC_EmitInteger, MVT::i32, 0, 
/*84940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84952*/           OPC_EmitInteger, MVT::i32, 1, 
/*84955*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84958*/           OPC_EmitInteger, MVT::i32, 0, 
/*84961*/           OPC_EmitInteger, MVT::i32, 0, 
/*84964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84990*/         /*Scope*/ 105, /*->85096*/
/*84991*/           OPC_CheckCondCode, ISD::SETUGT,
/*84993*/           OPC_MoveParent,
/*84994*/           OPC_CheckType, MVT::i32,
/*84996*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84998*/           OPC_EmitInteger, MVT::i32, 0, 
/*85001*/           OPC_EmitInteger, MVT::i32, 0, 
/*85004*/           OPC_EmitInteger, MVT::i32, 1, 
/*85007*/           OPC_EmitInteger, MVT::i32, 0, 
/*85010*/           OPC_EmitInteger, MVT::i32, 0, 
/*85013*/           OPC_EmitInteger, MVT::i32, 0, 
/*85016*/           OPC_EmitInteger, MVT::i32, 0, 
/*85019*/           OPC_EmitInteger, MVT::i32, 0, 
/*85022*/           OPC_EmitInteger, MVT::i32, 0, 
/*85025*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85037*/           OPC_EmitInteger, MVT::i32, 0, 
/*85040*/           OPC_EmitInteger, MVT::i32, 0, 
/*85043*/           OPC_EmitInteger, MVT::i32, 0, 
/*85046*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85058*/           OPC_EmitInteger, MVT::i32, 1, 
/*85061*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85064*/           OPC_EmitInteger, MVT::i32, 0, 
/*85067*/           OPC_EmitInteger, MVT::i32, 0, 
/*85070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*85096*/         /*Scope*/ 105, /*->85202*/
/*85097*/           OPC_CheckCondCode, ISD::SETUGE,
/*85099*/           OPC_MoveParent,
/*85100*/           OPC_CheckType, MVT::i32,
/*85102*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85104*/           OPC_EmitInteger, MVT::i32, 0, 
/*85107*/           OPC_EmitInteger, MVT::i32, 0, 
/*85110*/           OPC_EmitInteger, MVT::i32, 1, 
/*85113*/           OPC_EmitInteger, MVT::i32, 0, 
/*85116*/           OPC_EmitInteger, MVT::i32, 0, 
/*85119*/           OPC_EmitInteger, MVT::i32, 0, 
/*85122*/           OPC_EmitInteger, MVT::i32, 0, 
/*85125*/           OPC_EmitInteger, MVT::i32, 0, 
/*85128*/           OPC_EmitInteger, MVT::i32, 0, 
/*85131*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85143*/           OPC_EmitInteger, MVT::i32, 0, 
/*85146*/           OPC_EmitInteger, MVT::i32, 0, 
/*85149*/           OPC_EmitInteger, MVT::i32, 0, 
/*85152*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85164*/           OPC_EmitInteger, MVT::i32, 1, 
/*85167*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85170*/           OPC_EmitInteger, MVT::i32, 0, 
/*85173*/           OPC_EmitInteger, MVT::i32, 0, 
/*85176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*85202*/         0, /*End of Scope*/
/*85203*/       /*Scope*/ 126|128,4/*638*/, /*->85843*/
/*85205*/         OPC_CheckChild1Integer, 0, 
/*85207*/         OPC_RecordChild2, // #1 = $src1
/*85208*/         OPC_RecordChild3, // #2 = $src2
/*85209*/         OPC_MoveChild4,
/*85210*/         OPC_Scope, 61|128,2/*317*/, /*->85530*/ // 4 children in Scope
/*85213*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*85216*/           OPC_Scope, 103, /*->85321*/ // 3 children in Scope
/*85218*/             OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*85220*/             OPC_MoveParent,
/*85221*/             OPC_CheckType, MVT::i32,
/*85223*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85225*/             OPC_EmitInteger, MVT::i32, 0, 
/*85228*/             OPC_EmitInteger, MVT::i32, 0, 
/*85231*/             OPC_EmitInteger, MVT::i32, 0, 
/*85234*/             OPC_EmitInteger, MVT::i32, 0, 
/*85237*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85249*/             OPC_EmitInteger, MVT::i32, 0, 
/*85252*/             OPC_EmitInteger, MVT::i32, 0, 
/*85255*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85267*/             OPC_EmitInteger, MVT::i32, 0, 
/*85270*/             OPC_EmitInteger, MVT::i32, 0, 
/*85273*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85285*/             OPC_EmitInteger, MVT::i32, 1, 
/*85288*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85291*/             OPC_EmitInteger, MVT::i32, 0, 
/*85294*/             OPC_EmitInteger, MVT::i32, 0, 
/*85297*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85321*/           /*Scope*/ 103, /*->85425*/
/*85322*/             OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*85324*/             OPC_MoveParent,
/*85325*/             OPC_CheckType, MVT::i32,
/*85327*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85329*/             OPC_EmitInteger, MVT::i32, 0, 
/*85332*/             OPC_EmitInteger, MVT::i32, 0, 
/*85335*/             OPC_EmitInteger, MVT::i32, 0, 
/*85338*/             OPC_EmitInteger, MVT::i32, 0, 
/*85341*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85353*/             OPC_EmitInteger, MVT::i32, 0, 
/*85356*/             OPC_EmitInteger, MVT::i32, 0, 
/*85359*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85371*/             OPC_EmitInteger, MVT::i32, 0, 
/*85374*/             OPC_EmitInteger, MVT::i32, 0, 
/*85377*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85389*/             OPC_EmitInteger, MVT::i32, 1, 
/*85392*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85395*/             OPC_EmitInteger, MVT::i32, 0, 
/*85398*/             OPC_EmitInteger, MVT::i32, 0, 
/*85401*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85425*/           /*Scope*/ 103, /*->85529*/
/*85426*/             OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*85428*/             OPC_MoveParent,
/*85429*/             OPC_CheckType, MVT::i32,
/*85431*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85433*/             OPC_EmitInteger, MVT::i32, 0, 
/*85436*/             OPC_EmitInteger, MVT::i32, 0, 
/*85439*/             OPC_EmitInteger, MVT::i32, 0, 
/*85442*/             OPC_EmitInteger, MVT::i32, 0, 
/*85445*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85457*/             OPC_EmitInteger, MVT::i32, 0, 
/*85460*/             OPC_EmitInteger, MVT::i32, 0, 
/*85463*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85475*/             OPC_EmitInteger, MVT::i32, 0, 
/*85478*/             OPC_EmitInteger, MVT::i32, 0, 
/*85481*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85493*/             OPC_EmitInteger, MVT::i32, 1, 
/*85496*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85499*/             OPC_EmitInteger, MVT::i32, 0, 
/*85502*/             OPC_EmitInteger, MVT::i32, 0, 
/*85505*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85529*/           0, /*End of Scope*/
/*85530*/         /*Scope*/ 103, /*->85634*/
/*85531*/           OPC_CheckCondCode, ISD::SETEQ,
/*85533*/           OPC_MoveParent,
/*85534*/           OPC_CheckType, MVT::f32,
/*85536*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85538*/           OPC_EmitInteger, MVT::i32, 0, 
/*85541*/           OPC_EmitInteger, MVT::i32, 0, 
/*85544*/           OPC_EmitInteger, MVT::i32, 0, 
/*85547*/           OPC_EmitInteger, MVT::i32, 0, 
/*85550*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85562*/           OPC_EmitInteger, MVT::i32, 0, 
/*85565*/           OPC_EmitInteger, MVT::i32, 0, 
/*85568*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85580*/           OPC_EmitInteger, MVT::i32, 0, 
/*85583*/           OPC_EmitInteger, MVT::i32, 0, 
/*85586*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85598*/           OPC_EmitInteger, MVT::i32, 1, 
/*85601*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85604*/           OPC_EmitInteger, MVT::i32, 0, 
/*85607*/           OPC_EmitInteger, MVT::i32, 0, 
/*85610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85634*/         /*Scope*/ 103, /*->85738*/
/*85635*/           OPC_CheckCondCode, ISD::SETGT,
/*85637*/           OPC_MoveParent,
/*85638*/           OPC_CheckType, MVT::f32,
/*85640*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85642*/           OPC_EmitInteger, MVT::i32, 0, 
/*85645*/           OPC_EmitInteger, MVT::i32, 0, 
/*85648*/           OPC_EmitInteger, MVT::i32, 0, 
/*85651*/           OPC_EmitInteger, MVT::i32, 0, 
/*85654*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85666*/           OPC_EmitInteger, MVT::i32, 0, 
/*85669*/           OPC_EmitInteger, MVT::i32, 0, 
/*85672*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85684*/           OPC_EmitInteger, MVT::i32, 0, 
/*85687*/           OPC_EmitInteger, MVT::i32, 0, 
/*85690*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85702*/           OPC_EmitInteger, MVT::i32, 1, 
/*85705*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85708*/           OPC_EmitInteger, MVT::i32, 0, 
/*85711*/           OPC_EmitInteger, MVT::i32, 0, 
/*85714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85738*/         /*Scope*/ 103, /*->85842*/
/*85739*/           OPC_CheckCondCode, ISD::SETGE,
/*85741*/           OPC_MoveParent,
/*85742*/           OPC_CheckType, MVT::f32,
/*85744*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85746*/           OPC_EmitInteger, MVT::i32, 0, 
/*85749*/           OPC_EmitInteger, MVT::i32, 0, 
/*85752*/           OPC_EmitInteger, MVT::i32, 0, 
/*85755*/           OPC_EmitInteger, MVT::i32, 0, 
/*85758*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85770*/           OPC_EmitInteger, MVT::i32, 0, 
/*85773*/           OPC_EmitInteger, MVT::i32, 0, 
/*85776*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85788*/           OPC_EmitInteger, MVT::i32, 0, 
/*85791*/           OPC_EmitInteger, MVT::i32, 0, 
/*85794*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85806*/           OPC_EmitInteger, MVT::i32, 1, 
/*85809*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85812*/           OPC_EmitInteger, MVT::i32, 0, 
/*85815*/           OPC_EmitInteger, MVT::i32, 0, 
/*85818*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85842*/         0, /*End of Scope*/
/*85843*/       /*Scope*/ 120, /*->85964*/
/*85844*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85855*/         OPC_RecordChild2, // #1 = $src1
/*85856*/         OPC_RecordChild3, // #2 = $src2
/*85857*/         OPC_MoveChild4,
/*85858*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*85861*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*85863*/         OPC_MoveParent,
/*85864*/         OPC_CheckType, MVT::i32,
/*85866*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85868*/         OPC_EmitInteger, MVT::i32, 0, 
/*85871*/         OPC_EmitInteger, MVT::i32, 0, 
/*85874*/         OPC_EmitInteger, MVT::i32, 0, 
/*85877*/         OPC_EmitInteger, MVT::i32, 0, 
/*85880*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85892*/         OPC_EmitInteger, MVT::i32, 0, 
/*85895*/         OPC_EmitInteger, MVT::i32, 0, 
/*85898*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85910*/         OPC_EmitInteger, MVT::i32, 0, 
/*85913*/         OPC_EmitInteger, MVT::i32, 0, 
/*85916*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85928*/         OPC_EmitInteger, MVT::i32, 1, 
/*85931*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85934*/         OPC_EmitInteger, MVT::i32, 0, 
/*85937*/         OPC_EmitInteger, MVT::i32, 0, 
/*85940*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85964*/       0, /*End of Scope*/
/*85965*/     0, /*End of Scope*/
/*85966*/   /*SwitchOpcode*/ 81|128,1/*209*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->86179
/*85970*/     OPC_RecordMemRef,
/*85971*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*85972*/     OPC_Scope, 60, /*->86034*/ // 2 children in Scope
/*85974*/       OPC_CaptureGlueInput,
/*85975*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*85976*/       OPC_RecordChild2, // #2 = $cmp
/*85977*/       OPC_RecordChild3, // #3 = $swap
/*85978*/       OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->86006
/*85981*/         OPC_CheckPredicate, 56, // Predicate_si_atomic_cmp_swap_32_local
/*85983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85985*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*85988*/         OPC_EmitMergeInputChains1_0,
/*85989*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*85992*/         OPC_EmitInteger, MVT::i1, 0, 
/*85995*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*86006*/       /*SwitchType*/ 25, MVT::i64,// ->86033
/*86008*/         OPC_CheckPredicate, 57, // Predicate_si_atomic_cmp_swap_64_local
/*86010*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86012*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*86015*/         OPC_EmitMergeInputChains1_0,
/*86016*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*86019*/         OPC_EmitInteger, MVT::i1, 0, 
/*86022*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*86033*/       0, // EndSwitchType
/*86034*/     /*Scope*/ 14|128,1/*142*/, /*->86178*/
/*86036*/       OPC_RecordChild1, // #1 = $ptr
/*86037*/       OPC_CheckChild1Type, MVT::i32,
/*86039*/       OPC_RecordChild2, // #2 = $cmp
/*86040*/       OPC_RecordChild3, // #3 = $data
/*86041*/       OPC_CheckType, MVT::i32,
/*86043*/       OPC_Scope, 54, /*->86099*/ // 2 children in Scope
/*86045*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_global_noret
/*86047*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86049*/         OPC_EmitMergeInputChains1_0,
/*86050*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #4
/*86056*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*86059*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 4, 2, 5,  // Results = #6
/*86068*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86071*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 3, 7,  // Results = #8
/*86080*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 2/*#Ops*/, 8, 1,  // Results = #9
/*86088*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*86091*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
                  // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_CMPXCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$cmp, sub3:i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*86099*/       /*Scope*/ 77, /*->86177*/
/*86100*/         OPC_CheckPredicate, 56, // Predicate_atomic_cmp_swap_32_local
/*86102*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86104*/         OPC_EmitMergeInputChains1_0,
/*86105*/         OPC_EmitInteger, MVT::i32, 0, 
/*86108*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86120*/         OPC_EmitInteger, MVT::i32, 0, 
/*86123*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86135*/         OPC_EmitInteger, MVT::i32, 0, 
/*86138*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86150*/         OPC_EmitInteger, MVT::i32, 1, 
/*86153*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86156*/         OPC_EmitInteger, MVT::i32, 0, 
/*86159*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*86177*/       0, /*End of Scope*/
/*86178*/     0, /*End of Scope*/
/*86179*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->86291
/*86182*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*86183*/     OPC_CheckChild0Type, MVT::f32,
/*86185*/     OPC_SwitchType /*2 cases */, 91, MVT::i32,// ->86279
/*86188*/       OPC_Scope, 21, /*->86211*/ // 2 children in Scope
/*86190*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86192*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86195*/         OPC_EmitInteger, MVT::i1, 0, 
/*86198*/         OPC_EmitInteger, MVT::i32, 0, 
/*86201*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfp_to_f16:i32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CVT_F16_F32_e64:i32 ?:i32:$src0_modifiers, f32:f32:$src0, 0:i1, 0:i32)
/*86211*/       /*Scope*/ 66, /*->86278*/
/*86212*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86214*/         OPC_EmitInteger, MVT::i32, 1, 
/*86217*/         OPC_EmitInteger, MVT::i32, 0, 
/*86220*/         OPC_EmitInteger, MVT::i32, 0, 
/*86223*/         OPC_EmitInteger, MVT::i32, 0, 
/*86226*/         OPC_EmitInteger, MVT::i32, 0, 
/*86229*/         OPC_EmitInteger, MVT::i32, 0, 
/*86232*/         OPC_EmitInteger, MVT::i32, 0, 
/*86235*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86247*/         OPC_EmitInteger, MVT::i32, 1, 
/*86250*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86253*/         OPC_EmitInteger, MVT::i32, 0, 
/*86256*/         OPC_EmitInteger, MVT::i32, 0, 
/*86259*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*86278*/       0, /*End of Scope*/
/*86279*/     /*SwitchType*/ 9, MVT::i16,// ->86290
/*86281*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*86283*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*86290*/     0, // EndSwitchType
/*86291*/   /*SwitchOpcode*/ 103|128,2/*359*/, TARGET_VAL(ISD::FP_TO_UINT),// ->86654
/*86295*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*86296*/     OPC_Scope, 1|128,2/*257*/, /*->86556*/ // 3 children in Scope
/*86299*/       OPC_CheckChild0Type, MVT::f32,
/*86301*/       OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->86337
/*86304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86306*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86309*/         OPC_EmitInteger, MVT::i32, 0, 
/*86312*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*86319*/         OPC_EmitInteger, MVT::i1, 0, 
/*86322*/         OPC_EmitInteger, MVT::i32, 0, 
/*86325*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*86337*/       /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->86555
/*86340*/         OPC_Scope, 66, /*->86408*/ // 3 children in Scope
/*86342*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*86344*/           OPC_EmitInteger, MVT::i32, 1, 
/*86347*/           OPC_EmitInteger, MVT::i32, 0, 
/*86350*/           OPC_EmitInteger, MVT::i32, 0, 
/*86353*/           OPC_EmitInteger, MVT::i32, 0, 
/*86356*/           OPC_EmitInteger, MVT::i32, 0, 
/*86359*/           OPC_EmitInteger, MVT::i32, 0, 
/*86362*/           OPC_EmitInteger, MVT::i32, 0, 
/*86365*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86377*/           OPC_EmitInteger, MVT::i32, 1, 
/*86380*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86383*/           OPC_EmitInteger, MVT::i32, 0, 
/*86386*/           OPC_EmitInteger, MVT::i32, 0, 
/*86389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*86408*/         /*Scope*/ 2|128,1/*130*/, /*->86540*/
/*86410*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86412*/           OPC_EmitInteger, MVT::i32, 1, 
/*86415*/           OPC_EmitInteger, MVT::i32, 0, 
/*86418*/           OPC_EmitInteger, MVT::i32, 0, 
/*86421*/           OPC_EmitInteger, MVT::i32, 0, 
/*86424*/           OPC_EmitInteger, MVT::i32, 1, 
/*86427*/           OPC_EmitInteger, MVT::i32, 0, 
/*86430*/           OPC_EmitInteger, MVT::i32, 0, 
/*86433*/           OPC_EmitInteger, MVT::i32, 0, 
/*86436*/           OPC_EmitInteger, MVT::i32, 0, 
/*86439*/           OPC_EmitInteger, MVT::i32, 0, 
/*86442*/           OPC_EmitInteger, MVT::i32, 0, 
/*86445*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86457*/           OPC_EmitInteger, MVT::i32, 1, 
/*86460*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86463*/           OPC_EmitInteger, MVT::i32, 0, 
/*86466*/           OPC_EmitInteger, MVT::i32, 0, 
/*86469*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*86488*/           OPC_EmitInteger, MVT::i32, 0, 
/*86491*/           OPC_EmitInteger, MVT::i32, 0, 
/*86494*/           OPC_EmitInteger, MVT::i32, 0, 
/*86497*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86509*/           OPC_EmitInteger, MVT::i32, 1, 
/*86512*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86515*/           OPC_EmitInteger, MVT::i32, 0, 
/*86518*/           OPC_EmitInteger, MVT::i32, 0, 
/*86521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*86540*/         /*Scope*/ 13, /*->86554*/
/*86541*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86554*/         0, /*End of Scope*/
/*86555*/       0, // EndSwitchType
/*86556*/     /*Scope*/ 58, /*->86615*/
/*86557*/       OPC_CheckChild0Type, MVT::f64,
/*86559*/       OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->86599
/*86562*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86564*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86567*/         OPC_EmitInteger, MVT::i32, 0, 
/*86570*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*86581*/         OPC_EmitInteger, MVT::i1, 0, 
/*86584*/         OPC_EmitInteger, MVT::i32, 0, 
/*86587*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*86599*/       /*SwitchType*/ 13, MVT::i32,// ->86614
/*86601*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86604*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86614*/       0, // EndSwitchType
/*86615*/     /*Scope*/ 37, /*->86653*/
/*86616*/       OPC_CheckChild0Type, MVT::f16,
/*86618*/       OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->86637
/*86621*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86623*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*86630*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*86637*/       /*SwitchType*/ 13, MVT::i16,// ->86652
/*86639*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86642*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86652*/       0, // EndSwitchType
/*86653*/     0, /*End of Scope*/
/*86654*/   /*SwitchOpcode*/ 85|128,3/*469*/, TARGET_VAL(ISD::FP_TO_SINT),// ->87127
/*86658*/     OPC_Scope, 56|128,2/*312*/, /*->86973*/ // 3 children in Scope
/*86661*/       OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*86662*/       OPC_Scope, 115|128,1/*243*/, /*->86908*/ // 3 children in Scope
/*86665*/         OPC_CheckChild0Type, MVT::f32,
/*86667*/         OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->86703
/*86670*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86672*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86675*/           OPC_EmitInteger, MVT::i32, 0, 
/*86678*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*86685*/           OPC_EmitInteger, MVT::i1, 0, 
/*86688*/           OPC_EmitInteger, MVT::i32, 0, 
/*86691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*86703*/         /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->86907
/*86706*/           OPC_Scope, 66, /*->86774*/ // 2 children in Scope
/*86708*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*86710*/             OPC_EmitInteger, MVT::i32, 1, 
/*86713*/             OPC_EmitInteger, MVT::i32, 0, 
/*86716*/             OPC_EmitInteger, MVT::i32, 0, 
/*86719*/             OPC_EmitInteger, MVT::i32, 0, 
/*86722*/             OPC_EmitInteger, MVT::i32, 0, 
/*86725*/             OPC_EmitInteger, MVT::i32, 0, 
/*86728*/             OPC_EmitInteger, MVT::i32, 0, 
/*86731*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86743*/             OPC_EmitInteger, MVT::i32, 1, 
/*86746*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86749*/             OPC_EmitInteger, MVT::i32, 0, 
/*86752*/             OPC_EmitInteger, MVT::i32, 0, 
/*86755*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*86774*/           /*Scope*/ 2|128,1/*130*/, /*->86906*/
/*86776*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86778*/             OPC_EmitInteger, MVT::i32, 1, 
/*86781*/             OPC_EmitInteger, MVT::i32, 0, 
/*86784*/             OPC_EmitInteger, MVT::i32, 0, 
/*86787*/             OPC_EmitInteger, MVT::i32, 0, 
/*86790*/             OPC_EmitInteger, MVT::i32, 1, 
/*86793*/             OPC_EmitInteger, MVT::i32, 0, 
/*86796*/             OPC_EmitInteger, MVT::i32, 0, 
/*86799*/             OPC_EmitInteger, MVT::i32, 0, 
/*86802*/             OPC_EmitInteger, MVT::i32, 0, 
/*86805*/             OPC_EmitInteger, MVT::i32, 0, 
/*86808*/             OPC_EmitInteger, MVT::i32, 0, 
/*86811*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86823*/             OPC_EmitInteger, MVT::i32, 1, 
/*86826*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86829*/             OPC_EmitInteger, MVT::i32, 0, 
/*86832*/             OPC_EmitInteger, MVT::i32, 0, 
/*86835*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*86854*/             OPC_EmitInteger, MVT::i32, 0, 
/*86857*/             OPC_EmitInteger, MVT::i32, 0, 
/*86860*/             OPC_EmitInteger, MVT::i32, 0, 
/*86863*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86875*/             OPC_EmitInteger, MVT::i32, 1, 
/*86878*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86881*/             OPC_EmitInteger, MVT::i32, 0, 
/*86884*/             OPC_EmitInteger, MVT::i32, 0, 
/*86887*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*86906*/           0, /*End of Scope*/
/*86907*/         0, // EndSwitchType
/*86908*/       /*Scope*/ 42, /*->86951*/
/*86909*/         OPC_CheckChild0Type, MVT::f64,
/*86911*/         OPC_CheckType, MVT::i1,
/*86913*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86915*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86918*/         OPC_EmitInteger, MVT::i32, 0, 
/*86921*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*86933*/         OPC_EmitInteger, MVT::i1, 0, 
/*86936*/         OPC_EmitInteger, MVT::i32, 0, 
/*86939*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*86951*/       /*Scope*/ 20, /*->86972*/
/*86952*/         OPC_CheckChild0Type, MVT::f16,
/*86954*/         OPC_CheckType, MVT::i32,
/*86956*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86958*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*86965*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*86972*/       0, /*End of Scope*/
/*86973*/     /*Scope*/ 95, /*->87069*/
/*86974*/       OPC_MoveChild0,
/*86975*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*86978*/       OPC_Scope, 66, /*->87046*/ // 2 children in Scope
/*86980*/         OPC_MoveChild0,
/*86981*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*86984*/         OPC_Scope, 29, /*->87015*/ // 2 children in Scope
/*86986*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*86987*/           OPC_MoveChild1,
/*86988*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*86991*/           OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*86993*/           OPC_MoveParent,
/*86994*/           OPC_MoveParent,
/*86995*/           OPC_CheckType, MVT::f32,
/*86997*/           OPC_MoveParent,
/*86998*/           OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*87000*/           OPC_CheckType, MVT::i32,
/*87002*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87015*/         /*Scope*/ 29, /*->87045*/
/*87016*/           OPC_MoveChild0,
/*87017*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*87020*/           OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*87022*/           OPC_MoveParent,
/*87023*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*87024*/           OPC_MoveParent,
/*87025*/           OPC_CheckType, MVT::f32,
/*87027*/           OPC_MoveParent,
/*87028*/           OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*87030*/           OPC_CheckType, MVT::i32,
/*87032*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87045*/         0, /*End of Scope*/
/*87046*/       /*Scope*/ 21, /*->87068*/
/*87047*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*87048*/         OPC_CheckType, MVT::f32,
/*87050*/         OPC_MoveParent,
/*87051*/         OPC_CheckPredicate, 60, // Predicate_cvt_flr_i32_f32
/*87053*/         OPC_CheckType, MVT::i32,
/*87055*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87058*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87068*/       0, /*End of Scope*/
/*87069*/     /*Scope*/ 56, /*->87126*/
/*87070*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*87071*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->87108
/*87074*/         OPC_Scope, 15, /*->87091*/ // 2 children in Scope
/*87076*/           OPC_CheckChild0Type, MVT::f64,
/*87078*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87091*/         /*Scope*/ 15, /*->87107*/
/*87092*/           OPC_CheckChild0Type, MVT::f32,
/*87094*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87107*/         0, /*End of Scope*/
/*87108*/       /*SwitchType*/ 15, MVT::i16,// ->87125
/*87110*/         OPC_CheckChild0Type, MVT::f16,
/*87112*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*87115*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*87125*/       0, // EndSwitchType
/*87126*/     0, /*End of Scope*/
/*87127*/   /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->88570
/*87131*/     OPC_RecordChild0, // #0 = $src
/*87132*/     OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->87851
/*87136*/       OPC_Scope, 116, /*->87254*/ // 4 children in Scope
/*87138*/         OPC_CheckChild0Type, MVT::v2i32,
/*87140*/         OPC_Scope, 15, /*->87157*/ // 5 children in Scope
/*87142*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87145*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87157*/         /*Scope*/ 32, /*->87190*/
/*87158*/           OPC_CheckChild1Integer, 0, 
/*87160*/           OPC_Scope, 13, /*->87175*/ // 2 children in Scope
/*87162*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87164*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87167*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*87175*/           /*Scope*/ 13, /*->87189*/
/*87176*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87178*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87181*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*87189*/           0, /*End of Scope*/
/*87190*/         /*Scope*/ 32, /*->87223*/
/*87191*/           OPC_CheckChild1Integer, 1, 
/*87193*/           OPC_Scope, 13, /*->87208*/ // 2 children in Scope
/*87195*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87197*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87200*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*87208*/           /*Scope*/ 13, /*->87222*/
/*87209*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87211*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87214*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*87222*/           0, /*End of Scope*/
/*87223*/         /*Scope*/ 15, /*->87239*/
/*87224*/           OPC_CheckChild1Integer, 2, 
/*87226*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87228*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87231*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*87239*/         /*Scope*/ 13, /*->87253*/
/*87240*/           OPC_RecordChild1, // #1 = $index
/*87241*/           OPC_CheckChild1Type, MVT::i32,
/*87243*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*87253*/         0, /*End of Scope*/
/*87254*/       /*Scope*/ 38|128,1/*166*/, /*->87422*/
/*87256*/         OPC_CheckChild0Type, MVT::v4i32,
/*87258*/         OPC_Scope, 15, /*->87275*/ // 6 children in Scope
/*87260*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87261*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87263*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87275*/         /*Scope*/ 32, /*->87308*/
/*87276*/           OPC_CheckChild1Integer, 0, 
/*87278*/           OPC_Scope, 13, /*->87293*/ // 2 children in Scope
/*87280*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87282*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87285*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*87293*/           /*Scope*/ 13, /*->87307*/
/*87294*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87296*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87299*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*87307*/           0, /*End of Scope*/
/*87308*/         /*Scope*/ 32, /*->87341*/
/*87309*/           OPC_CheckChild1Integer, 1, 
/*87311*/           OPC_Scope, 13, /*->87326*/ // 2 children in Scope
/*87313*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87315*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87318*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*87326*/           /*Scope*/ 13, /*->87340*/
/*87327*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87329*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87332*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*87340*/           0, /*End of Scope*/
/*87341*/         /*Scope*/ 32, /*->87374*/
/*87342*/           OPC_CheckChild1Integer, 2, 
/*87344*/           OPC_Scope, 13, /*->87359*/ // 2 children in Scope
/*87346*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87348*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87351*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*87359*/           /*Scope*/ 13, /*->87373*/
/*87360*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87362*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87365*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*87373*/           0, /*End of Scope*/
/*87374*/         /*Scope*/ 32, /*->87407*/
/*87375*/           OPC_CheckChild1Integer, 3, 
/*87377*/           OPC_Scope, 13, /*->87392*/ // 2 children in Scope
/*87379*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87381*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87384*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*87392*/           /*Scope*/ 13, /*->87406*/
/*87393*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87395*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87398*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*87406*/           0, /*End of Scope*/
/*87407*/         /*Scope*/ 13, /*->87421*/
/*87408*/           OPC_RecordChild1, // #1 = $index
/*87409*/           OPC_CheckChild1Type, MVT::i32,
/*87411*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*87421*/         0, /*End of Scope*/
/*87422*/       /*Scope*/ 20|128,1/*148*/, /*->87572*/
/*87424*/         OPC_CheckChild0Type, MVT::v8i32,
/*87426*/         OPC_Scope, 15, /*->87443*/ // 9 children in Scope
/*87428*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87429*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87431*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87443*/         /*Scope*/ 15, /*->87459*/
/*87444*/           OPC_CheckChild1Integer, 0, 
/*87446*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87448*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87451*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*87459*/         /*Scope*/ 15, /*->87475*/
/*87460*/           OPC_CheckChild1Integer, 1, 
/*87462*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87464*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87467*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*87475*/         /*Scope*/ 15, /*->87491*/
/*87476*/           OPC_CheckChild1Integer, 2, 
/*87478*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87480*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87483*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*87491*/         /*Scope*/ 15, /*->87507*/
/*87492*/           OPC_CheckChild1Integer, 3, 
/*87494*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87496*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87499*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*87507*/         /*Scope*/ 15, /*->87523*/
/*87508*/           OPC_CheckChild1Integer, 4, 
/*87510*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87512*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*87515*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*87523*/         /*Scope*/ 15, /*->87539*/
/*87524*/           OPC_CheckChild1Integer, 5, 
/*87526*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87528*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*87531*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*87539*/         /*Scope*/ 15, /*->87555*/
/*87540*/           OPC_CheckChild1Integer, 6, 
/*87542*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87544*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*87547*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*87555*/         /*Scope*/ 15, /*->87571*/
/*87556*/           OPC_CheckChild1Integer, 7, 
/*87558*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87560*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*87563*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*87571*/         0, /*End of Scope*/
/*87572*/       /*Scope*/ 20|128,2/*276*/, /*->87850*/
/*87574*/         OPC_CheckChild0Type, MVT::v16i32,
/*87576*/         OPC_Scope, 15, /*->87593*/ // 17 children in Scope
/*87578*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87579*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87581*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87593*/         /*Scope*/ 15, /*->87609*/
/*87594*/           OPC_CheckChild1Integer, 0, 
/*87596*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87598*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87601*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*87609*/         /*Scope*/ 15, /*->87625*/
/*87610*/           OPC_CheckChild1Integer, 1, 
/*87612*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87614*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87617*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*87625*/         /*Scope*/ 15, /*->87641*/
/*87626*/           OPC_CheckChild1Integer, 2, 
/*87628*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87630*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87633*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*87641*/         /*Scope*/ 15, /*->87657*/
/*87642*/           OPC_CheckChild1Integer, 3, 
/*87644*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87646*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87649*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*87657*/         /*Scope*/ 15, /*->87673*/
/*87658*/           OPC_CheckChild1Integer, 4, 
/*87660*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87662*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*87665*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*87673*/         /*Scope*/ 15, /*->87689*/
/*87674*/           OPC_CheckChild1Integer, 5, 
/*87676*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87678*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*87681*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*87689*/         /*Scope*/ 15, /*->87705*/
/*87690*/           OPC_CheckChild1Integer, 6, 
/*87692*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87694*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*87697*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*87705*/         /*Scope*/ 15, /*->87721*/
/*87706*/           OPC_CheckChild1Integer, 7, 
/*87708*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87710*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*87713*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*87721*/         /*Scope*/ 15, /*->87737*/
/*87722*/           OPC_CheckChild1Integer, 8, 
/*87724*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87726*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*87729*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*87737*/         /*Scope*/ 15, /*->87753*/
/*87738*/           OPC_CheckChild1Integer, 9, 
/*87740*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87742*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*87745*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*87753*/         /*Scope*/ 15, /*->87769*/
/*87754*/           OPC_CheckChild1Integer, 10, 
/*87756*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87758*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*87761*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*87769*/         /*Scope*/ 15, /*->87785*/
/*87770*/           OPC_CheckChild1Integer, 11, 
/*87772*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87774*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*87777*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*87785*/         /*Scope*/ 15, /*->87801*/
/*87786*/           OPC_CheckChild1Integer, 12, 
/*87788*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87790*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*87793*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*87801*/         /*Scope*/ 15, /*->87817*/
/*87802*/           OPC_CheckChild1Integer, 13, 
/*87804*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87806*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*87809*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*87817*/         /*Scope*/ 15, /*->87833*/
/*87818*/           OPC_CheckChild1Integer, 14, 
/*87820*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87822*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*87825*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*87833*/         /*Scope*/ 15, /*->87849*/
/*87834*/           OPC_CheckChild1Integer, 15, 
/*87836*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87838*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*87841*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*87849*/         0, /*End of Scope*/
/*87850*/       0, /*End of Scope*/
/*87851*/     /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->88569
/*87854*/       OPC_Scope, 116, /*->87972*/ // 4 children in Scope
/*87856*/         OPC_CheckChild0Type, MVT::v2f32,
/*87858*/         OPC_Scope, 15, /*->87875*/ // 5 children in Scope
/*87860*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87861*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87863*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87875*/         /*Scope*/ 32, /*->87908*/
/*87876*/           OPC_CheckChild1Integer, 0, 
/*87878*/           OPC_Scope, 13, /*->87893*/ // 2 children in Scope
/*87880*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87882*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87885*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*87893*/           /*Scope*/ 13, /*->87907*/
/*87894*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87896*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87899*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*87907*/           0, /*End of Scope*/
/*87908*/         /*Scope*/ 32, /*->87941*/
/*87909*/           OPC_CheckChild1Integer, 1, 
/*87911*/           OPC_Scope, 13, /*->87926*/ // 2 children in Scope
/*87913*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87915*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87918*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*87926*/           /*Scope*/ 13, /*->87940*/
/*87927*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87929*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87932*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*87940*/           0, /*End of Scope*/
/*87941*/         /*Scope*/ 15, /*->87957*/
/*87942*/           OPC_CheckChild1Integer, 2, 
/*87944*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87946*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87949*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*87957*/         /*Scope*/ 13, /*->87971*/
/*87958*/           OPC_RecordChild1, // #1 = $index
/*87959*/           OPC_CheckChild1Type, MVT::i32,
/*87961*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*87971*/         0, /*End of Scope*/
/*87972*/       /*Scope*/ 38|128,1/*166*/, /*->88140*/
/*87974*/         OPC_CheckChild0Type, MVT::v4f32,
/*87976*/         OPC_Scope, 15, /*->87993*/ // 6 children in Scope
/*87978*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87979*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87981*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87993*/         /*Scope*/ 32, /*->88026*/
/*87994*/           OPC_CheckChild1Integer, 0, 
/*87996*/           OPC_Scope, 13, /*->88011*/ // 2 children in Scope
/*87998*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88000*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*88003*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*88011*/           /*Scope*/ 13, /*->88025*/
/*88012*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88014*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*88017*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*88025*/           0, /*End of Scope*/
/*88026*/         /*Scope*/ 32, /*->88059*/
/*88027*/           OPC_CheckChild1Integer, 1, 
/*88029*/           OPC_Scope, 13, /*->88044*/ // 2 children in Scope
/*88031*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88033*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*88036*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*88044*/           /*Scope*/ 13, /*->88058*/
/*88045*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88047*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*88050*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*88058*/           0, /*End of Scope*/
/*88059*/         /*Scope*/ 32, /*->88092*/
/*88060*/           OPC_CheckChild1Integer, 2, 
/*88062*/           OPC_Scope, 13, /*->88077*/ // 2 children in Scope
/*88064*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88066*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*88069*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*88077*/           /*Scope*/ 13, /*->88091*/
/*88078*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88080*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*88083*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*88091*/           0, /*End of Scope*/
/*88092*/         /*Scope*/ 32, /*->88125*/
/*88093*/           OPC_CheckChild1Integer, 3, 
/*88095*/           OPC_Scope, 13, /*->88110*/ // 2 children in Scope
/*88097*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88099*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*88102*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*88110*/           /*Scope*/ 13, /*->88124*/
/*88111*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88113*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*88116*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*88124*/           0, /*End of Scope*/
/*88125*/         /*Scope*/ 13, /*->88139*/
/*88126*/           OPC_RecordChild1, // #1 = $index
/*88127*/           OPC_CheckChild1Type, MVT::i32,
/*88129*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*88139*/         0, /*End of Scope*/
/*88140*/       /*Scope*/ 20|128,1/*148*/, /*->88290*/
/*88142*/         OPC_CheckChild0Type, MVT::v8f32,
/*88144*/         OPC_Scope, 15, /*->88161*/ // 9 children in Scope
/*88146*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*88147*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88149*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*88152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*88161*/         /*Scope*/ 15, /*->88177*/
/*88162*/           OPC_CheckChild1Integer, 0, 
/*88164*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88166*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*88169*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*88177*/         /*Scope*/ 15, /*->88193*/
/*88178*/           OPC_CheckChild1Integer, 1, 
/*88180*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88182*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*88185*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*88193*/         /*Scope*/ 15, /*->88209*/
/*88194*/           OPC_CheckChild1Integer, 2, 
/*88196*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88198*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*88201*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*88209*/         /*Scope*/ 15, /*->88225*/
/*88210*/           OPC_CheckChild1Integer, 3, 
/*88212*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88214*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*88217*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*88225*/         /*Scope*/ 15, /*->88241*/
/*88226*/           OPC_CheckChild1Integer, 4, 
/*88228*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88230*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*88233*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*88241*/         /*Scope*/ 15, /*->88257*/
/*88242*/           OPC_CheckChild1Integer, 5, 
/*88244*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88246*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*88249*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*88257*/         /*Scope*/ 15, /*->88273*/
/*88258*/           OPC_CheckChild1Integer, 6, 
/*88260*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88262*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*88265*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*88273*/         /*Scope*/ 15, /*->88289*/
/*88274*/           OPC_CheckChild1Integer, 7, 
/*88276*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88278*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*88281*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*88289*/         0, /*End of Scope*/
/*88290*/       /*Scope*/ 20|128,2/*276*/, /*->88568*/
/*88292*/         OPC_CheckChild0Type, MVT::v16f32,
/*88294*/         OPC_Scope, 15, /*->88311*/ // 17 children in Scope
/*88296*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*88297*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88299*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*88302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*88311*/         /*Scope*/ 15, /*->88327*/
/*88312*/           OPC_CheckChild1Integer, 0, 
/*88314*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88316*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*88319*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*88327*/         /*Scope*/ 15, /*->88343*/
/*88328*/           OPC_CheckChild1Integer, 1, 
/*88330*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88332*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*88335*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*88343*/         /*Scope*/ 15, /*->88359*/
/*88344*/           OPC_CheckChild1Integer, 2, 
/*88346*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88348*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*88351*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*88359*/         /*Scope*/ 15, /*->88375*/
/*88360*/           OPC_CheckChild1Integer, 3, 
/*88362*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88364*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*88367*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*88375*/         /*Scope*/ 15, /*->88391*/
/*88376*/           OPC_CheckChild1Integer, 4, 
/*88378*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88380*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*88383*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*88391*/         /*Scope*/ 15, /*->88407*/
/*88392*/           OPC_CheckChild1Integer, 5, 
/*88394*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88396*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*88399*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*88407*/         /*Scope*/ 15, /*->88423*/
/*88408*/           OPC_CheckChild1Integer, 6, 
/*88410*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88412*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*88415*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*88423*/         /*Scope*/ 15, /*->88439*/
/*88424*/           OPC_CheckChild1Integer, 7, 
/*88426*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88428*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*88431*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*88439*/         /*Scope*/ 15, /*->88455*/
/*88440*/           OPC_CheckChild1Integer, 8, 
/*88442*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88444*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*88447*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*88455*/         /*Scope*/ 15, /*->88471*/
/*88456*/           OPC_CheckChild1Integer, 9, 
/*88458*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88460*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*88463*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*88471*/         /*Scope*/ 15, /*->88487*/
/*88472*/           OPC_CheckChild1Integer, 10, 
/*88474*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88476*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*88479*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*88487*/         /*Scope*/ 15, /*->88503*/
/*88488*/           OPC_CheckChild1Integer, 11, 
/*88490*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88492*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*88495*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*88503*/         /*Scope*/ 15, /*->88519*/
/*88504*/           OPC_CheckChild1Integer, 12, 
/*88506*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88508*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*88511*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*88519*/         /*Scope*/ 15, /*->88535*/
/*88520*/           OPC_CheckChild1Integer, 13, 
/*88522*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88524*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*88527*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*88535*/         /*Scope*/ 15, /*->88551*/
/*88536*/           OPC_CheckChild1Integer, 14, 
/*88538*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88540*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*88543*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*88551*/         /*Scope*/ 15, /*->88567*/
/*88552*/           OPC_CheckChild1Integer, 15, 
/*88554*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88556*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*88559*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*88567*/         0, /*End of Scope*/
/*88568*/       0, /*End of Scope*/
/*88569*/     0, // EndSwitchType
/*88570*/   /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->88891
/*88574*/     OPC_Scope, 24|128,1/*152*/, /*->88729*/ // 2 children in Scope
/*88577*/       OPC_MoveChild0,
/*88578*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*88581*/       OPC_RecordChild0, // #0 = $src
/*88582*/       OPC_RecordChild1, // #1 = $rshift
/*88583*/       OPC_CheckChild1Type, MVT::i32,
/*88585*/       OPC_MoveParent,
/*88586*/       OPC_RecordChild1, // #2 = $mask
/*88587*/       OPC_MoveChild1,
/*88588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*88591*/       OPC_CheckPredicate, 61, // Predicate_IMMZeroBasedBitfieldMask
/*88593*/       OPC_MoveParent,
/*88594*/       OPC_CheckType, MVT::i32,
/*88596*/       OPC_Scope, 21, /*->88619*/ // 2 children in Scope
/*88598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88600*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*88603*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*88610*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*88619*/       /*Scope*/ 108, /*->88728*/
/*88620*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88622*/         OPC_EmitInteger, MVT::i32, 0, 
/*88625*/         OPC_EmitInteger, MVT::i32, 0, 
/*88628*/         OPC_EmitInteger, MVT::i32, 0, 
/*88631*/         OPC_EmitInteger, MVT::i32, 0, 
/*88634*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88646*/         OPC_EmitInteger, MVT::i32, 0, 
/*88649*/         OPC_EmitInteger, MVT::i32, 0, 
/*88652*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88664*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*88667*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*88674*/         OPC_EmitInteger, MVT::i32, 0, 
/*88677*/         OPC_EmitInteger, MVT::i32, 0, 
/*88680*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88692*/         OPC_EmitInteger, MVT::i32, 1, 
/*88695*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88698*/         OPC_EmitInteger, MVT::i32, 0, 
/*88701*/         OPC_EmitInteger, MVT::i32, 0, 
/*88704*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*88728*/       0, /*End of Scope*/
/*88729*/     /*Scope*/ 31|128,1/*159*/, /*->88890*/
/*88731*/       OPC_RecordChild0, // #0 = $src0
/*88732*/       OPC_RecordChild1, // #1 = $src1
/*88733*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->88851
/*88736*/         OPC_Scope, 100, /*->88838*/ // 2 children in Scope
/*88738*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88740*/           OPC_EmitInteger, MVT::i32, 0, 
/*88743*/           OPC_EmitInteger, MVT::i32, 0, 
/*88746*/           OPC_EmitInteger, MVT::i32, 1, 
/*88749*/           OPC_EmitInteger, MVT::i32, 0, 
/*88752*/           OPC_EmitInteger, MVT::i32, 0, 
/*88755*/           OPC_EmitInteger, MVT::i32, 0, 
/*88758*/           OPC_EmitInteger, MVT::i32, 0, 
/*88761*/           OPC_EmitInteger, MVT::i32, 0, 
/*88764*/           OPC_EmitInteger, MVT::i32, 0, 
/*88767*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88779*/           OPC_EmitInteger, MVT::i32, 0, 
/*88782*/           OPC_EmitInteger, MVT::i32, 0, 
/*88785*/           OPC_EmitInteger, MVT::i32, 0, 
/*88788*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88800*/           OPC_EmitInteger, MVT::i32, 1, 
/*88803*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88806*/           OPC_EmitInteger, MVT::i32, 0, 
/*88809*/           OPC_EmitInteger, MVT::i32, 0, 
/*88812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*88838*/         /*Scope*/ 11, /*->88850*/
/*88839*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88841*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*88850*/         0, /*End of Scope*/
/*88851*/       /*SwitchType*/ 10, MVT::i16,// ->88863
/*88853*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*88855*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*88863*/       /*SwitchType*/ 11, MVT::i64,// ->88876
/*88865*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88867*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*88876*/       /*SwitchType*/ 11, MVT::i1,// ->88889
/*88878*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88880*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*88889*/       0, // EndSwitchType
/*88890*/     0, /*End of Scope*/
/*88891*/   /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->90250
/*88895*/     OPC_Scope, 75|128,1/*203*/, /*->89101*/ // 5 children in Scope
/*88898*/       OPC_RecordChild0, // #0 = $z
/*88899*/       OPC_MoveChild1,
/*88900*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*88903*/       OPC_Scope, 19|128,1/*147*/, /*->89053*/ // 2 children in Scope
/*88906*/         OPC_RecordChild0, // #1 = $x
/*88907*/         OPC_MoveChild1,
/*88908*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88911*/         OPC_Scope, 120, /*->89033*/ // 2 children in Scope
/*88913*/           OPC_RecordChild0, // #2 = $y
/*88914*/           OPC_CheckChild1Same, 0,
/*88916*/           OPC_MoveParent,
/*88917*/           OPC_MoveParent,
/*88918*/           OPC_CheckType, MVT::i32,
/*88920*/           OPC_Scope, 98, /*->89020*/ // 2 children in Scope
/*88922*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88924*/             OPC_EmitInteger, MVT::i32, 0, 
/*88927*/             OPC_EmitInteger, MVT::i32, 0, 
/*88930*/             OPC_EmitInteger, MVT::i32, 0, 
/*88933*/             OPC_EmitInteger, MVT::i32, 0, 
/*88936*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88948*/             OPC_EmitInteger, MVT::i32, 0, 
/*88951*/             OPC_EmitInteger, MVT::i32, 0, 
/*88954*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88966*/             OPC_EmitInteger, MVT::i32, 0, 
/*88969*/             OPC_EmitInteger, MVT::i32, 0, 
/*88972*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88984*/             OPC_EmitInteger, MVT::i32, 1, 
/*88987*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88990*/             OPC_EmitInteger, MVT::i32, 0, 
/*88993*/             OPC_EmitInteger, MVT::i32, 0, 
/*88996*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89020*/           /*Scope*/ 11, /*->89032*/
/*89021*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89023*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89032*/           0, /*End of Scope*/
/*89033*/         /*Scope*/ 18, /*->89052*/
/*89034*/           OPC_CheckChild0Same, 0,
/*89036*/           OPC_RecordChild1, // #2 = $y
/*89037*/           OPC_MoveParent,
/*89038*/           OPC_MoveParent,
/*89039*/           OPC_CheckType, MVT::i32,
/*89041*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89052*/         0, /*End of Scope*/
/*89053*/       /*Scope*/ 46, /*->89100*/
/*89054*/         OPC_MoveChild0,
/*89055*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89058*/         OPC_Scope, 19, /*->89079*/ // 2 children in Scope
/*89060*/           OPC_RecordChild0, // #1 = $y
/*89061*/           OPC_CheckChild1Same, 0,
/*89063*/           OPC_MoveParent,
/*89064*/           OPC_RecordChild1, // #2 = $x
/*89065*/           OPC_MoveParent,
/*89066*/           OPC_CheckType, MVT::i32,
/*89068*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89079*/         /*Scope*/ 19, /*->89099*/
/*89080*/           OPC_CheckChild0Same, 0,
/*89082*/           OPC_RecordChild1, // #1 = $y
/*89083*/           OPC_MoveParent,
/*89084*/           OPC_RecordChild1, // #2 = $x
/*89085*/           OPC_MoveParent,
/*89086*/           OPC_CheckType, MVT::i32,
/*89088*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89099*/         0, /*End of Scope*/
/*89100*/       0, /*End of Scope*/
/*89101*/     /*Scope*/ 90, /*->89192*/
/*89102*/       OPC_MoveChild0,
/*89103*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89106*/       OPC_Scope, 41, /*->89149*/ // 2 children in Scope
/*89108*/         OPC_RecordChild0, // #0 = $x
/*89109*/         OPC_MoveChild1,
/*89110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89113*/         OPC_RecordChild0, // #1 = $y
/*89114*/         OPC_RecordChild1, // #2 = $z
/*89115*/         OPC_MoveParent,
/*89116*/         OPC_MoveParent,
/*89117*/         OPC_CheckType, MVT::i32,
/*89119*/         OPC_Scope, 13, /*->89134*/ // 2 children in Scope
/*89121*/           OPC_CheckChild1Same, 2,
/*89123*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89134*/         /*Scope*/ 13, /*->89148*/
/*89135*/           OPC_CheckChild1Same, 1,
/*89137*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89148*/         0, /*End of Scope*/
/*89149*/       /*Scope*/ 41, /*->89191*/
/*89150*/         OPC_MoveChild0,
/*89151*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89154*/         OPC_RecordChild0, // #0 = $y
/*89155*/         OPC_RecordChild1, // #1 = $z
/*89156*/         OPC_MoveParent,
/*89157*/         OPC_RecordChild1, // #2 = $x
/*89158*/         OPC_MoveParent,
/*89159*/         OPC_CheckType, MVT::i32,
/*89161*/         OPC_Scope, 13, /*->89176*/ // 2 children in Scope
/*89163*/           OPC_CheckChild1Same, 1,
/*89165*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89176*/         /*Scope*/ 13, /*->89190*/
/*89177*/           OPC_CheckChild1Same, 0,
/*89179*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89190*/         0, /*End of Scope*/
/*89191*/       0, /*End of Scope*/
/*89192*/     /*Scope*/ 84|128,2/*340*/, /*->89534*/
/*89194*/       OPC_RecordChild0, // #0 = $z
/*89195*/       OPC_MoveChild1,
/*89196*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89199*/       OPC_Scope, 110, /*->89311*/ // 2 children in Scope
/*89201*/         OPC_RecordChild0, // #1 = $x
/*89202*/         OPC_MoveChild1,
/*89203*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89206*/         OPC_CheckChild0Same, 0,
/*89208*/         OPC_RecordChild1, // #2 = $y
/*89209*/         OPC_MoveParent,
/*89210*/         OPC_MoveParent,
/*89211*/         OPC_CheckType, MVT::i32,
/*89213*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89215*/         OPC_EmitInteger, MVT::i32, 0, 
/*89218*/         OPC_EmitInteger, MVT::i32, 0, 
/*89221*/         OPC_EmitInteger, MVT::i32, 0, 
/*89224*/         OPC_EmitInteger, MVT::i32, 0, 
/*89227*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89239*/         OPC_EmitInteger, MVT::i32, 0, 
/*89242*/         OPC_EmitInteger, MVT::i32, 0, 
/*89245*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89257*/         OPC_EmitInteger, MVT::i32, 0, 
/*89260*/         OPC_EmitInteger, MVT::i32, 0, 
/*89263*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89275*/         OPC_EmitInteger, MVT::i32, 1, 
/*89278*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89281*/         OPC_EmitInteger, MVT::i32, 0, 
/*89284*/         OPC_EmitInteger, MVT::i32, 0, 
/*89287*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89311*/       /*Scope*/ 92|128,1/*220*/, /*->89533*/
/*89313*/         OPC_MoveChild0,
/*89314*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89317*/         OPC_Scope, 106, /*->89425*/ // 2 children in Scope
/*89319*/           OPC_RecordChild0, // #1 = $y
/*89320*/           OPC_CheckChild1Same, 0,
/*89322*/           OPC_MoveParent,
/*89323*/           OPC_RecordChild1, // #2 = $x
/*89324*/           OPC_MoveParent,
/*89325*/           OPC_CheckType, MVT::i32,
/*89327*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89329*/           OPC_EmitInteger, MVT::i32, 0, 
/*89332*/           OPC_EmitInteger, MVT::i32, 0, 
/*89335*/           OPC_EmitInteger, MVT::i32, 0, 
/*89338*/           OPC_EmitInteger, MVT::i32, 0, 
/*89341*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89353*/           OPC_EmitInteger, MVT::i32, 0, 
/*89356*/           OPC_EmitInteger, MVT::i32, 0, 
/*89359*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89371*/           OPC_EmitInteger, MVT::i32, 0, 
/*89374*/           OPC_EmitInteger, MVT::i32, 0, 
/*89377*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89389*/           OPC_EmitInteger, MVT::i32, 1, 
/*89392*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89395*/           OPC_EmitInteger, MVT::i32, 0, 
/*89398*/           OPC_EmitInteger, MVT::i32, 0, 
/*89401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89425*/         /*Scope*/ 106, /*->89532*/
/*89426*/           OPC_CheckChild0Same, 0,
/*89428*/           OPC_RecordChild1, // #1 = $y
/*89429*/           OPC_MoveParent,
/*89430*/           OPC_RecordChild1, // #2 = $x
/*89431*/           OPC_MoveParent,
/*89432*/           OPC_CheckType, MVT::i32,
/*89434*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89436*/           OPC_EmitInteger, MVT::i32, 0, 
/*89439*/           OPC_EmitInteger, MVT::i32, 0, 
/*89442*/           OPC_EmitInteger, MVT::i32, 0, 
/*89445*/           OPC_EmitInteger, MVT::i32, 0, 
/*89448*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89460*/           OPC_EmitInteger, MVT::i32, 0, 
/*89463*/           OPC_EmitInteger, MVT::i32, 0, 
/*89466*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89478*/           OPC_EmitInteger, MVT::i32, 0, 
/*89481*/           OPC_EmitInteger, MVT::i32, 0, 
/*89484*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89496*/           OPC_EmitInteger, MVT::i32, 1, 
/*89499*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89502*/           OPC_EmitInteger, MVT::i32, 0, 
/*89505*/           OPC_EmitInteger, MVT::i32, 0, 
/*89508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89532*/         0, /*End of Scope*/
/*89533*/       0, /*End of Scope*/
/*89534*/     /*Scope*/ 56|128,3/*440*/, /*->89976*/
/*89536*/       OPC_MoveChild0,
/*89537*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89540*/       OPC_Scope, 87|128,1/*215*/, /*->89758*/ // 2 children in Scope
/*89543*/         OPC_RecordChild0, // #0 = $x
/*89544*/         OPC_MoveChild1,
/*89545*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89548*/         OPC_RecordChild0, // #1 = $y
/*89549*/         OPC_RecordChild1, // #2 = $z
/*89550*/         OPC_MoveParent,
/*89551*/         OPC_MoveParent,
/*89552*/         OPC_CheckType, MVT::i32,
/*89554*/         OPC_Scope, 100, /*->89656*/ // 2 children in Scope
/*89556*/           OPC_CheckChild1Same, 2,
/*89558*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89560*/           OPC_EmitInteger, MVT::i32, 0, 
/*89563*/           OPC_EmitInteger, MVT::i32, 0, 
/*89566*/           OPC_EmitInteger, MVT::i32, 0, 
/*89569*/           OPC_EmitInteger, MVT::i32, 0, 
/*89572*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89584*/           OPC_EmitInteger, MVT::i32, 0, 
/*89587*/           OPC_EmitInteger, MVT::i32, 0, 
/*89590*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89602*/           OPC_EmitInteger, MVT::i32, 0, 
/*89605*/           OPC_EmitInteger, MVT::i32, 0, 
/*89608*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89620*/           OPC_EmitInteger, MVT::i32, 1, 
/*89623*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89626*/           OPC_EmitInteger, MVT::i32, 0, 
/*89629*/           OPC_EmitInteger, MVT::i32, 0, 
/*89632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89656*/         /*Scope*/ 100, /*->89757*/
/*89657*/           OPC_CheckChild1Same, 1,
/*89659*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89661*/           OPC_EmitInteger, MVT::i32, 0, 
/*89664*/           OPC_EmitInteger, MVT::i32, 0, 
/*89667*/           OPC_EmitInteger, MVT::i32, 0, 
/*89670*/           OPC_EmitInteger, MVT::i32, 0, 
/*89673*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89685*/           OPC_EmitInteger, MVT::i32, 0, 
/*89688*/           OPC_EmitInteger, MVT::i32, 0, 
/*89691*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89703*/           OPC_EmitInteger, MVT::i32, 0, 
/*89706*/           OPC_EmitInteger, MVT::i32, 0, 
/*89709*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89721*/           OPC_EmitInteger, MVT::i32, 1, 
/*89724*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89727*/           OPC_EmitInteger, MVT::i32, 0, 
/*89730*/           OPC_EmitInteger, MVT::i32, 0, 
/*89733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89757*/         0, /*End of Scope*/
/*89758*/       /*Scope*/ 87|128,1/*215*/, /*->89975*/
/*89760*/         OPC_MoveChild0,
/*89761*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89764*/         OPC_RecordChild0, // #0 = $y
/*89765*/         OPC_RecordChild1, // #1 = $z
/*89766*/         OPC_MoveParent,
/*89767*/         OPC_RecordChild1, // #2 = $x
/*89768*/         OPC_MoveParent,
/*89769*/         OPC_CheckType, MVT::i32,
/*89771*/         OPC_Scope, 100, /*->89873*/ // 2 children in Scope
/*89773*/           OPC_CheckChild1Same, 1,
/*89775*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89777*/           OPC_EmitInteger, MVT::i32, 0, 
/*89780*/           OPC_EmitInteger, MVT::i32, 0, 
/*89783*/           OPC_EmitInteger, MVT::i32, 0, 
/*89786*/           OPC_EmitInteger, MVT::i32, 0, 
/*89789*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89801*/           OPC_EmitInteger, MVT::i32, 0, 
/*89804*/           OPC_EmitInteger, MVT::i32, 0, 
/*89807*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89819*/           OPC_EmitInteger, MVT::i32, 0, 
/*89822*/           OPC_EmitInteger, MVT::i32, 0, 
/*89825*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89837*/           OPC_EmitInteger, MVT::i32, 1, 
/*89840*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89843*/           OPC_EmitInteger, MVT::i32, 0, 
/*89846*/           OPC_EmitInteger, MVT::i32, 0, 
/*89849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89873*/         /*Scope*/ 100, /*->89974*/
/*89874*/           OPC_CheckChild1Same, 0,
/*89876*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89878*/           OPC_EmitInteger, MVT::i32, 0, 
/*89881*/           OPC_EmitInteger, MVT::i32, 0, 
/*89884*/           OPC_EmitInteger, MVT::i32, 0, 
/*89887*/           OPC_EmitInteger, MVT::i32, 0, 
/*89890*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89902*/           OPC_EmitInteger, MVT::i32, 0, 
/*89905*/           OPC_EmitInteger, MVT::i32, 0, 
/*89908*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89920*/           OPC_EmitInteger, MVT::i32, 0, 
/*89923*/           OPC_EmitInteger, MVT::i32, 0, 
/*89926*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89938*/           OPC_EmitInteger, MVT::i32, 1, 
/*89941*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89944*/           OPC_EmitInteger, MVT::i32, 0, 
/*89947*/           OPC_EmitInteger, MVT::i32, 0, 
/*89950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89974*/         0, /*End of Scope*/
/*89975*/       0, /*End of Scope*/
/*89976*/     /*Scope*/ 15|128,2/*271*/, /*->90249*/
/*89978*/       OPC_RecordChild0, // #0 = $src0
/*89979*/       OPC_Scope, 107, /*->90088*/ // 2 children in Scope
/*89981*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89992*/         OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->90075
/*89995*/           OPC_Scope, 66, /*->90063*/ // 2 children in Scope
/*89997*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89999*/             OPC_EmitInteger, MVT::i32, 1, 
/*90002*/             OPC_EmitInteger, MVT::i32, 0, 
/*90005*/             OPC_EmitInteger, MVT::i32, 0, 
/*90008*/             OPC_EmitInteger, MVT::i32, 0, 
/*90011*/             OPC_EmitInteger, MVT::i32, 0, 
/*90014*/             OPC_EmitInteger, MVT::i32, 0, 
/*90017*/             OPC_EmitInteger, MVT::i32, 0, 
/*90020*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90032*/             OPC_EmitInteger, MVT::i32, 1, 
/*90035*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90038*/             OPC_EmitInteger, MVT::i32, 0, 
/*90041*/             OPC_EmitInteger, MVT::i32, 0, 
/*90044*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*90063*/           /*Scope*/ 10, /*->90074*/
/*90064*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90066*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*90074*/           0, /*End of Scope*/
/*90075*/         /*SwitchType*/ 10, MVT::i64,// ->90087
/*90077*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90079*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*90087*/         0, // EndSwitchType
/*90088*/       /*Scope*/ 30|128,1/*158*/, /*->90248*/
/*90090*/         OPC_RecordChild1, // #1 = $src1
/*90091*/         OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->90209
/*90094*/           OPC_Scope, 100, /*->90196*/ // 2 children in Scope
/*90096*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*90098*/             OPC_EmitInteger, MVT::i32, 0, 
/*90101*/             OPC_EmitInteger, MVT::i32, 0, 
/*90104*/             OPC_EmitInteger, MVT::i32, 1, 
/*90107*/             OPC_EmitInteger, MVT::i32, 0, 
/*90110*/             OPC_EmitInteger, MVT::i32, 0, 
/*90113*/             OPC_EmitInteger, MVT::i32, 0, 
/*90116*/             OPC_EmitInteger, MVT::i32, 0, 
/*90119*/             OPC_EmitInteger, MVT::i32, 0, 
/*90122*/             OPC_EmitInteger, MVT::i32, 0, 
/*90125*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90137*/             OPC_EmitInteger, MVT::i32, 0, 
/*90140*/             OPC_EmitInteger, MVT::i32, 0, 
/*90143*/             OPC_EmitInteger, MVT::i32, 0, 
/*90146*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90158*/             OPC_EmitInteger, MVT::i32, 1, 
/*90161*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90164*/             OPC_EmitInteger, MVT::i32, 0, 
/*90167*/             OPC_EmitInteger, MVT::i32, 0, 
/*90170*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*90196*/           /*Scope*/ 11, /*->90208*/
/*90197*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90199*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*90208*/           0, /*End of Scope*/
/*90209*/         /*SwitchType*/ 10, MVT::i16,// ->90221
/*90211*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*90221*/         /*SwitchType*/ 11, MVT::i64,// ->90234
/*90223*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90225*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*90234*/         /*SwitchType*/ 11, MVT::i1,// ->90247
/*90236*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90238*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*90247*/         0, // EndSwitchType
/*90248*/       0, /*End of Scope*/
/*90249*/     0, /*End of Scope*/
/*90250*/   /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->91304
/*90254*/     OPC_Scope, 47|128,6/*815*/, /*->91072*/ // 2 children in Scope
/*90257*/       OPC_MoveChild0,
/*90258*/       OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->90489
/*90263*/         OPC_Scope, 24, /*->90289*/ // 4 children in Scope
/*90265*/           OPC_MoveChild0,
/*90266*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90269*/           OPC_RecordChild0, // #0 = $src0
/*90270*/           OPC_RecordChild1, // #1 = $src1
/*90271*/           OPC_MoveParent,
/*90272*/           OPC_RecordChild1, // #2 = $src2
/*90273*/           OPC_CheckType, MVT::i16,
/*90275*/           OPC_MoveParent,
/*90276*/           OPC_CheckType, MVT::i32,
/*90278*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*90289*/         /*Scope*/ 24, /*->90314*/
/*90290*/           OPC_RecordChild0, // #0 = $src2
/*90291*/           OPC_MoveChild1,
/*90292*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90295*/           OPC_RecordChild0, // #1 = $src0
/*90296*/           OPC_RecordChild1, // #2 = $src1
/*90297*/           OPC_MoveParent,
/*90298*/           OPC_CheckType, MVT::i16,
/*90300*/           OPC_MoveParent,
/*90301*/           OPC_CheckType, MVT::i32,
/*90303*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*90314*/         /*Scope*/ 54, /*->90369*/
/*90315*/           OPC_MoveChild0,
/*90316*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90319*/           OPC_RecordChild0, // #0 = $src0
/*90320*/           OPC_RecordChild1, // #1 = $src1
/*90321*/           OPC_MoveParent,
/*90322*/           OPC_RecordChild1, // #2 = $src2
/*90323*/           OPC_CheckType, MVT::i16,
/*90325*/           OPC_MoveParent,
/*90326*/           OPC_CheckType, MVT::i64,
/*90328*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90330*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90333*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*90342*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90345*/           OPC_EmitInteger, MVT::i32, 0, 
/*90348*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*90355*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90358*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90369*/         /*Scope*/ 118, /*->90488*/
/*90370*/           OPC_RecordChild0, // #0 = $src2
/*90371*/           OPC_Scope, 53, /*->90426*/ // 2 children in Scope
/*90373*/             OPC_MoveChild1,
/*90374*/             OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90377*/             OPC_RecordChild0, // #1 = $src0
/*90378*/             OPC_RecordChild1, // #2 = $src1
/*90379*/             OPC_MoveParent,
/*90380*/             OPC_CheckType, MVT::i16,
/*90382*/             OPC_MoveParent,
/*90383*/             OPC_CheckType, MVT::i64,
/*90385*/             OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90387*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90390*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*90399*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90402*/             OPC_EmitInteger, MVT::i32, 0, 
/*90405*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*90412*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90415*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90426*/           /*Scope*/ 60, /*->90487*/
/*90427*/             OPC_RecordChild1, // #1 = $src1
/*90428*/             OPC_CheckType, MVT::i16,
/*90430*/             OPC_MoveParent,
/*90431*/             OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90444
/*90434*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90436*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90444*/             /*SwitchType*/ 40, MVT::i64,// ->90486
/*90446*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90448*/               OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90451*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90459*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90462*/               OPC_EmitInteger, MVT::i32, 0, 
/*90465*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90472*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90475*/               OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90486*/             0, // EndSwitchType
/*90487*/           0, /*End of Scope*/
/*90488*/         0, /*End of Scope*/
/*90489*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->90553
/*90492*/         OPC_RecordChild0, // #0 = $src0
/*90493*/         OPC_RecordChild1, // #1 = $src1
/*90494*/         OPC_CheckType, MVT::i16,
/*90496*/         OPC_MoveParent,
/*90497*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90510
/*90500*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90510*/         /*SwitchType*/ 40, MVT::i64,// ->90552
/*90512*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90514*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90517*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90525*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90528*/           OPC_EmitInteger, MVT::i32, 0, 
/*90531*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90538*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90541*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90552*/         0, // EndSwitchType
/*90553*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->90617
/*90556*/         OPC_RecordChild0, // #0 = $src0
/*90557*/         OPC_RecordChild1, // #1 = $src1
/*90558*/         OPC_CheckType, MVT::i16,
/*90560*/         OPC_MoveParent,
/*90561*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90574
/*90564*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90574*/         /*SwitchType*/ 40, MVT::i64,// ->90616
/*90576*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90578*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90581*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90589*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90592*/           OPC_EmitInteger, MVT::i32, 0, 
/*90595*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90602*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90605*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90616*/         0, // EndSwitchType
/*90617*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->90681
/*90620*/         OPC_RecordChild0, // #0 = $src0
/*90621*/         OPC_RecordChild1, // #1 = $src1
/*90622*/         OPC_CheckType, MVT::i16,
/*90624*/         OPC_MoveParent,
/*90625*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90638
/*90628*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90638*/         /*SwitchType*/ 40, MVT::i64,// ->90680
/*90640*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90642*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90645*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90653*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90656*/           OPC_EmitInteger, MVT::i32, 0, 
/*90659*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90666*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90669*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90680*/         0, // EndSwitchType
/*90681*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->90745
/*90684*/         OPC_RecordChild0, // #0 = $src0
/*90685*/         OPC_RecordChild1, // #1 = $src1
/*90686*/         OPC_CheckType, MVT::i16,
/*90688*/         OPC_MoveParent,
/*90689*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90702
/*90692*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90702*/         /*SwitchType*/ 40, MVT::i64,// ->90744
/*90704*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90706*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90709*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90717*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90720*/           OPC_EmitInteger, MVT::i32, 0, 
/*90723*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90730*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90733*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90744*/         0, // EndSwitchType
/*90745*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->90809
/*90748*/         OPC_RecordChild0, // #0 = $src0
/*90749*/         OPC_RecordChild1, // #1 = $src1
/*90750*/         OPC_CheckType, MVT::i16,
/*90752*/         OPC_MoveParent,
/*90753*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90766
/*90756*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90766*/         /*SwitchType*/ 40, MVT::i64,// ->90808
/*90768*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90770*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90773*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90781*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90784*/           OPC_EmitInteger, MVT::i32, 0, 
/*90787*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90794*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90797*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90808*/         0, // EndSwitchType
/*90809*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->90873
/*90812*/         OPC_RecordChild0, // #0 = $src0
/*90813*/         OPC_RecordChild1, // #1 = $src1
/*90814*/         OPC_CheckType, MVT::i16,
/*90816*/         OPC_MoveParent,
/*90817*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90830
/*90820*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90830*/         /*SwitchType*/ 40, MVT::i64,// ->90872
/*90832*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90834*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90837*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90845*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90848*/           OPC_EmitInteger, MVT::i32, 0, 
/*90851*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90858*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90861*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90872*/         0, // EndSwitchType
/*90873*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->90939
/*90876*/         OPC_RecordChild0, // #0 = $src0
/*90877*/         OPC_RecordChild1, // #1 = $src1
/*90878*/         OPC_CheckChild1Type, MVT::i16,
/*90880*/         OPC_CheckType, MVT::i16,
/*90882*/         OPC_MoveParent,
/*90883*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90896
/*90886*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*90896*/         /*SwitchType*/ 40, MVT::i64,// ->90938
/*90898*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90900*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90903*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*90911*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90914*/           OPC_EmitInteger, MVT::i32, 0, 
/*90917*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90924*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90927*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90938*/         0, // EndSwitchType
/*90939*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->91005
/*90942*/         OPC_RecordChild0, // #0 = $src0
/*90943*/         OPC_RecordChild1, // #1 = $src1
/*90944*/         OPC_CheckChild1Type, MVT::i16,
/*90946*/         OPC_CheckType, MVT::i16,
/*90948*/         OPC_MoveParent,
/*90949*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90962
/*90952*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*90962*/         /*SwitchType*/ 40, MVT::i64,// ->91004
/*90964*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90966*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90969*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*90977*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90980*/           OPC_EmitInteger, MVT::i32, 0, 
/*90983*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90990*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90993*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91004*/         0, // EndSwitchType
/*91005*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->91071
/*91008*/         OPC_RecordChild0, // #0 = $src0
/*91009*/         OPC_RecordChild1, // #1 = $src1
/*91010*/         OPC_CheckChild1Type, MVT::i16,
/*91012*/         OPC_CheckType, MVT::i16,
/*91014*/         OPC_MoveParent,
/*91015*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->91028
/*91018*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*91028*/         /*SwitchType*/ 40, MVT::i64,// ->91070
/*91030*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91032*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91035*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*91043*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91046*/           OPC_EmitInteger, MVT::i32, 0, 
/*91049*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*91056*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91059*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91070*/         0, // EndSwitchType
/*91071*/       0, // EndSwitchOpcode
/*91072*/     /*Scope*/ 101|128,1/*229*/, /*->91303*/
/*91074*/       OPC_RecordChild0, // #0 = $src
/*91075*/       OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->91095
/*91078*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91080*/         OPC_EmitInteger, MVT::i32, 0, 
/*91083*/         OPC_EmitInteger, MVT::i32, 1, 
/*91086*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*91095*/       /*SwitchType*/ 48, MVT::i32,// ->91145
/*91097*/         OPC_Scope, 19, /*->91118*/ // 2 children in Scope
/*91099*/           OPC_CheckChild0Type, MVT::i1,
/*91101*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91103*/           OPC_EmitInteger, MVT::i32, 0, 
/*91106*/           OPC_EmitInteger, MVT::i32, 1, 
/*91109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*91118*/         /*Scope*/ 25, /*->91144*/
/*91119*/           OPC_CheckChild0Type, MVT::i16,
/*91121*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91123*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*91128*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*91135*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*91144*/         0, /*End of Scope*/
/*91145*/       /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->91302
/*91148*/         OPC_Scope, 34, /*->91184*/ // 3 children in Scope
/*91150*/           OPC_CheckChild0Type, MVT::i32,
/*91152*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91154*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91157*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91160*/           OPC_EmitInteger, MVT::i32, 0, 
/*91163*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*91170*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91173*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*91184*/         /*Scope*/ 49, /*->91234*/
/*91185*/           OPC_CheckChild0Type, MVT::i1,
/*91187*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91189*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91192*/           OPC_EmitInteger, MVT::i32, 0, 
/*91195*/           OPC_EmitInteger, MVT::i32, 1, 
/*91198*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*91207*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91210*/           OPC_EmitInteger, MVT::i32, 0, 
/*91213*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*91220*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91223*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*91234*/         /*Scope*/ 66, /*->91301*/
/*91235*/           OPC_CheckChild0Type, MVT::i16,
/*91237*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91239*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91242*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*91247*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*91254*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*91263*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*91266*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*91274*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91277*/           OPC_EmitInteger, MVT::i32, 0, 
/*91280*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*91287*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91290*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*91301*/         0, /*End of Scope*/
/*91302*/       0, // EndSwitchType
/*91303*/     0, /*End of Scope*/
/*91304*/   /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->91751
/*91308*/     OPC_Scope, 38|128,1/*166*/, /*->91477*/ // 2 children in Scope
/*91311*/       OPC_MoveChild0,
/*91312*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*91315*/       OPC_Scope, 24, /*->91341*/ // 4 children in Scope
/*91317*/         OPC_MoveChild0,
/*91318*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91321*/         OPC_RecordChild0, // #0 = $src0
/*91322*/         OPC_RecordChild1, // #1 = $src1
/*91323*/         OPC_MoveParent,
/*91324*/         OPC_RecordChild1, // #2 = $src2
/*91325*/         OPC_CheckType, MVT::i16,
/*91327*/         OPC_MoveParent,
/*91328*/         OPC_CheckType, MVT::i32,
/*91330*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91332*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*91341*/       /*Scope*/ 24, /*->91366*/
/*91342*/         OPC_RecordChild0, // #0 = $src2
/*91343*/         OPC_MoveChild1,
/*91344*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91347*/         OPC_RecordChild0, // #1 = $src0
/*91348*/         OPC_RecordChild1, // #2 = $src1
/*91349*/         OPC_MoveParent,
/*91350*/         OPC_CheckType, MVT::i16,
/*91352*/         OPC_MoveParent,
/*91353*/         OPC_CheckType, MVT::i32,
/*91355*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91357*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*91366*/       /*Scope*/ 54, /*->91421*/
/*91367*/         OPC_MoveChild0,
/*91368*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91371*/         OPC_RecordChild0, // #0 = $src0
/*91372*/         OPC_RecordChild1, // #1 = $src1
/*91373*/         OPC_MoveParent,
/*91374*/         OPC_RecordChild1, // #2 = $src2
/*91375*/         OPC_CheckType, MVT::i16,
/*91377*/         OPC_MoveParent,
/*91378*/         OPC_CheckType, MVT::i64,
/*91380*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91382*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91385*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*91394*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91397*/         OPC_EmitInteger, MVT::i32, 0, 
/*91400*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*91407*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91410*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91421*/       /*Scope*/ 54, /*->91476*/
/*91422*/         OPC_RecordChild0, // #0 = $src2
/*91423*/         OPC_MoveChild1,
/*91424*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91427*/         OPC_RecordChild0, // #1 = $src0
/*91428*/         OPC_RecordChild1, // #2 = $src1
/*91429*/         OPC_MoveParent,
/*91430*/         OPC_CheckType, MVT::i16,
/*91432*/         OPC_MoveParent,
/*91433*/         OPC_CheckType, MVT::i64,
/*91435*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91437*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91440*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*91449*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91452*/         OPC_EmitInteger, MVT::i32, 0, 
/*91455*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*91462*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91465*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91476*/       0, /*End of Scope*/
/*91477*/     /*Scope*/ 15|128,2/*271*/, /*->91750*/
/*91479*/       OPC_RecordChild0, // #0 = $src
/*91480*/       OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->91509
/*91483*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*91485*/         OPC_EmitInteger, MVT::i32, 0, 
/*91488*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91500*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*91509*/       /*SwitchType*/ 43, MVT::i32,// ->91554
/*91511*/         OPC_Scope, 11, /*->91524*/ // 2 children in Scope
/*91513*/           OPC_CheckChild0Type, MVT::i16,
/*91515*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*91524*/         /*Scope*/ 28, /*->91553*/
/*91525*/           OPC_CheckChild0Type, MVT::i1,
/*91527*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91529*/           OPC_EmitInteger, MVT::i32, 0, 
/*91532*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*91553*/         0, /*End of Scope*/
/*91554*/       /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->91749
/*91557*/         OPC_Scope, 47, /*->91606*/ // 3 children in Scope
/*91559*/           OPC_CheckChild0Type, MVT::i32,
/*91561*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91563*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91566*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91569*/           OPC_EmitInteger, MVT::i32, 31, 
/*91572*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*91581*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*91584*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*91592*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91595*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*91606*/         /*Scope*/ 72, /*->91679*/
/*91607*/           OPC_CheckChild0Type, MVT::i1,
/*91609*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91611*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91614*/           OPC_EmitInteger, MVT::i32, 0, 
/*91617*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91629*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*91638*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91641*/           OPC_EmitInteger, MVT::i32, 0, 
/*91644*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91656*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*91665*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91668*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*91679*/         /*Scope*/ 68, /*->91748*/
/*91680*/           OPC_CheckChild0Type, MVT::i16,
/*91682*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91684*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91687*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*91694*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91697*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*91704*/           OPC_EmitInteger, MVT::i32, 31, 
/*91707*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*91714*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*91723*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*91726*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*91734*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91737*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*91748*/         0, /*End of Scope*/
/*91749*/       0, // EndSwitchType
/*91750*/     0, /*End of Scope*/
/*91751*/   /*SwitchOpcode*/ 29, TARGET_VAL(ISD::ATOMIC_FENCE),// ->91783
/*91754*/     OPC_RecordNode, // #0 = 'atomic_fence' chained node
/*91755*/     OPC_RecordChild1, // #1 = $ordering
/*91756*/     OPC_MoveChild1,
/*91757*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91760*/     OPC_CheckType, MVT::i32,
/*91762*/     OPC_MoveParent,
/*91763*/     OPC_RecordChild2, // #2 = $scope
/*91764*/     OPC_MoveChild2,
/*91765*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91768*/     OPC_MoveParent,
/*91769*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91771*/     OPC_EmitMergeInputChains1_0,
/*91772*/     OPC_EmitConvertToTarget, 1,
/*91774*/     OPC_EmitConvertToTarget, 2,
/*91776*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::ATOMIC_FENCE), 0|OPFL_Chain,
                  2/*#Ops*/, 3, 4, 
              // Src: (atomic_fence (imm:i32):$ordering, (imm:i32):$scope) - Complexity = 9
              // Dst: (ATOMIC_FENCE (imm:i32):$ordering, (imm:i32):$scope)
/*91783*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->91811
/*91786*/     OPC_RecordChild0, // #0 = $ptr_lo
/*91787*/     OPC_MoveChild0,
/*91788*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91791*/     OPC_MoveParent,
/*91792*/     OPC_RecordChild1, // #1 = $ptr_hi
/*91793*/     OPC_MoveChild1,
/*91794*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91797*/     OPC_MoveParent,
/*91798*/     OPC_CheckType, MVT::i64,
/*91800*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91802*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*91811*/   /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->91861
/*91814*/     OPC_RecordChild0, // #0 = $src
/*91815*/     OPC_CheckChild0Type, MVT::i32,
/*91817*/     OPC_Scope, 14, /*->91833*/ // 2 children in Scope
/*91819*/       OPC_CheckType, MVT::i32,
/*91821*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91823*/       OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*91826*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*91833*/     /*Scope*/ 26, /*->91860*/
/*91834*/       OPC_RecordChild1, // #1 = $buffer_id
/*91835*/       OPC_MoveChild1,
/*91836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91839*/       OPC_CheckType, MVT::i32,
/*91841*/       OPC_MoveParent,
/*91842*/       OPC_CheckType, MVT::v4i32,
/*91844*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91846*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*91849*/       OPC_EmitConvertToTarget, 1,
/*91851*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*91860*/     0, /*End of Scope*/
/*91861*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->91887
/*91864*/     OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*91865*/     OPC_CaptureGlueInput,
/*91866*/     OPC_RecordChild1, // #1 = $sdst
/*91867*/     OPC_CheckChild1Type, MVT::i32,
/*91869*/     OPC_RecordChild2, // #2 = $simm16
/*91870*/     OPC_MoveChild2,
/*91871*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*91874*/     OPC_CheckType, MVT::i16,
/*91876*/     OPC_MoveParent,
/*91877*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91879*/     OPC_EmitMergeInputChains1_0,
/*91880*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*91887*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->91911
/*91890*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*91891*/     OPC_CaptureGlueInput,
/*91892*/     OPC_RecordChild1, // #1 = $simm16
/*91893*/     OPC_MoveChild1,
/*91894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91897*/     OPC_CheckType, MVT::i32,
/*91899*/     OPC_MoveParent,
/*91900*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91902*/     OPC_EmitMergeInputChains1_0,
/*91903*/     OPC_EmitConvertToTarget, 1,
/*91905*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*91911*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->91935
/*91914*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*91915*/     OPC_CaptureGlueInput,
/*91916*/     OPC_RecordChild1, // #1 = $simm16
/*91917*/     OPC_MoveChild1,
/*91918*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91921*/     OPC_CheckType, MVT::i32,
/*91923*/     OPC_MoveParent,
/*91924*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91926*/     OPC_EmitMergeInputChains1_0,
/*91927*/     OPC_EmitConvertToTarget, 1,
/*91929*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*91935*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::TRAP),// ->91955
/*91938*/     OPC_RecordNode, // #0 = 'AMDGPUtrap' chained node
/*91939*/     OPC_CaptureGlueInput,
/*91940*/     OPC_RecordChild1, // #1 = $trapid
/*91941*/     OPC_MoveChild1,
/*91942*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*91945*/     OPC_MoveParent,
/*91946*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91948*/     OPC_EmitMergeInputChains1_0,
/*91949*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUtrap (timm:i16):$trapid) - Complexity = 6
              // Dst: (S_TRAP ?:i16:$trapid)
/*91955*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->91975
/*91958*/     OPC_RecordChild0, // #0 = $addr
/*91959*/     OPC_MoveChild0,
/*91960*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91963*/     OPC_MoveParent,
/*91964*/     OPC_CheckType, MVT::i32,
/*91966*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91968*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*91975*/   /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->91998
/*91978*/     OPC_RecordMemRef,
/*91979*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*91980*/     OPC_RecordChild1, // #1 = $rw_gpr
/*91981*/     OPC_CheckChild1Type, MVT::v4i32,
/*91983*/     OPC_RecordChild2, // #2 = $index_gpr
/*91984*/     OPC_CheckChild2Type, MVT::i32,
/*91986*/     OPC_CheckPredicate, 25, // Predicate_mskor_global
/*91988*/     OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91990*/     OPC_EmitMergeInputChains1_0,
/*91991*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*91998*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->92119
/*92001*/     OPC_RecordChild0, // #0 = $src0
/*92002*/     OPC_RecordChild1, // #1 = $src1
/*92003*/     OPC_CheckType, MVT::i32,
/*92005*/     OPC_Scope, 10, /*->92017*/ // 2 children in Scope
/*92007*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92009*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*92017*/     /*Scope*/ 100, /*->92118*/
/*92018*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92020*/       OPC_EmitInteger, MVT::i32, 0, 
/*92023*/       OPC_EmitInteger, MVT::i32, 0, 
/*92026*/       OPC_EmitInteger, MVT::i32, 1, 
/*92029*/       OPC_EmitInteger, MVT::i32, 0, 
/*92032*/       OPC_EmitInteger, MVT::i32, 0, 
/*92035*/       OPC_EmitInteger, MVT::i32, 0, 
/*92038*/       OPC_EmitInteger, MVT::i32, 0, 
/*92041*/       OPC_EmitInteger, MVT::i32, 0, 
/*92044*/       OPC_EmitInteger, MVT::i32, 0, 
/*92047*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92059*/       OPC_EmitInteger, MVT::i32, 0, 
/*92062*/       OPC_EmitInteger, MVT::i32, 0, 
/*92065*/       OPC_EmitInteger, MVT::i32, 0, 
/*92068*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92080*/       OPC_EmitInteger, MVT::i32, 1, 
/*92083*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92086*/       OPC_EmitInteger, MVT::i32, 0, 
/*92089*/       OPC_EmitInteger, MVT::i32, 0, 
/*92092*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*92118*/     0, /*End of Scope*/
/*92119*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ISD::MUL),// ->92530
/*92123*/     OPC_RecordChild0, // #0 = $src0
/*92124*/     OPC_RecordChild1, // #1 = $src1
/*92125*/     OPC_SwitchType /*3 cases */, 60|128,2/*316*/, MVT::i32,// ->92445
/*92129*/       OPC_Scope, 10, /*->92141*/ // 4 children in Scope
/*92131*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92133*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*92141*/       /*Scope*/ 100, /*->92242*/
/*92142*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*92144*/         OPC_EmitInteger, MVT::i32, 0, 
/*92147*/         OPC_EmitInteger, MVT::i32, 0, 
/*92150*/         OPC_EmitInteger, MVT::i32, 1, 
/*92153*/         OPC_EmitInteger, MVT::i32, 0, 
/*92156*/         OPC_EmitInteger, MVT::i32, 0, 
/*92159*/         OPC_EmitInteger, MVT::i32, 0, 
/*92162*/         OPC_EmitInteger, MVT::i32, 0, 
/*92165*/         OPC_EmitInteger, MVT::i32, 0, 
/*92168*/         OPC_EmitInteger, MVT::i32, 0, 
/*92171*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92183*/         OPC_EmitInteger, MVT::i32, 0, 
/*92186*/         OPC_EmitInteger, MVT::i32, 0, 
/*92189*/         OPC_EmitInteger, MVT::i32, 0, 
/*92192*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92204*/         OPC_EmitInteger, MVT::i32, 1, 
/*92207*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92210*/         OPC_EmitInteger, MVT::i32, 0, 
/*92213*/         OPC_EmitInteger, MVT::i32, 0, 
/*92216*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*92242*/       /*Scope*/ 100, /*->92343*/
/*92243*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*92245*/         OPC_EmitInteger, MVT::i32, 0, 
/*92248*/         OPC_EmitInteger, MVT::i32, 0, 
/*92251*/         OPC_EmitInteger, MVT::i32, 1, 
/*92254*/         OPC_EmitInteger, MVT::i32, 0, 
/*92257*/         OPC_EmitInteger, MVT::i32, 0, 
/*92260*/         OPC_EmitInteger, MVT::i32, 0, 
/*92263*/         OPC_EmitInteger, MVT::i32, 0, 
/*92266*/         OPC_EmitInteger, MVT::i32, 0, 
/*92269*/         OPC_EmitInteger, MVT::i32, 0, 
/*92272*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92284*/         OPC_EmitInteger, MVT::i32, 0, 
/*92287*/         OPC_EmitInteger, MVT::i32, 0, 
/*92290*/         OPC_EmitInteger, MVT::i32, 0, 
/*92293*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92305*/         OPC_EmitInteger, MVT::i32, 1, 
/*92308*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92311*/         OPC_EmitInteger, MVT::i32, 0, 
/*92314*/         OPC_EmitInteger, MVT::i32, 0, 
/*92317*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*92343*/       /*Scope*/ 100, /*->92444*/
/*92344*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*92346*/         OPC_EmitInteger, MVT::i32, 0, 
/*92349*/         OPC_EmitInteger, MVT::i32, 0, 
/*92352*/         OPC_EmitInteger, MVT::i32, 1, 
/*92355*/         OPC_EmitInteger, MVT::i32, 0, 
/*92358*/         OPC_EmitInteger, MVT::i32, 0, 
/*92361*/         OPC_EmitInteger, MVT::i32, 0, 
/*92364*/         OPC_EmitInteger, MVT::i32, 0, 
/*92367*/         OPC_EmitInteger, MVT::i32, 0, 
/*92370*/         OPC_EmitInteger, MVT::i32, 0, 
/*92373*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92385*/         OPC_EmitInteger, MVT::i32, 0, 
/*92388*/         OPC_EmitInteger, MVT::i32, 0, 
/*92391*/         OPC_EmitInteger, MVT::i32, 0, 
/*92394*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92406*/         OPC_EmitInteger, MVT::i32, 1, 
/*92409*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92412*/         OPC_EmitInteger, MVT::i32, 0, 
/*92415*/         OPC_EmitInteger, MVT::i32, 0, 
/*92418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*92444*/       0, /*End of Scope*/
/*92445*/     /*SwitchType*/ 10, MVT::i16,// ->92457
/*92447*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*92449*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*92457*/     /*SwitchType*/ 70, MVT::v2i16,// ->92529
/*92459*/       OPC_Scope, 33, /*->92494*/ // 2 children in Scope
/*92461*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*92464*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*92467*/         OPC_EmitInteger, MVT::i32, 0, 
/*92470*/         OPC_EmitInteger, MVT::i32, 0, 
/*92473*/         OPC_EmitInteger, MVT::i32, 0, 
/*92476*/         OPC_EmitInteger, MVT::i32, 0, 
/*92479*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*92494*/       /*Scope*/ 33, /*->92528*/
/*92495*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*92498*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*92501*/         OPC_EmitInteger, MVT::i32, 0, 
/*92504*/         OPC_EmitInteger, MVT::i32, 0, 
/*92507*/         OPC_EmitInteger, MVT::i32, 0, 
/*92510*/         OPC_EmitInteger, MVT::i32, 0, 
/*92513*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*92528*/       0, /*End of Scope*/
/*92529*/     0, // EndSwitchType
/*92530*/   /*SwitchOpcode*/ 75|128,31/*4043*/, TARGET_VAL(ISD::SETCC),// ->96577
/*92534*/     OPC_RecordChild0, // #0 = $src0
/*92535*/     OPC_Scope, 76|128,4/*588*/, /*->93126*/ // 6 children in Scope
/*92538*/       OPC_CheckChild0Type, MVT::i32,
/*92540*/       OPC_RecordChild1, // #1 = $src1
/*92541*/       OPC_MoveChild2,
/*92542*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*92545*/       OPC_Scope, 29, /*->92576*/ // 26 children in Scope
/*92547*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92549*/         OPC_MoveParent,
/*92550*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92552*/         OPC_CheckType, MVT::i1,
/*92554*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92556*/         OPC_Scope, 8, /*->92566*/ // 2 children in Scope
/*92558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92566*/         /*Scope*/ 8, /*->92575*/
/*92567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92575*/         0, /*End of Scope*/
/*92576*/       /*Scope*/ 17, /*->92594*/
/*92577*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92579*/         OPC_MoveParent,
/*92580*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92582*/         OPC_CheckType, MVT::i1,
/*92584*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92586*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92594*/       /*Scope*/ 17, /*->92612*/
/*92595*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*92597*/         OPC_MoveParent,
/*92598*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92600*/         OPC_CheckType, MVT::i1,
/*92602*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92604*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92612*/       /*Scope*/ 17, /*->92630*/
/*92613*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*92615*/         OPC_MoveParent,
/*92616*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92618*/         OPC_CheckType, MVT::i1,
/*92620*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92622*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92630*/       /*Scope*/ 17, /*->92648*/
/*92631*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*92633*/         OPC_MoveParent,
/*92634*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92636*/         OPC_CheckType, MVT::i1,
/*92638*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92648*/       /*Scope*/ 17, /*->92666*/
/*92649*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*92651*/         OPC_MoveParent,
/*92652*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92654*/         OPC_CheckType, MVT::i1,
/*92656*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92666*/       /*Scope*/ 17, /*->92684*/
/*92667*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*92669*/         OPC_MoveParent,
/*92670*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92672*/         OPC_CheckType, MVT::i1,
/*92674*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92676*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92684*/       /*Scope*/ 17, /*->92702*/
/*92685*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*92687*/         OPC_MoveParent,
/*92688*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92690*/         OPC_CheckType, MVT::i1,
/*92692*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92694*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92702*/       /*Scope*/ 17, /*->92720*/
/*92703*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*92705*/         OPC_MoveParent,
/*92706*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92708*/         OPC_CheckType, MVT::i1,
/*92710*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92720*/       /*Scope*/ 17, /*->92738*/
/*92721*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*92723*/         OPC_MoveParent,
/*92724*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92726*/         OPC_CheckType, MVT::i1,
/*92728*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92738*/       /*Scope*/ 17, /*->92756*/
/*92739*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*92741*/         OPC_MoveParent,
/*92742*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92744*/         OPC_CheckType, MVT::i1,
/*92746*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92748*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92756*/       /*Scope*/ 13, /*->92770*/
/*92757*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92759*/         OPC_MoveParent,
/*92760*/         OPC_CheckType, MVT::i1,
/*92762*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92770*/       /*Scope*/ 13, /*->92784*/
/*92771*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*92773*/         OPC_MoveParent,
/*92774*/         OPC_CheckType, MVT::i1,
/*92776*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92784*/       /*Scope*/ 13, /*->92798*/
/*92785*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92787*/         OPC_MoveParent,
/*92788*/         OPC_CheckType, MVT::i1,
/*92790*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92798*/       /*Scope*/ 13, /*->92812*/
/*92799*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*92801*/         OPC_MoveParent,
/*92802*/         OPC_CheckType, MVT::i1,
/*92804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92812*/       /*Scope*/ 13, /*->92826*/
/*92813*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92815*/         OPC_MoveParent,
/*92816*/         OPC_CheckType, MVT::i1,
/*92818*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92826*/       /*Scope*/ 13, /*->92840*/
/*92827*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92829*/         OPC_MoveParent,
/*92830*/         OPC_CheckType, MVT::i1,
/*92832*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92840*/       /*Scope*/ 13, /*->92854*/
/*92841*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*92843*/         OPC_MoveParent,
/*92844*/         OPC_CheckType, MVT::i1,
/*92846*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92854*/       /*Scope*/ 97, /*->92952*/
/*92855*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92857*/         OPC_MoveParent,
/*92858*/         OPC_CheckType, MVT::i1,
/*92860*/         OPC_Scope, 8, /*->92870*/ // 10 children in Scope
/*92862*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92870*/         /*Scope*/ 8, /*->92879*/
/*92871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92879*/         /*Scope*/ 8, /*->92888*/
/*92880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92888*/         /*Scope*/ 8, /*->92897*/
/*92889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92897*/         /*Scope*/ 8, /*->92906*/
/*92898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92906*/         /*Scope*/ 8, /*->92915*/
/*92907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92915*/         /*Scope*/ 8, /*->92924*/
/*92916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92924*/         /*Scope*/ 8, /*->92933*/
/*92925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92933*/         /*Scope*/ 8, /*->92942*/
/*92934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92942*/         /*Scope*/ 8, /*->92951*/
/*92943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92951*/         0, /*End of Scope*/
/*92952*/       /*Scope*/ 13, /*->92966*/
/*92953*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*92955*/         OPC_MoveParent,
/*92956*/         OPC_CheckType, MVT::i1,
/*92958*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92966*/       /*Scope*/ 13, /*->92980*/
/*92967*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*92969*/         OPC_MoveParent,
/*92970*/         OPC_CheckType, MVT::i1,
/*92972*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92980*/       /*Scope*/ 13, /*->92994*/
/*92981*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*92983*/         OPC_MoveParent,
/*92984*/         OPC_CheckType, MVT::i1,
/*92986*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92994*/       /*Scope*/ 13, /*->93008*/
/*92995*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*92997*/         OPC_MoveParent,
/*92998*/         OPC_CheckType, MVT::i1,
/*93000*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93008*/       /*Scope*/ 13, /*->93022*/
/*93009*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*93011*/         OPC_MoveParent,
/*93012*/         OPC_CheckType, MVT::i1,
/*93014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93022*/       /*Scope*/ 13, /*->93036*/
/*93023*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*93025*/         OPC_MoveParent,
/*93026*/         OPC_CheckType, MVT::i1,
/*93028*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93036*/       /*Scope*/ 88, /*->93125*/
/*93037*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93039*/         OPC_MoveParent,
/*93040*/         OPC_CheckType, MVT::i1,
/*93042*/         OPC_Scope, 8, /*->93052*/ // 9 children in Scope
/*93044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93052*/         /*Scope*/ 8, /*->93061*/
/*93053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93061*/         /*Scope*/ 8, /*->93070*/
/*93062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93070*/         /*Scope*/ 8, /*->93079*/
/*93071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93079*/         /*Scope*/ 8, /*->93088*/
/*93080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93088*/         /*Scope*/ 8, /*->93097*/
/*93089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93097*/         /*Scope*/ 8, /*->93106*/
/*93098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93106*/         /*Scope*/ 8, /*->93115*/
/*93107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93115*/         /*Scope*/ 8, /*->93124*/
/*93116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*93124*/         0, /*End of Scope*/
/*93125*/       0, /*End of Scope*/
/*93126*/     /*Scope*/ 30|128,3/*414*/, /*->93542*/
/*93128*/       OPC_CheckChild0Type, MVT::i64,
/*93130*/       OPC_RecordChild1, // #1 = $src1
/*93131*/       OPC_MoveChild2,
/*93132*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*93135*/       OPC_Scope, 17, /*->93154*/ // 17 children in Scope
/*93137*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*93139*/         OPC_MoveParent,
/*93140*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*93142*/         OPC_CheckType, MVT::i1,
/*93144*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*93146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*93154*/       /*Scope*/ 17, /*->93172*/
/*93155*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*93157*/         OPC_MoveParent,
/*93158*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*93160*/         OPC_CheckType, MVT::i1,
/*93162*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*93164*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*93172*/       /*Scope*/ 13, /*->93186*/
/*93173*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93175*/         OPC_MoveParent,
/*93176*/         OPC_CheckType, MVT::i1,
/*93178*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93186*/       /*Scope*/ 13, /*->93200*/
/*93187*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*93189*/         OPC_MoveParent,
/*93190*/         OPC_CheckType, MVT::i1,
/*93192*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93200*/       /*Scope*/ 13, /*->93214*/
/*93201*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93203*/         OPC_MoveParent,
/*93204*/         OPC_CheckType, MVT::i1,
/*93206*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93214*/       /*Scope*/ 13, /*->93228*/
/*93215*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*93217*/         OPC_MoveParent,
/*93218*/         OPC_CheckType, MVT::i1,
/*93220*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93228*/       /*Scope*/ 13, /*->93242*/
/*93229*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*93231*/         OPC_MoveParent,
/*93232*/         OPC_CheckType, MVT::i1,
/*93234*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93242*/       /*Scope*/ 13, /*->93256*/
/*93243*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93245*/         OPC_MoveParent,
/*93246*/         OPC_CheckType, MVT::i1,
/*93248*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93256*/       /*Scope*/ 13, /*->93270*/
/*93257*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*93259*/         OPC_MoveParent,
/*93260*/         OPC_CheckType, MVT::i1,
/*93262*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93270*/       /*Scope*/ 97, /*->93368*/
/*93271*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93273*/         OPC_MoveParent,
/*93274*/         OPC_CheckType, MVT::i1,
/*93276*/         OPC_Scope, 8, /*->93286*/ // 10 children in Scope
/*93278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93286*/         /*Scope*/ 8, /*->93295*/
/*93287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93295*/         /*Scope*/ 8, /*->93304*/
/*93296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93304*/         /*Scope*/ 8, /*->93313*/
/*93305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93313*/         /*Scope*/ 8, /*->93322*/
/*93314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93322*/         /*Scope*/ 8, /*->93331*/
/*93323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93331*/         /*Scope*/ 8, /*->93340*/
/*93332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93340*/         /*Scope*/ 8, /*->93349*/
/*93341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93349*/         /*Scope*/ 8, /*->93358*/
/*93350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93358*/         /*Scope*/ 8, /*->93367*/
/*93359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93367*/         0, /*End of Scope*/
/*93368*/       /*Scope*/ 13, /*->93382*/
/*93369*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*93371*/         OPC_MoveParent,
/*93372*/         OPC_CheckType, MVT::i1,
/*93374*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93382*/       /*Scope*/ 13, /*->93396*/
/*93383*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*93385*/         OPC_MoveParent,
/*93386*/         OPC_CheckType, MVT::i1,
/*93388*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93396*/       /*Scope*/ 13, /*->93410*/
/*93397*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*93399*/         OPC_MoveParent,
/*93400*/         OPC_CheckType, MVT::i1,
/*93402*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93410*/       /*Scope*/ 13, /*->93424*/
/*93411*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*93413*/         OPC_MoveParent,
/*93414*/         OPC_CheckType, MVT::i1,
/*93416*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93424*/       /*Scope*/ 13, /*->93438*/
/*93425*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*93427*/         OPC_MoveParent,
/*93428*/         OPC_CheckType, MVT::i1,
/*93430*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93438*/       /*Scope*/ 13, /*->93452*/
/*93439*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*93441*/         OPC_MoveParent,
/*93442*/         OPC_CheckType, MVT::i1,
/*93444*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93452*/       /*Scope*/ 88, /*->93541*/
/*93453*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93455*/         OPC_MoveParent,
/*93456*/         OPC_CheckType, MVT::i1,
/*93458*/         OPC_Scope, 8, /*->93468*/ // 9 children in Scope
/*93460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93468*/         /*Scope*/ 8, /*->93477*/
/*93469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93477*/         /*Scope*/ 8, /*->93486*/
/*93478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93486*/         /*Scope*/ 8, /*->93495*/
/*93487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93495*/         /*Scope*/ 8, /*->93504*/
/*93496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93504*/         /*Scope*/ 8, /*->93513*/
/*93505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93513*/         /*Scope*/ 8, /*->93522*/
/*93514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93522*/         /*Scope*/ 8, /*->93531*/
/*93523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93531*/         /*Scope*/ 8, /*->93540*/
/*93532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93540*/         0, /*End of Scope*/
/*93541*/       0, /*End of Scope*/
/*93542*/     /*Scope*/ 125|128,7/*1021*/, /*->94565*/
/*93544*/       OPC_CheckChild0Type, MVT::f32,
/*93546*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*93547*/       OPC_MoveChild2,
/*93548*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*93551*/       OPC_Scope, 23, /*->93576*/ // 16 children in Scope
/*93553*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93555*/         OPC_MoveParent,
/*93556*/         OPC_CheckType, MVT::i1,
/*93558*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93561*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93564*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93576*/       /*Scope*/ 23, /*->93600*/
/*93577*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*93579*/         OPC_MoveParent,
/*93580*/         OPC_CheckType, MVT::i1,
/*93582*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93585*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93588*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93600*/       /*Scope*/ 23, /*->93624*/
/*93601*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*93603*/         OPC_MoveParent,
/*93604*/         OPC_CheckType, MVT::i1,
/*93606*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93609*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93612*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93624*/       /*Scope*/ 23, /*->93648*/
/*93625*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*93627*/         OPC_MoveParent,
/*93628*/         OPC_CheckType, MVT::i1,
/*93630*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93633*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93636*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93648*/       /*Scope*/ 23, /*->93672*/
/*93649*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*93651*/         OPC_MoveParent,
/*93652*/         OPC_CheckType, MVT::i1,
/*93654*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93657*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93660*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93672*/       /*Scope*/ 23, /*->93696*/
/*93673*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*93675*/         OPC_MoveParent,
/*93676*/         OPC_CheckType, MVT::i1,
/*93678*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93681*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93684*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93696*/       /*Scope*/ 23, /*->93720*/
/*93697*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*93699*/         OPC_MoveParent,
/*93700*/         OPC_CheckType, MVT::i1,
/*93702*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93705*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93708*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93720*/       /*Scope*/ 23, /*->93744*/
/*93721*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*93723*/         OPC_MoveParent,
/*93724*/         OPC_CheckType, MVT::i1,
/*93726*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93729*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93732*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93744*/       /*Scope*/ 23, /*->93768*/
/*93745*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*93747*/         OPC_MoveParent,
/*93748*/         OPC_CheckType, MVT::i1,
/*93750*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93753*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93756*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93768*/       /*Scope*/ 23, /*->93792*/
/*93769*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*93771*/         OPC_MoveParent,
/*93772*/         OPC_CheckType, MVT::i1,
/*93774*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93777*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93780*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93792*/       /*Scope*/ 23, /*->93816*/
/*93793*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*93795*/         OPC_MoveParent,
/*93796*/         OPC_CheckType, MVT::i1,
/*93798*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93801*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93816*/       /*Scope*/ 23, /*->93840*/
/*93817*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*93819*/         OPC_MoveParent,
/*93820*/         OPC_CheckType, MVT::i1,
/*93822*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93825*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93828*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93840*/       /*Scope*/ 23, /*->93864*/
/*93841*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*93843*/         OPC_MoveParent,
/*93844*/         OPC_CheckType, MVT::i1,
/*93846*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93849*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93852*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93864*/       /*Scope*/ 23, /*->93888*/
/*93865*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*93867*/         OPC_MoveParent,
/*93868*/         OPC_CheckType, MVT::i1,
/*93870*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93873*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93876*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93888*/       /*Scope*/ 23, /*->93912*/
/*93889*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*93891*/         OPC_MoveParent,
/*93892*/         OPC_CheckType, MVT::i1,
/*93894*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93897*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93900*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93912*/       /*Scope*/ 10|128,5/*650*/, /*->94564*/
/*93914*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93916*/         OPC_MoveParent,
/*93917*/         OPC_CheckType, MVT::i1,
/*93919*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93922*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93925*/         OPC_Scope, 12, /*->93939*/ // 49 children in Scope
/*93927*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93939*/         /*Scope*/ 12, /*->93952*/
/*93940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93952*/         /*Scope*/ 12, /*->93965*/
/*93953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93965*/         /*Scope*/ 12, /*->93978*/
/*93966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93978*/         /*Scope*/ 12, /*->93991*/
/*93979*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93991*/         /*Scope*/ 12, /*->94004*/
/*93992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94004*/         /*Scope*/ 12, /*->94017*/
/*94005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94017*/         /*Scope*/ 12, /*->94030*/
/*94018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94030*/         /*Scope*/ 12, /*->94043*/
/*94031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94043*/         /*Scope*/ 12, /*->94056*/
/*94044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94056*/         /*Scope*/ 12, /*->94069*/
/*94057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94069*/         /*Scope*/ 12, /*->94082*/
/*94070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94082*/         /*Scope*/ 12, /*->94095*/
/*94083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94095*/         /*Scope*/ 12, /*->94108*/
/*94096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94108*/         /*Scope*/ 12, /*->94121*/
/*94109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94121*/         /*Scope*/ 12, /*->94134*/
/*94122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94134*/         /*Scope*/ 12, /*->94147*/
/*94135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94147*/         /*Scope*/ 12, /*->94160*/
/*94148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94160*/         /*Scope*/ 12, /*->94173*/
/*94161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94173*/         /*Scope*/ 12, /*->94186*/
/*94174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94186*/         /*Scope*/ 12, /*->94199*/
/*94187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94199*/         /*Scope*/ 12, /*->94212*/
/*94200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94212*/         /*Scope*/ 12, /*->94225*/
/*94213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94225*/         /*Scope*/ 12, /*->94238*/
/*94226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94238*/         /*Scope*/ 12, /*->94251*/
/*94239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94251*/         /*Scope*/ 12, /*->94264*/
/*94252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94264*/         /*Scope*/ 12, /*->94277*/
/*94265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94277*/         /*Scope*/ 12, /*->94290*/
/*94278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94290*/         /*Scope*/ 12, /*->94303*/
/*94291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94303*/         /*Scope*/ 12, /*->94316*/
/*94304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94316*/         /*Scope*/ 12, /*->94329*/
/*94317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94329*/         /*Scope*/ 12, /*->94342*/
/*94330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94342*/         /*Scope*/ 12, /*->94355*/
/*94343*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94355*/         /*Scope*/ 12, /*->94368*/
/*94356*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94368*/         /*Scope*/ 12, /*->94381*/
/*94369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94381*/         /*Scope*/ 12, /*->94394*/
/*94382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94394*/         /*Scope*/ 12, /*->94407*/
/*94395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94407*/         /*Scope*/ 12, /*->94420*/
/*94408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94420*/         /*Scope*/ 12, /*->94433*/
/*94421*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94433*/         /*Scope*/ 12, /*->94446*/
/*94434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94446*/         /*Scope*/ 12, /*->94459*/
/*94447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94459*/         /*Scope*/ 12, /*->94472*/
/*94460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94472*/         /*Scope*/ 12, /*->94485*/
/*94473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94485*/         /*Scope*/ 12, /*->94498*/
/*94486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94498*/         /*Scope*/ 12, /*->94511*/
/*94499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94511*/         /*Scope*/ 12, /*->94524*/
/*94512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94524*/         /*Scope*/ 12, /*->94537*/
/*94525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94537*/         /*Scope*/ 12, /*->94550*/
/*94538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94550*/         /*Scope*/ 12, /*->94563*/
/*94551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94563*/         0, /*End of Scope*/
/*94564*/       0, /*End of Scope*/
/*94565*/     /*Scope*/ 125|128,7/*1021*/, /*->95588*/
/*94567*/       OPC_CheckChild0Type, MVT::f64,
/*94569*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*94570*/       OPC_MoveChild2,
/*94571*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*94574*/       OPC_Scope, 23, /*->94599*/ // 16 children in Scope
/*94576*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*94578*/         OPC_MoveParent,
/*94579*/         OPC_CheckType, MVT::i1,
/*94581*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94584*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94587*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94599*/       /*Scope*/ 23, /*->94623*/
/*94600*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*94602*/         OPC_MoveParent,
/*94603*/         OPC_CheckType, MVT::i1,
/*94605*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94608*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94611*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94623*/       /*Scope*/ 23, /*->94647*/
/*94624*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*94626*/         OPC_MoveParent,
/*94627*/         OPC_CheckType, MVT::i1,
/*94629*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94632*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94635*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94647*/       /*Scope*/ 23, /*->94671*/
/*94648*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*94650*/         OPC_MoveParent,
/*94651*/         OPC_CheckType, MVT::i1,
/*94653*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94656*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94671*/       /*Scope*/ 23, /*->94695*/
/*94672*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*94674*/         OPC_MoveParent,
/*94675*/         OPC_CheckType, MVT::i1,
/*94677*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94680*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94683*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94695*/       /*Scope*/ 23, /*->94719*/
/*94696*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*94698*/         OPC_MoveParent,
/*94699*/         OPC_CheckType, MVT::i1,
/*94701*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94704*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94707*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94719*/       /*Scope*/ 23, /*->94743*/
/*94720*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*94722*/         OPC_MoveParent,
/*94723*/         OPC_CheckType, MVT::i1,
/*94725*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94728*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94731*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94743*/       /*Scope*/ 23, /*->94767*/
/*94744*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*94746*/         OPC_MoveParent,
/*94747*/         OPC_CheckType, MVT::i1,
/*94749*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94752*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94755*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94767*/       /*Scope*/ 23, /*->94791*/
/*94768*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*94770*/         OPC_MoveParent,
/*94771*/         OPC_CheckType, MVT::i1,
/*94773*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94776*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94779*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94791*/       /*Scope*/ 23, /*->94815*/
/*94792*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*94794*/         OPC_MoveParent,
/*94795*/         OPC_CheckType, MVT::i1,
/*94797*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94800*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94803*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94815*/       /*Scope*/ 23, /*->94839*/
/*94816*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*94818*/         OPC_MoveParent,
/*94819*/         OPC_CheckType, MVT::i1,
/*94821*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94824*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94827*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94839*/       /*Scope*/ 23, /*->94863*/
/*94840*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*94842*/         OPC_MoveParent,
/*94843*/         OPC_CheckType, MVT::i1,
/*94845*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94848*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94851*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94863*/       /*Scope*/ 23, /*->94887*/
/*94864*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*94866*/         OPC_MoveParent,
/*94867*/         OPC_CheckType, MVT::i1,
/*94869*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94872*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94875*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94887*/       /*Scope*/ 23, /*->94911*/
/*94888*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*94890*/         OPC_MoveParent,
/*94891*/         OPC_CheckType, MVT::i1,
/*94893*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94896*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94899*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94911*/       /*Scope*/ 23, /*->94935*/
/*94912*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*94914*/         OPC_MoveParent,
/*94915*/         OPC_CheckType, MVT::i1,
/*94917*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94920*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94923*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94935*/       /*Scope*/ 10|128,5/*650*/, /*->95587*/
/*94937*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*94939*/         OPC_MoveParent,
/*94940*/         OPC_CheckType, MVT::i1,
/*94942*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94945*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94948*/         OPC_Scope, 12, /*->94962*/ // 49 children in Scope
/*94950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94962*/         /*Scope*/ 12, /*->94975*/
/*94963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94975*/         /*Scope*/ 12, /*->94988*/
/*94976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94988*/         /*Scope*/ 12, /*->95001*/
/*94989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95001*/         /*Scope*/ 12, /*->95014*/
/*95002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95014*/         /*Scope*/ 12, /*->95027*/
/*95015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95027*/         /*Scope*/ 12, /*->95040*/
/*95028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95040*/         /*Scope*/ 12, /*->95053*/
/*95041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95053*/         /*Scope*/ 12, /*->95066*/
/*95054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95066*/         /*Scope*/ 12, /*->95079*/
/*95067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95079*/         /*Scope*/ 12, /*->95092*/
/*95080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95092*/         /*Scope*/ 12, /*->95105*/
/*95093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95105*/         /*Scope*/ 12, /*->95118*/
/*95106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95118*/         /*Scope*/ 12, /*->95131*/
/*95119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95131*/         /*Scope*/ 12, /*->95144*/
/*95132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95144*/         /*Scope*/ 12, /*->95157*/
/*95145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95157*/         /*Scope*/ 12, /*->95170*/
/*95158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95170*/         /*Scope*/ 12, /*->95183*/
/*95171*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95183*/         /*Scope*/ 12, /*->95196*/
/*95184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95196*/         /*Scope*/ 12, /*->95209*/
/*95197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95209*/         /*Scope*/ 12, /*->95222*/
/*95210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95222*/         /*Scope*/ 12, /*->95235*/
/*95223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95235*/         /*Scope*/ 12, /*->95248*/
/*95236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95248*/         /*Scope*/ 12, /*->95261*/
/*95249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95261*/         /*Scope*/ 12, /*->95274*/
/*95262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95274*/         /*Scope*/ 12, /*->95287*/
/*95275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95287*/         /*Scope*/ 12, /*->95300*/
/*95288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95300*/         /*Scope*/ 12, /*->95313*/
/*95301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95313*/         /*Scope*/ 12, /*->95326*/
/*95314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95326*/         /*Scope*/ 12, /*->95339*/
/*95327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95339*/         /*Scope*/ 12, /*->95352*/
/*95340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95352*/         /*Scope*/ 12, /*->95365*/
/*95353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95365*/         /*Scope*/ 12, /*->95378*/
/*95366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95378*/         /*Scope*/ 12, /*->95391*/
/*95379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95391*/         /*Scope*/ 12, /*->95404*/
/*95392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95404*/         /*Scope*/ 12, /*->95417*/
/*95405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95417*/         /*Scope*/ 12, /*->95430*/
/*95418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95430*/         /*Scope*/ 12, /*->95443*/
/*95431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95443*/         /*Scope*/ 12, /*->95456*/
/*95444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95456*/         /*Scope*/ 12, /*->95469*/
/*95457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95469*/         /*Scope*/ 12, /*->95482*/
/*95470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95482*/         /*Scope*/ 12, /*->95495*/
/*95483*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95495*/         /*Scope*/ 12, /*->95508*/
/*95496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95508*/         /*Scope*/ 12, /*->95521*/
/*95509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95521*/         /*Scope*/ 12, /*->95534*/
/*95522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95534*/         /*Scope*/ 12, /*->95547*/
/*95535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95547*/         /*Scope*/ 12, /*->95560*/
/*95548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95560*/         /*Scope*/ 12, /*->95573*/
/*95561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95573*/         /*Scope*/ 12, /*->95586*/
/*95574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95586*/         0, /*End of Scope*/
/*95587*/       0, /*End of Scope*/
/*95588*/     /*Scope*/ 93|128,4/*605*/, /*->96195*/
/*95590*/       OPC_CheckChild0Type, MVT::f16,
/*95592*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*95593*/       OPC_MoveChild2,
/*95594*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*95597*/       OPC_Scope, 23, /*->95622*/ // 16 children in Scope
/*95599*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95601*/         OPC_MoveParent,
/*95602*/         OPC_CheckType, MVT::i1,
/*95604*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95607*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95610*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95622*/       /*Scope*/ 23, /*->95646*/
/*95623*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*95625*/         OPC_MoveParent,
/*95626*/         OPC_CheckType, MVT::i1,
/*95628*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95631*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95634*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95646*/       /*Scope*/ 23, /*->95670*/
/*95647*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*95649*/         OPC_MoveParent,
/*95650*/         OPC_CheckType, MVT::i1,
/*95652*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95655*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95670*/       /*Scope*/ 23, /*->95694*/
/*95671*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*95673*/         OPC_MoveParent,
/*95674*/         OPC_CheckType, MVT::i1,
/*95676*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95679*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95682*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95694*/       /*Scope*/ 23, /*->95718*/
/*95695*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*95697*/         OPC_MoveParent,
/*95698*/         OPC_CheckType, MVT::i1,
/*95700*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95703*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95706*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95718*/       /*Scope*/ 23, /*->95742*/
/*95719*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*95721*/         OPC_MoveParent,
/*95722*/         OPC_CheckType, MVT::i1,
/*95724*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95727*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95742*/       /*Scope*/ 23, /*->95766*/
/*95743*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*95745*/         OPC_MoveParent,
/*95746*/         OPC_CheckType, MVT::i1,
/*95748*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95751*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95754*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95766*/       /*Scope*/ 23, /*->95790*/
/*95767*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*95769*/         OPC_MoveParent,
/*95770*/         OPC_CheckType, MVT::i1,
/*95772*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95775*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95790*/       /*Scope*/ 23, /*->95814*/
/*95791*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*95793*/         OPC_MoveParent,
/*95794*/         OPC_CheckType, MVT::i1,
/*95796*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95799*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95802*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95814*/       /*Scope*/ 23, /*->95838*/
/*95815*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*95817*/         OPC_MoveParent,
/*95818*/         OPC_CheckType, MVT::i1,
/*95820*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95823*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95826*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95838*/       /*Scope*/ 23, /*->95862*/
/*95839*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*95841*/         OPC_MoveParent,
/*95842*/         OPC_CheckType, MVT::i1,
/*95844*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95847*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95862*/       /*Scope*/ 23, /*->95886*/
/*95863*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*95865*/         OPC_MoveParent,
/*95866*/         OPC_CheckType, MVT::i1,
/*95868*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95871*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95874*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95886*/       /*Scope*/ 23, /*->95910*/
/*95887*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*95889*/         OPC_MoveParent,
/*95890*/         OPC_CheckType, MVT::i1,
/*95892*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95895*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95898*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95910*/       /*Scope*/ 23, /*->95934*/
/*95911*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*95913*/         OPC_MoveParent,
/*95914*/         OPC_CheckType, MVT::i1,
/*95916*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95919*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95922*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95934*/       /*Scope*/ 23, /*->95958*/
/*95935*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*95937*/         OPC_MoveParent,
/*95938*/         OPC_CheckType, MVT::i1,
/*95940*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95943*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95946*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95958*/       /*Scope*/ 106|128,1/*234*/, /*->96194*/
/*95960*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95962*/         OPC_MoveParent,
/*95963*/         OPC_CheckType, MVT::i1,
/*95965*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95968*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95971*/         OPC_Scope, 12, /*->95985*/ // 17 children in Scope
/*95973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95985*/         /*Scope*/ 12, /*->95998*/
/*95986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95998*/         /*Scope*/ 12, /*->96011*/
/*95999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96011*/         /*Scope*/ 12, /*->96024*/
/*96012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96024*/         /*Scope*/ 12, /*->96037*/
/*96025*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96037*/         /*Scope*/ 12, /*->96050*/
/*96038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96050*/         /*Scope*/ 12, /*->96063*/
/*96051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96063*/         /*Scope*/ 12, /*->96076*/
/*96064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96076*/         /*Scope*/ 12, /*->96089*/
/*96077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96089*/         /*Scope*/ 12, /*->96102*/
/*96090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96102*/         /*Scope*/ 12, /*->96115*/
/*96103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96115*/         /*Scope*/ 12, /*->96128*/
/*96116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96128*/         /*Scope*/ 12, /*->96141*/
/*96129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96141*/         /*Scope*/ 12, /*->96154*/
/*96142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96154*/         /*Scope*/ 12, /*->96167*/
/*96155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96167*/         /*Scope*/ 12, /*->96180*/
/*96168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96180*/         /*Scope*/ 12, /*->96193*/
/*96181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*96193*/         0, /*End of Scope*/
/*96194*/       0, /*End of Scope*/
/*96195*/     /*Scope*/ 123|128,2/*379*/, /*->96576*/
/*96197*/       OPC_CheckChild0Type, MVT::i16,
/*96199*/       OPC_RecordChild1, // #1 = $src1
/*96200*/       OPC_MoveChild2,
/*96201*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*96204*/       OPC_Scope, 13, /*->96219*/ // 15 children in Scope
/*96206*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96208*/         OPC_MoveParent,
/*96209*/         OPC_CheckType, MVT::i1,
/*96211*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96219*/       /*Scope*/ 13, /*->96233*/
/*96220*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*96222*/         OPC_MoveParent,
/*96223*/         OPC_CheckType, MVT::i1,
/*96225*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96233*/       /*Scope*/ 13, /*->96247*/
/*96234*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96236*/         OPC_MoveParent,
/*96237*/         OPC_CheckType, MVT::i1,
/*96239*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96247*/       /*Scope*/ 13, /*->96261*/
/*96248*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*96250*/         OPC_MoveParent,
/*96251*/         OPC_CheckType, MVT::i1,
/*96253*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96261*/       /*Scope*/ 13, /*->96275*/
/*96262*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*96264*/         OPC_MoveParent,
/*96265*/         OPC_CheckType, MVT::i1,
/*96267*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96275*/       /*Scope*/ 13, /*->96289*/
/*96276*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96278*/         OPC_MoveParent,
/*96279*/         OPC_CheckType, MVT::i1,
/*96281*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96289*/       /*Scope*/ 13, /*->96303*/
/*96290*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*96292*/         OPC_MoveParent,
/*96293*/         OPC_CheckType, MVT::i1,
/*96295*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96303*/       /*Scope*/ 25, /*->96329*/
/*96304*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96306*/         OPC_MoveParent,
/*96307*/         OPC_CheckType, MVT::i1,
/*96309*/         OPC_Scope, 8, /*->96319*/ // 2 children in Scope
/*96311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96319*/         /*Scope*/ 8, /*->96328*/
/*96320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96328*/         0, /*End of Scope*/
/*96329*/       /*Scope*/ 13, /*->96343*/
/*96330*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*96332*/         OPC_MoveParent,
/*96333*/         OPC_CheckType, MVT::i1,
/*96335*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96343*/       /*Scope*/ 13, /*->96357*/
/*96344*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*96346*/         OPC_MoveParent,
/*96347*/         OPC_CheckType, MVT::i1,
/*96349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96357*/       /*Scope*/ 13, /*->96371*/
/*96358*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*96360*/         OPC_MoveParent,
/*96361*/         OPC_CheckType, MVT::i1,
/*96363*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96371*/       /*Scope*/ 13, /*->96385*/
/*96372*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*96374*/         OPC_MoveParent,
/*96375*/         OPC_CheckType, MVT::i1,
/*96377*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96385*/       /*Scope*/ 13, /*->96399*/
/*96386*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*96388*/         OPC_MoveParent,
/*96389*/         OPC_CheckType, MVT::i1,
/*96391*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96399*/       /*Scope*/ 13, /*->96413*/
/*96400*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*96402*/         OPC_MoveParent,
/*96403*/         OPC_CheckType, MVT::i1,
/*96405*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96413*/       /*Scope*/ 32|128,1/*160*/, /*->96575*/
/*96415*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96417*/         OPC_MoveParent,
/*96418*/         OPC_CheckType, MVT::i1,
/*96420*/         OPC_Scope, 8, /*->96430*/ // 17 children in Scope
/*96422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96430*/         /*Scope*/ 8, /*->96439*/
/*96431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96439*/         /*Scope*/ 8, /*->96448*/
/*96440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96448*/         /*Scope*/ 8, /*->96457*/
/*96449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96457*/         /*Scope*/ 8, /*->96466*/
/*96458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96466*/         /*Scope*/ 8, /*->96475*/
/*96467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96475*/         /*Scope*/ 8, /*->96484*/
/*96476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96484*/         /*Scope*/ 8, /*->96493*/
/*96485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96493*/         /*Scope*/ 8, /*->96502*/
/*96494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96502*/         /*Scope*/ 8, /*->96511*/
/*96503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96511*/         /*Scope*/ 8, /*->96520*/
/*96512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96520*/         /*Scope*/ 8, /*->96529*/
/*96521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96529*/         /*Scope*/ 8, /*->96538*/
/*96530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96538*/         /*Scope*/ 8, /*->96547*/
/*96539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96547*/         /*Scope*/ 8, /*->96556*/
/*96548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96556*/         /*Scope*/ 8, /*->96565*/
/*96557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96565*/         /*Scope*/ 8, /*->96574*/
/*96566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96574*/         0, /*End of Scope*/
/*96575*/       0, /*End of Scope*/
/*96576*/     0, /*End of Scope*/
/*96577*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BRCOND),// ->96621
/*96580*/     OPC_RecordNode, // #0 = 'brcond' chained node
/*96581*/     OPC_RecordChild1, // #1 = physreg input SCC
/*96582*/     OPC_CheckChild1Type, MVT::i1,
/*96584*/     OPC_RecordChild2, // #2 = $simm16
/*96585*/     OPC_MoveChild2,
/*96586*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*96589*/     OPC_MoveParent,
/*96590*/     OPC_Scope, 16, /*->96608*/ // 2 children in Scope
/*96592*/       OPC_CheckPredicate, 66, // Predicate_si_uniform_br
/*96594*/       OPC_CheckPredicate, 67, // Predicate_si_uniform_br_scc
/*96596*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96598*/       OPC_EmitMergeInputChains1_0,
/*96599*/       OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*96602*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                    1/*#Ops*/, 2, 
                // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
                // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*96608*/     /*Scope*/ 11, /*->96620*/
/*96609*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96611*/       OPC_EmitMergeInputChains1_0,
/*96612*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO), 0|OPFL_Chain,
                    MVT::i1, 2/*#Ops*/, 1, 2, 
                // Src: (brcond i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
                // Dst: (SI_NON_UNIFORM_BRCOND_PSEUDO:i1 i1:i1:$vcc, (bb:Other):$target)
/*96620*/     0, /*End of Scope*/
/*96621*/   /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->96711
/*96624*/     OPC_RecordNode, // #0 = $imm
/*96625*/     OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->96668
/*96628*/       OPC_Scope, 13, /*->96643*/ // 3 children in Scope
/*96630*/         OPC_CheckPredicate, 68, // Predicate_anonymous_1601
/*96632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96634*/         OPC_EmitConvertToTarget, 0,
/*96636*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1601>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*96643*/       /*Scope*/ 11, /*->96655*/
/*96644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96646*/         OPC_EmitConvertToTarget, 0,
/*96648*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*96655*/       /*Scope*/ 11, /*->96667*/
/*96656*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96658*/         OPC_EmitConvertToTarget, 0,
/*96660*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*96667*/       0, /*End of Scope*/
/*96668*/     /*SwitchType*/ 13, MVT::i64,// ->96683
/*96670*/       OPC_CheckPredicate, 69, // Predicate_anonymous_1611
/*96672*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96674*/       OPC_EmitConvertToTarget, 0,
/*96676*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1611>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1612>>:$imm)
/*96683*/     /*SwitchType*/ 11, MVT::i16,// ->96696
/*96685*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96687*/       OPC_EmitConvertToTarget, 0,
/*96689*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*96696*/     /*SwitchType*/ 12, MVT::i1,// ->96710
/*96698*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96700*/       OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*96703*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*96710*/     0, // EndSwitchType
/*96711*/   /*SwitchOpcode*/ 73|128,3/*457*/, TARGET_VAL(ISD::BITCAST),// ->97172
/*96715*/     OPC_RecordChild0, // #0 = $src0
/*96716*/     OPC_Scope, 41, /*->96759*/ // 18 children in Scope
/*96718*/       OPC_CheckChild0Type, MVT::f32,
/*96720*/       OPC_SwitchType /*3 cases */, 21, MVT::i32,// ->96744
/*96723*/         OPC_Scope, 5, /*->96730*/ // 2 children in Scope
/*96725*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96727*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:i32:$src0
/*96730*/         /*Scope*/ 12, /*->96743*/
/*96731*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96733*/           OPC_Scope, 3, /*->96738*/ // 2 children in Scope
/*96735*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                      // Dst: VGPR_32:i32:$src0
/*96738*/           /*Scope*/ 3, /*->96742*/
/*96739*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                      // Dst: SReg_32:i32:$src0
/*96742*/           0, /*End of Scope*/
/*96743*/         0, /*End of Scope*/
/*96744*/       /*SwitchType*/ 5, MVT::v2i16,// ->96751
/*96746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96748*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96751*/       /*SwitchType*/ 5, MVT::v2f16,// ->96758
/*96753*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96755*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96758*/       0, // EndSwitchType
/*96759*/     /*Scope*/ 16, /*->96776*/
/*96760*/       OPC_CheckChild0Type, MVT::f16,
/*96762*/       OPC_CheckType, MVT::i16,
/*96764*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96766*/       OPC_Scope, 3, /*->96771*/ // 2 children in Scope
/*96768*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*96771*/       /*Scope*/ 3, /*->96775*/
/*96772*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*96775*/       0, /*End of Scope*/
/*96776*/     /*Scope*/ 25, /*->96802*/
/*96777*/       OPC_CheckChild0Type, MVT::v2i16,
/*96779*/       OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->96787
/*96782*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96784*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*96787*/       /*SwitchType*/ 5, MVT::f32,// ->96794
/*96789*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96791*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*96794*/       /*SwitchType*/ 5, MVT::v2f16,// ->96801
/*96796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96798*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96801*/       0, // EndSwitchType
/*96802*/     /*Scope*/ 25, /*->96828*/
/*96803*/       OPC_CheckChild0Type, MVT::v2f16,
/*96805*/       OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->96813
/*96808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96810*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*96813*/       /*SwitchType*/ 5, MVT::f32,// ->96820
/*96815*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96817*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*96820*/       /*SwitchType*/ 5, MVT::v2i16,// ->96827
/*96822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96824*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96827*/       0, // EndSwitchType
/*96828*/     /*Scope*/ 25, /*->96854*/
/*96829*/       OPC_CheckChild0Type, MVT::f64,
/*96831*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96839
/*96834*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96836*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96839*/       /*SwitchType*/ 5, MVT::v2i32,// ->96846
/*96841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96843*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*96846*/       /*SwitchType*/ 5, MVT::v2f32,// ->96853
/*96848*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96850*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*96853*/       0, // EndSwitchType
/*96854*/     /*Scope*/ 34, /*->96889*/
/*96855*/       OPC_CheckChild0Type, MVT::v2i32,
/*96857*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96865
/*96860*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96862*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96865*/       /*SwitchType*/ 5, MVT::f64,// ->96872
/*96867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96869*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96872*/       /*SwitchType*/ 14, MVT::v2f32,// ->96888
/*96874*/         OPC_Scope, 5, /*->96881*/ // 2 children in Scope
/*96876*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96878*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*96881*/         /*Scope*/ 5, /*->96887*/
/*96882*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96884*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*96887*/         0, /*End of Scope*/
/*96888*/       0, // EndSwitchType
/*96889*/     /*Scope*/ 34, /*->96924*/
/*96890*/       OPC_CheckChild0Type, MVT::v2f32,
/*96892*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96900
/*96895*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96897*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96900*/       /*SwitchType*/ 5, MVT::f64,// ->96907
/*96902*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96904*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96907*/       /*SwitchType*/ 14, MVT::v2i32,// ->96923
/*96909*/         OPC_Scope, 5, /*->96916*/ // 2 children in Scope
/*96911*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96913*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*96916*/         /*Scope*/ 5, /*->96922*/
/*96917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96919*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*96922*/         0, /*End of Scope*/
/*96923*/       0, // EndSwitchType
/*96924*/     /*Scope*/ 41, /*->96966*/
/*96925*/       OPC_CheckChild0Type, MVT::i32,
/*96927*/       OPC_SwitchType /*3 cases */, 21, MVT::f32,// ->96951
/*96930*/         OPC_Scope, 5, /*->96937*/ // 2 children in Scope
/*96932*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96934*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:f32:$src0
/*96937*/         /*Scope*/ 12, /*->96950*/
/*96938*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96940*/           OPC_Scope, 3, /*->96945*/ // 2 children in Scope
/*96942*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                      // Dst: VGPR_32:f32:$src0
/*96945*/           /*Scope*/ 3, /*->96949*/
/*96946*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                      // Dst: SReg_32:f32:$src0
/*96949*/           0, /*End of Scope*/
/*96950*/         0, /*End of Scope*/
/*96951*/       /*SwitchType*/ 5, MVT::v2i16,// ->96958
/*96953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96955*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96958*/       /*SwitchType*/ 5, MVT::v2f16,// ->96965
/*96960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96962*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96965*/       0, // EndSwitchType
/*96966*/     /*Scope*/ 16, /*->96983*/
/*96967*/       OPC_CheckChild0Type, MVT::i16,
/*96969*/       OPC_CheckType, MVT::f16,
/*96971*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96973*/       OPC_Scope, 3, /*->96978*/ // 2 children in Scope
/*96975*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*96978*/       /*Scope*/ 3, /*->96982*/
/*96979*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*96982*/       0, /*End of Scope*/
/*96983*/     /*Scope*/ 25, /*->97009*/
/*96984*/       OPC_CheckChild0Type, MVT::i64,
/*96986*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->96994
/*96989*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96991*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96994*/       /*SwitchType*/ 5, MVT::v2i32,// ->97001
/*96996*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96998*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*97001*/       /*SwitchType*/ 5, MVT::v2f32,// ->97008
/*97003*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97005*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*97008*/       0, // EndSwitchType
/*97009*/     /*Scope*/ 27, /*->97037*/
/*97010*/       OPC_CheckChild0Type, MVT::v4f32,
/*97012*/       OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->97029
/*97015*/         OPC_Scope, 5, /*->97022*/ // 2 children in Scope
/*97017*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97019*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*97022*/         /*Scope*/ 5, /*->97028*/
/*97023*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97025*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*97028*/         0, /*End of Scope*/
/*97029*/       /*SwitchType*/ 5, MVT::v2f64,// ->97036
/*97031*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97033*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*97036*/       0, // EndSwitchType
/*97037*/     /*Scope*/ 34, /*->97072*/
/*97038*/       OPC_CheckChild0Type, MVT::v4i32,
/*97040*/       OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->97048
/*97043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97045*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*97048*/       /*SwitchType*/ 14, MVT::v4f32,// ->97064
/*97050*/         OPC_Scope, 5, /*->97057*/ // 2 children in Scope
/*97052*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97054*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*97057*/         /*Scope*/ 5, /*->97063*/
/*97058*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97060*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*97063*/         0, /*End of Scope*/
/*97064*/       /*SwitchType*/ 5, MVT::v2f64,// ->97071
/*97066*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97068*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*97071*/       0, // EndSwitchType
/*97072*/     /*Scope*/ 18, /*->97091*/
/*97073*/       OPC_CheckChild0Type, MVT::v2i64,
/*97075*/       OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->97083
/*97078*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97080*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*97083*/       /*SwitchType*/ 5, MVT::v2f64,// ->97090
/*97085*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97087*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*97090*/       0, // EndSwitchType
/*97091*/     /*Scope*/ 25, /*->97117*/
/*97092*/       OPC_CheckChild0Type, MVT::v2f64,
/*97094*/       OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->97102
/*97097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97099*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*97102*/       /*SwitchType*/ 5, MVT::v2i64,// ->97109
/*97104*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97106*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*97109*/       /*SwitchType*/ 5, MVT::v4f32,// ->97116
/*97111*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97113*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*97116*/       0, // EndSwitchType
/*97117*/     /*Scope*/ 16, /*->97134*/
/*97118*/       OPC_CheckChild0Type, MVT::v8f32,
/*97120*/       OPC_CheckType, MVT::v8i32,
/*97122*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97124*/       OPC_Scope, 3, /*->97129*/ // 2 children in Scope
/*97126*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*97129*/       /*Scope*/ 3, /*->97133*/
/*97130*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*97133*/       0, /*End of Scope*/
/*97134*/     /*Scope*/ 9, /*->97144*/
/*97135*/       OPC_CheckChild0Type, MVT::v16f32,
/*97137*/       OPC_CheckType, MVT::v16i32,
/*97139*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97141*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*97144*/     /*Scope*/ 16, /*->97161*/
/*97145*/       OPC_CheckChild0Type, MVT::v8i32,
/*97147*/       OPC_CheckType, MVT::v8f32,
/*97149*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97151*/       OPC_Scope, 3, /*->97156*/ // 2 children in Scope
/*97153*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*97156*/       /*Scope*/ 3, /*->97160*/
/*97157*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*97160*/       0, /*End of Scope*/
/*97161*/     /*Scope*/ 9, /*->97171*/
/*97162*/       OPC_CheckChild0Type, MVT::v16i32,
/*97164*/       OPC_CheckType, MVT::v16f32,
/*97166*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97168*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*97171*/     0, /*End of Scope*/
/*97172*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->97183
/*97175*/     OPC_RecordChild0, // #0 = $addr
/*97176*/     OPC_CheckType, MVT::i32,
/*97178*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97180*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*97183*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->97195
/*97186*/     OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*97187*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97189*/     OPC_EmitMergeInputChains1_0,
/*97190*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*97195*/   /*SwitchOpcode*/ 40|128,1/*168*/, TARGET_VAL(ISD::SUB),// ->97367
/*97199*/     OPC_RecordChild0, // #0 = $src0
/*97200*/     OPC_RecordChild1, // #1 = $src1
/*97201*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97319
/*97204*/       OPC_Scope, 100, /*->97306*/ // 2 children in Scope
/*97206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97208*/         OPC_EmitInteger, MVT::i32, 0, 
/*97211*/         OPC_EmitInteger, MVT::i32, 0, 
/*97214*/         OPC_EmitInteger, MVT::i32, 1, 
/*97217*/         OPC_EmitInteger, MVT::i32, 0, 
/*97220*/         OPC_EmitInteger, MVT::i32, 0, 
/*97223*/         OPC_EmitInteger, MVT::i32, 0, 
/*97226*/         OPC_EmitInteger, MVT::i32, 0, 
/*97229*/         OPC_EmitInteger, MVT::i32, 0, 
/*97232*/         OPC_EmitInteger, MVT::i32, 0, 
/*97235*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97247*/         OPC_EmitInteger, MVT::i32, 0, 
/*97250*/         OPC_EmitInteger, MVT::i32, 0, 
/*97253*/         OPC_EmitInteger, MVT::i32, 0, 
/*97256*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97268*/         OPC_EmitInteger, MVT::i32, 1, 
/*97271*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97274*/         OPC_EmitInteger, MVT::i32, 0, 
/*97277*/         OPC_EmitInteger, MVT::i32, 0, 
/*97280*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97306*/       /*Scope*/ 11, /*->97318*/
/*97307*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97309*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*97318*/       0, /*End of Scope*/
/*97319*/     /*SwitchType*/ 10, MVT::i16,// ->97331
/*97321*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97323*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97331*/     /*SwitchType*/ 33, MVT::v2i16,// ->97366
/*97333*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97336*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97339*/       OPC_EmitInteger, MVT::i32, 0, 
/*97342*/       OPC_EmitInteger, MVT::i32, 0, 
/*97345*/       OPC_EmitInteger, MVT::i32, 0, 
/*97348*/       OPC_EmitInteger, MVT::i32, 0, 
/*97351*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_SUB_I16), 0,
                    MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                // Src: (sub:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                // Dst: (V_PK_SUB_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97366*/     0, // EndSwitchType
/*97367*/   /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::SMIN),// ->97576
/*97371*/     OPC_RecordChild0, // #0 = $src0
/*97372*/     OPC_RecordChild1, // #1 = $src1
/*97373*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97491
/*97376*/       OPC_Scope, 100, /*->97478*/ // 2 children in Scope
/*97378*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97380*/         OPC_EmitInteger, MVT::i32, 0, 
/*97383*/         OPC_EmitInteger, MVT::i32, 0, 
/*97386*/         OPC_EmitInteger, MVT::i32, 1, 
/*97389*/         OPC_EmitInteger, MVT::i32, 0, 
/*97392*/         OPC_EmitInteger, MVT::i32, 0, 
/*97395*/         OPC_EmitInteger, MVT::i32, 0, 
/*97398*/         OPC_EmitInteger, MVT::i32, 0, 
/*97401*/         OPC_EmitInteger, MVT::i32, 0, 
/*97404*/         OPC_EmitInteger, MVT::i32, 0, 
/*97407*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97419*/         OPC_EmitInteger, MVT::i32, 0, 
/*97422*/         OPC_EmitInteger, MVT::i32, 0, 
/*97425*/         OPC_EmitInteger, MVT::i32, 0, 
/*97428*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97440*/         OPC_EmitInteger, MVT::i32, 1, 
/*97443*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97446*/         OPC_EmitInteger, MVT::i32, 0, 
/*97449*/         OPC_EmitInteger, MVT::i32, 0, 
/*97452*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97478*/       /*Scope*/ 11, /*->97490*/
/*97479*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97481*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97490*/       0, /*End of Scope*/
/*97491*/     /*SwitchType*/ 10, MVT::i16,// ->97503
/*97493*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97495*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97503*/     /*SwitchType*/ 70, MVT::v2i16,// ->97575
/*97505*/       OPC_Scope, 33, /*->97540*/ // 2 children in Scope
/*97507*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97510*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97513*/         OPC_EmitInteger, MVT::i32, 0, 
/*97516*/         OPC_EmitInteger, MVT::i32, 0, 
/*97519*/         OPC_EmitInteger, MVT::i32, 0, 
/*97522*/         OPC_EmitInteger, MVT::i32, 0, 
/*97525*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97540*/       /*Scope*/ 33, /*->97574*/
/*97541*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*97544*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*97547*/         OPC_EmitInteger, MVT::i32, 0, 
/*97550*/         OPC_EmitInteger, MVT::i32, 0, 
/*97553*/         OPC_EmitInteger, MVT::i32, 0, 
/*97556*/         OPC_EmitInteger, MVT::i32, 0, 
/*97559*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97574*/       0, /*End of Scope*/
/*97575*/     0, // EndSwitchType
/*97576*/   /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::UMIN),// ->97785
/*97580*/     OPC_RecordChild0, // #0 = $src0
/*97581*/     OPC_RecordChild1, // #1 = $src1
/*97582*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97700
/*97585*/       OPC_Scope, 100, /*->97687*/ // 2 children in Scope
/*97587*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97589*/         OPC_EmitInteger, MVT::i32, 0, 
/*97592*/         OPC_EmitInteger, MVT::i32, 0, 
/*97595*/         OPC_EmitInteger, MVT::i32, 1, 
/*97598*/         OPC_EmitInteger, MVT::i32, 0, 
/*97601*/         OPC_EmitInteger, MVT::i32, 0, 
/*97604*/         OPC_EmitInteger, MVT::i32, 0, 
/*97607*/         OPC_EmitInteger, MVT::i32, 0, 
/*97610*/         OPC_EmitInteger, MVT::i32, 0, 
/*97613*/         OPC_EmitInteger, MVT::i32, 0, 
/*97616*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97628*/         OPC_EmitInteger, MVT::i32, 0, 
/*97631*/         OPC_EmitInteger, MVT::i32, 0, 
/*97634*/         OPC_EmitInteger, MVT::i32, 0, 
/*97637*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97649*/         OPC_EmitInteger, MVT::i32, 1, 
/*97652*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97655*/         OPC_EmitInteger, MVT::i32, 0, 
/*97658*/         OPC_EmitInteger, MVT::i32, 0, 
/*97661*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97687*/       /*Scope*/ 11, /*->97699*/
/*97688*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97690*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97699*/       0, /*End of Scope*/
/*97700*/     /*SwitchType*/ 10, MVT::i16,// ->97712
/*97702*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*97704*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97712*/     /*SwitchType*/ 70, MVT::v2i16,// ->97784
/*97714*/       OPC_Scope, 33, /*->97749*/ // 2 children in Scope
/*97716*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97719*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97722*/         OPC_EmitInteger, MVT::i32, 0, 
/*97725*/         OPC_EmitInteger, MVT::i32, 0, 
/*97728*/         OPC_EmitInteger, MVT::i32, 0, 
/*97731*/         OPC_EmitInteger, MVT::i32, 0, 
/*97734*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97749*/       /*Scope*/ 33, /*->97783*/
/*97750*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*97753*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*97756*/         OPC_EmitInteger, MVT::i32, 0, 
/*97759*/         OPC_EmitInteger, MVT::i32, 0, 
/*97762*/         OPC_EmitInteger, MVT::i32, 0, 
/*97765*/         OPC_EmitInteger, MVT::i32, 0, 
/*97768*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97783*/       0, /*End of Scope*/
/*97784*/     0, // EndSwitchType
/*97785*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->98107
/*97789*/     OPC_RecordChild0, // #0 = $src0
/*97790*/     OPC_RecordChild1, // #1 = $src1
/*97791*/     OPC_CheckType, MVT::i32,
/*97793*/     OPC_Scope, 100, /*->97895*/ // 4 children in Scope
/*97795*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*97797*/       OPC_EmitInteger, MVT::i32, 0, 
/*97800*/       OPC_EmitInteger, MVT::i32, 0, 
/*97803*/       OPC_EmitInteger, MVT::i32, 1, 
/*97806*/       OPC_EmitInteger, MVT::i32, 0, 
/*97809*/       OPC_EmitInteger, MVT::i32, 0, 
/*97812*/       OPC_EmitInteger, MVT::i32, 0, 
/*97815*/       OPC_EmitInteger, MVT::i32, 0, 
/*97818*/       OPC_EmitInteger, MVT::i32, 0, 
/*97821*/       OPC_EmitInteger, MVT::i32, 0, 
/*97824*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97836*/       OPC_EmitInteger, MVT::i32, 0, 
/*97839*/       OPC_EmitInteger, MVT::i32, 0, 
/*97842*/       OPC_EmitInteger, MVT::i32, 0, 
/*97845*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97857*/       OPC_EmitInteger, MVT::i32, 1, 
/*97860*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97863*/       OPC_EmitInteger, MVT::i32, 0, 
/*97866*/       OPC_EmitInteger, MVT::i32, 0, 
/*97869*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97895*/     /*Scope*/ 100, /*->97996*/
/*97896*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*97898*/       OPC_EmitInteger, MVT::i32, 0, 
/*97901*/       OPC_EmitInteger, MVT::i32, 0, 
/*97904*/       OPC_EmitInteger, MVT::i32, 1, 
/*97907*/       OPC_EmitInteger, MVT::i32, 0, 
/*97910*/       OPC_EmitInteger, MVT::i32, 0, 
/*97913*/       OPC_EmitInteger, MVT::i32, 0, 
/*97916*/       OPC_EmitInteger, MVT::i32, 0, 
/*97919*/       OPC_EmitInteger, MVT::i32, 0, 
/*97922*/       OPC_EmitInteger, MVT::i32, 0, 
/*97925*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97937*/       OPC_EmitInteger, MVT::i32, 0, 
/*97940*/       OPC_EmitInteger, MVT::i32, 0, 
/*97943*/       OPC_EmitInteger, MVT::i32, 0, 
/*97946*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97958*/       OPC_EmitInteger, MVT::i32, 1, 
/*97961*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97964*/       OPC_EmitInteger, MVT::i32, 0, 
/*97967*/       OPC_EmitInteger, MVT::i32, 0, 
/*97970*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97996*/     /*Scope*/ 100, /*->98097*/
/*97997*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*97999*/       OPC_EmitInteger, MVT::i32, 0, 
/*98002*/       OPC_EmitInteger, MVT::i32, 0, 
/*98005*/       OPC_EmitInteger, MVT::i32, 1, 
/*98008*/       OPC_EmitInteger, MVT::i32, 0, 
/*98011*/       OPC_EmitInteger, MVT::i32, 0, 
/*98014*/       OPC_EmitInteger, MVT::i32, 0, 
/*98017*/       OPC_EmitInteger, MVT::i32, 0, 
/*98020*/       OPC_EmitInteger, MVT::i32, 0, 
/*98023*/       OPC_EmitInteger, MVT::i32, 0, 
/*98026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98038*/       OPC_EmitInteger, MVT::i32, 0, 
/*98041*/       OPC_EmitInteger, MVT::i32, 0, 
/*98044*/       OPC_EmitInteger, MVT::i32, 0, 
/*98047*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98059*/       OPC_EmitInteger, MVT::i32, 1, 
/*98062*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98065*/       OPC_EmitInteger, MVT::i32, 0, 
/*98068*/       OPC_EmitInteger, MVT::i32, 0, 
/*98071*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98097*/     /*Scope*/ 8, /*->98106*/
/*98098*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*98106*/     0, /*End of Scope*/
/*98107*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->98429
/*98111*/     OPC_RecordChild0, // #0 = $src0
/*98112*/     OPC_RecordChild1, // #1 = $src1
/*98113*/     OPC_CheckType, MVT::i32,
/*98115*/     OPC_Scope, 100, /*->98217*/ // 4 children in Scope
/*98117*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98119*/       OPC_EmitInteger, MVT::i32, 0, 
/*98122*/       OPC_EmitInteger, MVT::i32, 0, 
/*98125*/       OPC_EmitInteger, MVT::i32, 1, 
/*98128*/       OPC_EmitInteger, MVT::i32, 0, 
/*98131*/       OPC_EmitInteger, MVT::i32, 0, 
/*98134*/       OPC_EmitInteger, MVT::i32, 0, 
/*98137*/       OPC_EmitInteger, MVT::i32, 0, 
/*98140*/       OPC_EmitInteger, MVT::i32, 0, 
/*98143*/       OPC_EmitInteger, MVT::i32, 0, 
/*98146*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98158*/       OPC_EmitInteger, MVT::i32, 0, 
/*98161*/       OPC_EmitInteger, MVT::i32, 0, 
/*98164*/       OPC_EmitInteger, MVT::i32, 0, 
/*98167*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98179*/       OPC_EmitInteger, MVT::i32, 1, 
/*98182*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98185*/       OPC_EmitInteger, MVT::i32, 0, 
/*98188*/       OPC_EmitInteger, MVT::i32, 0, 
/*98191*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98217*/     /*Scope*/ 100, /*->98318*/
/*98218*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98220*/       OPC_EmitInteger, MVT::i32, 0, 
/*98223*/       OPC_EmitInteger, MVT::i32, 0, 
/*98226*/       OPC_EmitInteger, MVT::i32, 1, 
/*98229*/       OPC_EmitInteger, MVT::i32, 0, 
/*98232*/       OPC_EmitInteger, MVT::i32, 0, 
/*98235*/       OPC_EmitInteger, MVT::i32, 0, 
/*98238*/       OPC_EmitInteger, MVT::i32, 0, 
/*98241*/       OPC_EmitInteger, MVT::i32, 0, 
/*98244*/       OPC_EmitInteger, MVT::i32, 0, 
/*98247*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98259*/       OPC_EmitInteger, MVT::i32, 0, 
/*98262*/       OPC_EmitInteger, MVT::i32, 0, 
/*98265*/       OPC_EmitInteger, MVT::i32, 0, 
/*98268*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98280*/       OPC_EmitInteger, MVT::i32, 1, 
/*98283*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98286*/       OPC_EmitInteger, MVT::i32, 0, 
/*98289*/       OPC_EmitInteger, MVT::i32, 0, 
/*98292*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98318*/     /*Scope*/ 100, /*->98419*/
/*98319*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*98321*/       OPC_EmitInteger, MVT::i32, 0, 
/*98324*/       OPC_EmitInteger, MVT::i32, 0, 
/*98327*/       OPC_EmitInteger, MVT::i32, 1, 
/*98330*/       OPC_EmitInteger, MVT::i32, 0, 
/*98333*/       OPC_EmitInteger, MVT::i32, 0, 
/*98336*/       OPC_EmitInteger, MVT::i32, 0, 
/*98339*/       OPC_EmitInteger, MVT::i32, 0, 
/*98342*/       OPC_EmitInteger, MVT::i32, 0, 
/*98345*/       OPC_EmitInteger, MVT::i32, 0, 
/*98348*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98360*/       OPC_EmitInteger, MVT::i32, 0, 
/*98363*/       OPC_EmitInteger, MVT::i32, 0, 
/*98366*/       OPC_EmitInteger, MVT::i32, 0, 
/*98369*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98381*/       OPC_EmitInteger, MVT::i32, 1, 
/*98384*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98387*/       OPC_EmitInteger, MVT::i32, 0, 
/*98390*/       OPC_EmitInteger, MVT::i32, 0, 
/*98393*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98419*/     /*Scope*/ 8, /*->98428*/
/*98420*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*98428*/     0, /*End of Scope*/
/*98429*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->98919
/*98433*/     OPC_RecordChild0, // #0 = $src0
/*98434*/     OPC_CheckType, MVT::i32,
/*98436*/     OPC_Scope, 66, /*->98504*/ // 4 children in Scope
/*98438*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98440*/       OPC_EmitInteger, MVT::i32, 1, 
/*98443*/       OPC_EmitInteger, MVT::i32, 0, 
/*98446*/       OPC_EmitInteger, MVT::i32, 0, 
/*98449*/       OPC_EmitInteger, MVT::i32, 0, 
/*98452*/       OPC_EmitInteger, MVT::i32, 0, 
/*98455*/       OPC_EmitInteger, MVT::i32, 0, 
/*98458*/       OPC_EmitInteger, MVT::i32, 0, 
/*98461*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98473*/       OPC_EmitInteger, MVT::i32, 1, 
/*98476*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98479*/       OPC_EmitInteger, MVT::i32, 0, 
/*98482*/       OPC_EmitInteger, MVT::i32, 0, 
/*98485*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*98504*/     /*Scope*/ 66, /*->98571*/
/*98505*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98507*/       OPC_EmitInteger, MVT::i32, 1, 
/*98510*/       OPC_EmitInteger, MVT::i32, 0, 
/*98513*/       OPC_EmitInteger, MVT::i32, 0, 
/*98516*/       OPC_EmitInteger, MVT::i32, 0, 
/*98519*/       OPC_EmitInteger, MVT::i32, 0, 
/*98522*/       OPC_EmitInteger, MVT::i32, 0, 
/*98525*/       OPC_EmitInteger, MVT::i32, 0, 
/*98528*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98540*/       OPC_EmitInteger, MVT::i32, 1, 
/*98543*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98546*/       OPC_EmitInteger, MVT::i32, 0, 
/*98549*/       OPC_EmitInteger, MVT::i32, 0, 
/*98552*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*98571*/     /*Scope*/ 38, /*->98610*/
/*98572*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98574*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*98581*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*98588*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*98595*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*98603*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*98610*/     /*Scope*/ 50|128,2/*306*/, /*->98918*/
/*98612*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*98614*/       OPC_EmitInteger, MVT::i32, 1, 
/*98617*/       OPC_EmitInteger, MVT::i32, 0, 
/*98620*/       OPC_EmitInteger, MVT::i32, 0, 
/*98623*/       OPC_EmitInteger, MVT::i32, 0, 
/*98626*/       OPC_EmitInteger, MVT::i32, 0, 
/*98629*/       OPC_EmitInteger, MVT::i32, 0, 
/*98632*/       OPC_EmitInteger, MVT::i32, 1, 
/*98635*/       OPC_EmitInteger, MVT::i32, 0, 
/*98638*/       OPC_EmitInteger, MVT::i32, 0, 
/*98641*/       OPC_EmitInteger, MVT::i32, 0, 
/*98644*/       OPC_EmitInteger, MVT::i32, 1, 
/*98647*/       OPC_EmitInteger, MVT::i32, 0, 
/*98650*/       OPC_EmitInteger, MVT::i32, 0, 
/*98653*/       OPC_EmitInteger, MVT::i32, 0, 
/*98656*/       OPC_EmitInteger, MVT::i32, 1, 
/*98659*/       OPC_EmitInteger, MVT::i32, 0, 
/*98662*/       OPC_EmitInteger, MVT::i32, 0, 
/*98665*/       OPC_EmitInteger, MVT::i32, 0, 
/*98668*/       OPC_EmitInteger, MVT::i32, 0, 
/*98671*/       OPC_EmitInteger, MVT::i32, 0, 
/*98674*/       OPC_EmitInteger, MVT::i32, 0, 
/*98677*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98689*/       OPC_EmitInteger, MVT::i32, 1, 
/*98692*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98695*/       OPC_EmitInteger, MVT::i32, 0, 
/*98698*/       OPC_EmitInteger, MVT::i32, 0, 
/*98701*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*98720*/       OPC_EmitInteger, MVT::i32, 0, 
/*98723*/       OPC_EmitInteger, MVT::i32, 0, 
/*98726*/       OPC_EmitInteger, MVT::i32, 0, 
/*98729*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98741*/       OPC_EmitInteger, MVT::i32, 1, 
/*98744*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98747*/       OPC_EmitInteger, MVT::i32, 0, 
/*98750*/       OPC_EmitInteger, MVT::i32, 0, 
/*98753*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*98772*/       OPC_EmitInteger, MVT::i32, 0, 
/*98775*/       OPC_EmitInteger, MVT::i32, 0, 
/*98778*/       OPC_EmitInteger, MVT::i32, 0, 
/*98781*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98793*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*98800*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*98807*/       OPC_EmitInteger, MVT::i32, 0, 
/*98810*/       OPC_EmitInteger, MVT::i32, 0, 
/*98813*/       OPC_EmitInteger, MVT::i32, 0, 
/*98816*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98828*/       OPC_EmitInteger, MVT::i32, 1, 
/*98831*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98834*/       OPC_EmitInteger, MVT::i32, 0, 
/*98837*/       OPC_EmitInteger, MVT::i32, 0, 
/*98840*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*98866*/       OPC_EmitInteger, MVT::i32, 0, 
/*98869*/       OPC_EmitInteger, MVT::i32, 0, 
/*98872*/       OPC_EmitInteger, MVT::i32, 0, 
/*98875*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98887*/       OPC_EmitInteger, MVT::i32, 1, 
/*98890*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98893*/       OPC_EmitInteger, MVT::i32, 0, 
/*98896*/       OPC_EmitInteger, MVT::i32, 0, 
/*98899*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*98918*/     0, /*End of Scope*/
/*98919*/   /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->99140
/*98923*/     OPC_RecordChild0, // #0 = $src0
/*98924*/     OPC_RecordChild1, // #1 = $src1
/*98925*/     OPC_CheckType, MVT::i32,
/*98927*/     OPC_Scope, 100, /*->99029*/ // 3 children in Scope
/*98929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98931*/       OPC_EmitInteger, MVT::i32, 0, 
/*98934*/       OPC_EmitInteger, MVT::i32, 0, 
/*98937*/       OPC_EmitInteger, MVT::i32, 1, 
/*98940*/       OPC_EmitInteger, MVT::i32, 0, 
/*98943*/       OPC_EmitInteger, MVT::i32, 0, 
/*98946*/       OPC_EmitInteger, MVT::i32, 0, 
/*98949*/       OPC_EmitInteger, MVT::i32, 0, 
/*98952*/       OPC_EmitInteger, MVT::i32, 0, 
/*98955*/       OPC_EmitInteger, MVT::i32, 0, 
/*98958*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98970*/       OPC_EmitInteger, MVT::i32, 0, 
/*98973*/       OPC_EmitInteger, MVT::i32, 0, 
/*98976*/       OPC_EmitInteger, MVT::i32, 0, 
/*98979*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98991*/       OPC_EmitInteger, MVT::i32, 1, 
/*98994*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98997*/       OPC_EmitInteger, MVT::i32, 0, 
/*99000*/       OPC_EmitInteger, MVT::i32, 0, 
/*99003*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*99029*/     /*Scope*/ 100, /*->99130*/
/*99030*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*99032*/       OPC_EmitInteger, MVT::i32, 0, 
/*99035*/       OPC_EmitInteger, MVT::i32, 0, 
/*99038*/       OPC_EmitInteger, MVT::i32, 1, 
/*99041*/       OPC_EmitInteger, MVT::i32, 0, 
/*99044*/       OPC_EmitInteger, MVT::i32, 0, 
/*99047*/       OPC_EmitInteger, MVT::i32, 0, 
/*99050*/       OPC_EmitInteger, MVT::i32, 0, 
/*99053*/       OPC_EmitInteger, MVT::i32, 0, 
/*99056*/       OPC_EmitInteger, MVT::i32, 0, 
/*99059*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99071*/       OPC_EmitInteger, MVT::i32, 0, 
/*99074*/       OPC_EmitInteger, MVT::i32, 0, 
/*99077*/       OPC_EmitInteger, MVT::i32, 0, 
/*99080*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99092*/       OPC_EmitInteger, MVT::i32, 1, 
/*99095*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99098*/       OPC_EmitInteger, MVT::i32, 0, 
/*99101*/       OPC_EmitInteger, MVT::i32, 0, 
/*99104*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*99130*/     /*Scope*/ 8, /*->99139*/
/*99131*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*99139*/     0, /*End of Scope*/
/*99140*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->99261
/*99143*/     OPC_RecordChild0, // #0 = $src0
/*99144*/     OPC_RecordChild1, // #1 = $src1
/*99145*/     OPC_RecordChild2, // #2 = $src2
/*99146*/     OPC_CheckChild2Type, MVT::i32,
/*99148*/     OPC_CheckType, MVT::i32,
/*99150*/     OPC_Scope, 98, /*->99250*/ // 2 children in Scope
/*99152*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99154*/       OPC_EmitInteger, MVT::i32, 0, 
/*99157*/       OPC_EmitInteger, MVT::i32, 0, 
/*99160*/       OPC_EmitInteger, MVT::i32, 0, 
/*99163*/       OPC_EmitInteger, MVT::i32, 0, 
/*99166*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99178*/       OPC_EmitInteger, MVT::i32, 0, 
/*99181*/       OPC_EmitInteger, MVT::i32, 0, 
/*99184*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99196*/       OPC_EmitInteger, MVT::i32, 0, 
/*99199*/       OPC_EmitInteger, MVT::i32, 0, 
/*99202*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99214*/       OPC_EmitInteger, MVT::i32, 1, 
/*99217*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99220*/       OPC_EmitInteger, MVT::i32, 0, 
/*99223*/       OPC_EmitInteger, MVT::i32, 0, 
/*99226*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99250*/     /*Scope*/ 9, /*->99260*/
/*99251*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99260*/     0, /*End of Scope*/
/*99261*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->99382
/*99264*/     OPC_RecordChild0, // #0 = $src0
/*99265*/     OPC_RecordChild1, // #1 = $src1
/*99266*/     OPC_RecordChild2, // #2 = $src2
/*99267*/     OPC_CheckChild2Type, MVT::i32,
/*99269*/     OPC_CheckType, MVT::i32,
/*99271*/     OPC_Scope, 98, /*->99371*/ // 2 children in Scope
/*99273*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99275*/       OPC_EmitInteger, MVT::i32, 0, 
/*99278*/       OPC_EmitInteger, MVT::i32, 0, 
/*99281*/       OPC_EmitInteger, MVT::i32, 0, 
/*99284*/       OPC_EmitInteger, MVT::i32, 0, 
/*99287*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99299*/       OPC_EmitInteger, MVT::i32, 0, 
/*99302*/       OPC_EmitInteger, MVT::i32, 0, 
/*99305*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99317*/       OPC_EmitInteger, MVT::i32, 0, 
/*99320*/       OPC_EmitInteger, MVT::i32, 0, 
/*99323*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99335*/       OPC_EmitInteger, MVT::i32, 1, 
/*99338*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99341*/       OPC_EmitInteger, MVT::i32, 0, 
/*99344*/       OPC_EmitInteger, MVT::i32, 0, 
/*99347*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99371*/     /*Scope*/ 9, /*->99381*/
/*99372*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99381*/     0, /*End of Scope*/
/*99382*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->99503
/*99385*/     OPC_RecordChild0, // #0 = $src0
/*99386*/     OPC_RecordChild1, // #1 = $src1
/*99387*/     OPC_RecordChild2, // #2 = $src2
/*99388*/     OPC_CheckChild2Type, MVT::i32,
/*99390*/     OPC_CheckType, MVT::i32,
/*99392*/     OPC_Scope, 98, /*->99492*/ // 2 children in Scope
/*99394*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99396*/       OPC_EmitInteger, MVT::i32, 0, 
/*99399*/       OPC_EmitInteger, MVT::i32, 0, 
/*99402*/       OPC_EmitInteger, MVT::i32, 0, 
/*99405*/       OPC_EmitInteger, MVT::i32, 0, 
/*99408*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99420*/       OPC_EmitInteger, MVT::i32, 0, 
/*99423*/       OPC_EmitInteger, MVT::i32, 0, 
/*99426*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99438*/       OPC_EmitInteger, MVT::i32, 0, 
/*99441*/       OPC_EmitInteger, MVT::i32, 0, 
/*99444*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99456*/       OPC_EmitInteger, MVT::i32, 1, 
/*99459*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99462*/       OPC_EmitInteger, MVT::i32, 0, 
/*99465*/       OPC_EmitInteger, MVT::i32, 0, 
/*99468*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99492*/     /*Scope*/ 9, /*->99502*/
/*99493*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99502*/     0, /*End of Scope*/
/*99503*/   /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->100021
/*99507*/     OPC_RecordChild0, // #0 = $src
/*99508*/     OPC_MoveChild1,
/*99509*/     OPC_Scope, 39|128,1/*167*/, /*->99679*/ // 4 children in Scope
/*99512*/       OPC_CheckValueType, MVT::i1,
/*99514*/       OPC_MoveParent,
/*99515*/       OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->99642
/*99518*/         OPC_Scope, 104, /*->99624*/ // 2 children in Scope
/*99520*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99522*/           OPC_EmitInteger, MVT::i32, 0, 
/*99525*/           OPC_EmitInteger, MVT::i32, 0, 
/*99528*/           OPC_EmitInteger, MVT::i32, 0, 
/*99531*/           OPC_EmitInteger, MVT::i32, 0, 
/*99534*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99546*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99549*/           OPC_EmitInteger, MVT::i32, 0, 
/*99552*/           OPC_EmitInteger, MVT::i32, 0, 
/*99555*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99567*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*99570*/           OPC_EmitInteger, MVT::i32, 0, 
/*99573*/           OPC_EmitInteger, MVT::i32, 0, 
/*99576*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99588*/           OPC_EmitInteger, MVT::i32, 1, 
/*99591*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99594*/           OPC_EmitInteger, MVT::i32, 0, 
/*99597*/           OPC_EmitInteger, MVT::i32, 0, 
/*99600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*99624*/         /*Scope*/ 16, /*->99641*/
/*99625*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99627*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99632*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*99641*/         0, /*End of Scope*/
/*99642*/       /*SwitchType*/ 16, MVT::i64,// ->99660
/*99644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99646*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99651*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*99660*/       /*SwitchType*/ 16, MVT::i16,// ->99678
/*99662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99664*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99669*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*99678*/       0, // EndSwitchType
/*99679*/     /*Scope*/ 39|128,1/*167*/, /*->99848*/
/*99681*/       OPC_CheckValueType, MVT::i8,
/*99683*/       OPC_MoveParent,
/*99684*/       OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->99811
/*99687*/         OPC_Scope, 9, /*->99698*/ // 2 children in Scope
/*99689*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*99698*/         /*Scope*/ 111, /*->99810*/
/*99699*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99701*/           OPC_EmitInteger, MVT::i32, 0, 
/*99704*/           OPC_EmitInteger, MVT::i32, 0, 
/*99707*/           OPC_EmitInteger, MVT::i32, 0, 
/*99710*/           OPC_EmitInteger, MVT::i32, 0, 
/*99713*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99725*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99728*/           OPC_EmitInteger, MVT::i32, 0, 
/*99731*/           OPC_EmitInteger, MVT::i32, 0, 
/*99734*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99746*/           OPC_EmitInteger, MVT::i32, 8, 
/*99749*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*99756*/           OPC_EmitInteger, MVT::i32, 0, 
/*99759*/           OPC_EmitInteger, MVT::i32, 0, 
/*99762*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99774*/           OPC_EmitInteger, MVT::i32, 1, 
/*99777*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99780*/           OPC_EmitInteger, MVT::i32, 0, 
/*99783*/           OPC_EmitInteger, MVT::i32, 0, 
/*99786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*99810*/         0, /*End of Scope*/
/*99811*/       /*SwitchType*/ 16, MVT::i16,// ->99829
/*99813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99815*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*99820*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*99829*/       /*SwitchType*/ 16, MVT::i64,// ->99847
/*99831*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99833*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*99838*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*99847*/       0, // EndSwitchType
/*99848*/     /*Scope*/ 21|128,1/*149*/, /*->99999*/
/*99850*/       OPC_CheckValueType, MVT::i16,
/*99852*/       OPC_MoveParent,
/*99853*/       OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->99980
/*99856*/         OPC_Scope, 9, /*->99867*/ // 2 children in Scope
/*99858*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*99867*/         /*Scope*/ 111, /*->99979*/
/*99868*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99870*/           OPC_EmitInteger, MVT::i32, 0, 
/*99873*/           OPC_EmitInteger, MVT::i32, 0, 
/*99876*/           OPC_EmitInteger, MVT::i32, 0, 
/*99879*/           OPC_EmitInteger, MVT::i32, 0, 
/*99882*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99894*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99897*/           OPC_EmitInteger, MVT::i32, 0, 
/*99900*/           OPC_EmitInteger, MVT::i32, 0, 
/*99903*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99915*/           OPC_EmitInteger, MVT::i32, 16, 
/*99918*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*99925*/           OPC_EmitInteger, MVT::i32, 0, 
/*99928*/           OPC_EmitInteger, MVT::i32, 0, 
/*99931*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99943*/           OPC_EmitInteger, MVT::i32, 1, 
/*99946*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99949*/           OPC_EmitInteger, MVT::i32, 0, 
/*99952*/           OPC_EmitInteger, MVT::i32, 0, 
/*99955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*99979*/         0, /*End of Scope*/
/*99980*/       /*SwitchType*/ 16, MVT::i64,// ->99998
/*99982*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99984*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*99989*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*99998*/       0, // EndSwitchType
/*99999*/     /*Scope*/ 20, /*->100020*/
/*100000*/      OPC_CheckValueType, MVT::i32,
/*100002*/      OPC_MoveParent,
/*100003*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100005*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*100011*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*100020*/    0, /*End of Scope*/
/*100021*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->100142
/*100024*/    OPC_RecordChild0, // #0 = $src0
/*100025*/    OPC_RecordChild1, // #1 = $src1
/*100026*/    OPC_RecordChild2, // #2 = $src2
/*100027*/    OPC_CheckChild2Type, MVT::i32,
/*100029*/    OPC_CheckType, MVT::i32,
/*100031*/    OPC_Scope, 98, /*->100131*/ // 2 children in Scope
/*100033*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100035*/      OPC_EmitInteger, MVT::i32, 0, 
/*100038*/      OPC_EmitInteger, MVT::i32, 0, 
/*100041*/      OPC_EmitInteger, MVT::i32, 0, 
/*100044*/      OPC_EmitInteger, MVT::i32, 0, 
/*100047*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100059*/      OPC_EmitInteger, MVT::i32, 0, 
/*100062*/      OPC_EmitInteger, MVT::i32, 0, 
/*100065*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100077*/      OPC_EmitInteger, MVT::i32, 0, 
/*100080*/      OPC_EmitInteger, MVT::i32, 0, 
/*100083*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100095*/      OPC_EmitInteger, MVT::i32, 1, 
/*100098*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100101*/      OPC_EmitInteger, MVT::i32, 0, 
/*100104*/      OPC_EmitInteger, MVT::i32, 0, 
/*100107*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100131*/    /*Scope*/ 9, /*->100141*/
/*100132*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100141*/    0, /*End of Scope*/
/*100142*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->100264
/*100145*/    OPC_RecordChild0, // #0 = $src0
/*100146*/    OPC_RecordChild1, // #1 = $src1
/*100147*/    OPC_CheckChild1Type, MVT::i32,
/*100149*/    OPC_CheckType, MVT::i32,
/*100151*/    OPC_Scope, 98, /*->100251*/ // 2 children in Scope
/*100153*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100155*/      OPC_EmitInteger, MVT::i32, 0, 
/*100158*/      OPC_EmitInteger, MVT::i32, 0, 
/*100161*/      OPC_EmitInteger, MVT::i32, 0, 
/*100164*/      OPC_EmitInteger, MVT::i32, 0, 
/*100167*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100179*/      OPC_EmitInteger, MVT::i32, 0, 
/*100182*/      OPC_EmitInteger, MVT::i32, 0, 
/*100185*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100197*/      OPC_EmitInteger, MVT::i32, 0, 
/*100200*/      OPC_EmitInteger, MVT::i32, 0, 
/*100203*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100215*/      OPC_EmitInteger, MVT::i32, 1, 
/*100218*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100221*/      OPC_EmitInteger, MVT::i32, 0, 
/*100224*/      OPC_EmitInteger, MVT::i32, 0, 
/*100227*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*100251*/    /*Scope*/ 11, /*->100263*/
/*100252*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100254*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*100263*/    0, /*End of Scope*/
/*100264*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->100383
/*100267*/    OPC_RecordChild0, // #0 = $src0
/*100268*/    OPC_RecordChild1, // #1 = $src1
/*100269*/    OPC_CheckType, MVT::i32,
/*100271*/    OPC_Scope, 100, /*->100373*/ // 2 children in Scope
/*100273*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100275*/      OPC_EmitInteger, MVT::i32, 0, 
/*100278*/      OPC_EmitInteger, MVT::i32, 0, 
/*100281*/      OPC_EmitInteger, MVT::i32, 1, 
/*100284*/      OPC_EmitInteger, MVT::i32, 0, 
/*100287*/      OPC_EmitInteger, MVT::i32, 0, 
/*100290*/      OPC_EmitInteger, MVT::i32, 0, 
/*100293*/      OPC_EmitInteger, MVT::i32, 0, 
/*100296*/      OPC_EmitInteger, MVT::i32, 0, 
/*100299*/      OPC_EmitInteger, MVT::i32, 0, 
/*100302*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100314*/      OPC_EmitInteger, MVT::i32, 0, 
/*100317*/      OPC_EmitInteger, MVT::i32, 0, 
/*100320*/      OPC_EmitInteger, MVT::i32, 0, 
/*100323*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100335*/      OPC_EmitInteger, MVT::i32, 1, 
/*100338*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100341*/      OPC_EmitInteger, MVT::i32, 0, 
/*100344*/      OPC_EmitInteger, MVT::i32, 0, 
/*100347*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*100373*/    /*Scope*/ 8, /*->100382*/
/*100374*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*100382*/    0, /*End of Scope*/
/*100383*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->100490
/*100386*/    OPC_RecordChild0, // #0 = $src0
/*100387*/    OPC_RecordChild1, // #1 = $src1
/*100388*/    OPC_CheckType, MVT::i32,
/*100390*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100392*/    OPC_EmitInteger, MVT::i32, 0, 
/*100395*/    OPC_EmitInteger, MVT::i32, 0, 
/*100398*/    OPC_EmitInteger, MVT::i32, 1, 
/*100401*/    OPC_EmitInteger, MVT::i32, 0, 
/*100404*/    OPC_EmitInteger, MVT::i32, 0, 
/*100407*/    OPC_EmitInteger, MVT::i32, 0, 
/*100410*/    OPC_EmitInteger, MVT::i32, 0, 
/*100413*/    OPC_EmitInteger, MVT::i32, 0, 
/*100416*/    OPC_EmitInteger, MVT::i32, 0, 
/*100419*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100431*/    OPC_EmitInteger, MVT::i32, 0, 
/*100434*/    OPC_EmitInteger, MVT::i32, 0, 
/*100437*/    OPC_EmitInteger, MVT::i32, 0, 
/*100440*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100452*/    OPC_EmitInteger, MVT::i32, 1, 
/*100455*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100458*/    OPC_EmitInteger, MVT::i32, 0, 
/*100461*/    OPC_EmitInteger, MVT::i32, 0, 
/*100464*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*100490*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->100597
/*100493*/    OPC_RecordChild0, // #0 = $src0
/*100494*/    OPC_RecordChild1, // #1 = $src1
/*100495*/    OPC_CheckType, MVT::i32,
/*100497*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100499*/    OPC_EmitInteger, MVT::i32, 0, 
/*100502*/    OPC_EmitInteger, MVT::i32, 0, 
/*100505*/    OPC_EmitInteger, MVT::i32, 1, 
/*100508*/    OPC_EmitInteger, MVT::i32, 0, 
/*100511*/    OPC_EmitInteger, MVT::i32, 0, 
/*100514*/    OPC_EmitInteger, MVT::i32, 0, 
/*100517*/    OPC_EmitInteger, MVT::i32, 0, 
/*100520*/    OPC_EmitInteger, MVT::i32, 0, 
/*100523*/    OPC_EmitInteger, MVT::i32, 0, 
/*100526*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100538*/    OPC_EmitInteger, MVT::i32, 0, 
/*100541*/    OPC_EmitInteger, MVT::i32, 0, 
/*100544*/    OPC_EmitInteger, MVT::i32, 0, 
/*100547*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100559*/    OPC_EmitInteger, MVT::i32, 1, 
/*100562*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100565*/    OPC_EmitInteger, MVT::i32, 0, 
/*100568*/    OPC_EmitInteger, MVT::i32, 0, 
/*100571*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*100597*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->100739
/*100601*/    OPC_RecordChild0, // #0 = $src0
/*100602*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->100685
/*100605*/      OPC_Scope, 66, /*->100673*/ // 2 children in Scope
/*100607*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100609*/        OPC_EmitInteger, MVT::i32, 1, 
/*100612*/        OPC_EmitInteger, MVT::i32, 0, 
/*100615*/        OPC_EmitInteger, MVT::i32, 0, 
/*100618*/        OPC_EmitInteger, MVT::i32, 0, 
/*100621*/        OPC_EmitInteger, MVT::i32, 0, 
/*100624*/        OPC_EmitInteger, MVT::i32, 0, 
/*100627*/        OPC_EmitInteger, MVT::i32, 0, 
/*100630*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100642*/        OPC_EmitInteger, MVT::i32, 1, 
/*100645*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100648*/        OPC_EmitInteger, MVT::i32, 0, 
/*100651*/        OPC_EmitInteger, MVT::i32, 0, 
/*100654*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*100673*/      /*Scope*/ 10, /*->100684*/
/*100674*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100676*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*100684*/      0, /*End of Scope*/
/*100685*/    /*SwitchType*/ 51, MVT::i64,// ->100738
/*100687*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100689*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*100692*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*100700*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*100703*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*100711*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*100714*/      OPC_EmitInteger, MVT::i32, 0, 
/*100717*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*100724*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*100727*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*100738*/    0, // EndSwitchType
/*100739*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->100824
/*100742*/    OPC_RecordChild0, // #0 = $src0
/*100743*/    OPC_CheckType, MVT::i32,
/*100745*/    OPC_Scope, 66, /*->100813*/ // 2 children in Scope
/*100747*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100749*/      OPC_EmitInteger, MVT::i32, 1, 
/*100752*/      OPC_EmitInteger, MVT::i32, 0, 
/*100755*/      OPC_EmitInteger, MVT::i32, 0, 
/*100758*/      OPC_EmitInteger, MVT::i32, 0, 
/*100761*/      OPC_EmitInteger, MVT::i32, 0, 
/*100764*/      OPC_EmitInteger, MVT::i32, 0, 
/*100767*/      OPC_EmitInteger, MVT::i32, 0, 
/*100770*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100782*/      OPC_EmitInteger, MVT::i32, 1, 
/*100785*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100788*/      OPC_EmitInteger, MVT::i32, 0, 
/*100791*/      OPC_EmitInteger, MVT::i32, 0, 
/*100794*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*100813*/    /*Scope*/ 9, /*->100823*/
/*100814*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100816*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*100823*/    0, /*End of Scope*/
/*100824*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->100909
/*100827*/    OPC_RecordChild0, // #0 = $src0
/*100828*/    OPC_CheckType, MVT::i32,
/*100830*/    OPC_Scope, 66, /*->100898*/ // 2 children in Scope
/*100832*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100834*/      OPC_EmitInteger, MVT::i32, 1, 
/*100837*/      OPC_EmitInteger, MVT::i32, 0, 
/*100840*/      OPC_EmitInteger, MVT::i32, 0, 
/*100843*/      OPC_EmitInteger, MVT::i32, 0, 
/*100846*/      OPC_EmitInteger, MVT::i32, 0, 
/*100849*/      OPC_EmitInteger, MVT::i32, 0, 
/*100852*/      OPC_EmitInteger, MVT::i32, 0, 
/*100855*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100867*/      OPC_EmitInteger, MVT::i32, 1, 
/*100870*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100873*/      OPC_EmitInteger, MVT::i32, 0, 
/*100876*/      OPC_EmitInteger, MVT::i32, 0, 
/*100879*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*100898*/    /*Scope*/ 9, /*->100908*/
/*100899*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100901*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*100908*/    0, /*End of Scope*/
/*100909*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->101030
/*100912*/    OPC_RecordChild0, // #0 = $src0
/*100913*/    OPC_RecordChild1, // #1 = $src1
/*100914*/    OPC_RecordChild2, // #2 = $src2
/*100915*/    OPC_CheckChild2Type, MVT::i32,
/*100917*/    OPC_CheckType, MVT::i32,
/*100919*/    OPC_Scope, 98, /*->101019*/ // 2 children in Scope
/*100921*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*100923*/      OPC_EmitInteger, MVT::i32, 0, 
/*100926*/      OPC_EmitInteger, MVT::i32, 0, 
/*100929*/      OPC_EmitInteger, MVT::i32, 0, 
/*100932*/      OPC_EmitInteger, MVT::i32, 0, 
/*100935*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100947*/      OPC_EmitInteger, MVT::i32, 0, 
/*100950*/      OPC_EmitInteger, MVT::i32, 0, 
/*100953*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100965*/      OPC_EmitInteger, MVT::i32, 0, 
/*100968*/      OPC_EmitInteger, MVT::i32, 0, 
/*100971*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100983*/      OPC_EmitInteger, MVT::i32, 1, 
/*100986*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100989*/      OPC_EmitInteger, MVT::i32, 0, 
/*100992*/      OPC_EmitInteger, MVT::i32, 0, 
/*100995*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101019*/    /*Scope*/ 9, /*->101029*/
/*101020*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101029*/    0, /*End of Scope*/
/*101030*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->101149
/*101033*/    OPC_RecordChild0, // #0 = $src0
/*101034*/    OPC_RecordChild1, // #1 = $src1
/*101035*/    OPC_CheckType, MVT::i32,
/*101037*/    OPC_Scope, 100, /*->101139*/ // 2 children in Scope
/*101039*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*101041*/      OPC_EmitInteger, MVT::i32, 0, 
/*101044*/      OPC_EmitInteger, MVT::i32, 0, 
/*101047*/      OPC_EmitInteger, MVT::i32, 1, 
/*101050*/      OPC_EmitInteger, MVT::i32, 0, 
/*101053*/      OPC_EmitInteger, MVT::i32, 0, 
/*101056*/      OPC_EmitInteger, MVT::i32, 0, 
/*101059*/      OPC_EmitInteger, MVT::i32, 0, 
/*101062*/      OPC_EmitInteger, MVT::i32, 0, 
/*101065*/      OPC_EmitInteger, MVT::i32, 0, 
/*101068*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101080*/      OPC_EmitInteger, MVT::i32, 0, 
/*101083*/      OPC_EmitInteger, MVT::i32, 0, 
/*101086*/      OPC_EmitInteger, MVT::i32, 0, 
/*101089*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101101*/      OPC_EmitInteger, MVT::i32, 1, 
/*101104*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101107*/      OPC_EmitInteger, MVT::i32, 0, 
/*101110*/      OPC_EmitInteger, MVT::i32, 0, 
/*101113*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*101139*/    /*Scope*/ 8, /*->101148*/
/*101140*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*101148*/    0, /*End of Scope*/
/*101149*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->101268
/*101152*/    OPC_RecordChild0, // #0 = $src0
/*101153*/    OPC_RecordChild1, // #1 = $src1
/*101154*/    OPC_CheckType, MVT::i32,
/*101156*/    OPC_Scope, 100, /*->101258*/ // 2 children in Scope
/*101158*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*101160*/      OPC_EmitInteger, MVT::i32, 0, 
/*101163*/      OPC_EmitInteger, MVT::i32, 0, 
/*101166*/      OPC_EmitInteger, MVT::i32, 1, 
/*101169*/      OPC_EmitInteger, MVT::i32, 0, 
/*101172*/      OPC_EmitInteger, MVT::i32, 0, 
/*101175*/      OPC_EmitInteger, MVT::i32, 0, 
/*101178*/      OPC_EmitInteger, MVT::i32, 0, 
/*101181*/      OPC_EmitInteger, MVT::i32, 0, 
/*101184*/      OPC_EmitInteger, MVT::i32, 0, 
/*101187*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101199*/      OPC_EmitInteger, MVT::i32, 0, 
/*101202*/      OPC_EmitInteger, MVT::i32, 0, 
/*101205*/      OPC_EmitInteger, MVT::i32, 0, 
/*101208*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101220*/      OPC_EmitInteger, MVT::i32, 1, 
/*101223*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101226*/      OPC_EmitInteger, MVT::i32, 0, 
/*101229*/      OPC_EmitInteger, MVT::i32, 0, 
/*101232*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101258*/    /*Scope*/ 8, /*->101267*/
/*101259*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*101267*/    0, /*End of Scope*/
/*101268*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->101457
/*101272*/    OPC_RecordChild0, // #0 = $src
/*101273*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->101310
/*101276*/      OPC_Scope, 11, /*->101289*/ // 2 children in Scope
/*101278*/        OPC_CheckChild0Type, MVT::i16,
/*101280*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101282*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*101289*/      /*Scope*/ 19, /*->101309*/
/*101290*/        OPC_CheckChild0Type, MVT::i1,
/*101292*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101294*/        OPC_EmitInteger, MVT::i32, 0, 
/*101297*/        OPC_EmitInteger, MVT::i32, 1, 
/*101300*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*101309*/      0, /*End of Scope*/
/*101310*/    /*SwitchType*/ 17, MVT::i16,// ->101329
/*101312*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*101314*/      OPC_EmitInteger, MVT::i32, 0, 
/*101317*/      OPC_EmitInteger, MVT::i32, 1, 
/*101320*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*101329*/    /*SwitchType*/ 125, MVT::i64,// ->101456
/*101331*/      OPC_Scope, 30, /*->101363*/ // 3 children in Scope
/*101333*/        OPC_CheckChild0Type, MVT::i32,
/*101335*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101337*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*101340*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101343*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*101349*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101352*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*101363*/      /*Scope*/ 41, /*->101405*/
/*101364*/        OPC_CheckChild0Type, MVT::i16,
/*101366*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101368*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*101371*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*101378*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101381*/        OPC_EmitInteger, MVT::i32, 0, 
/*101384*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*101391*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101394*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*101405*/      /*Scope*/ 49, /*->101455*/
/*101406*/        OPC_CheckChild0Type, MVT::i1,
/*101408*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101410*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*101413*/        OPC_EmitInteger, MVT::i32, 0, 
/*101416*/        OPC_EmitInteger, MVT::i32, 1, 
/*101419*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*101428*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101431*/        OPC_EmitInteger, MVT::i32, 0, 
/*101434*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*101441*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101444*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*101455*/      0, /*End of Scope*/
/*101456*/    0, // EndSwitchType
/*101457*/  /*SwitchOpcode*/ 21|128,1/*149*/, TARGET_VAL(ISD::TRUNCATE),// ->101610
/*101461*/    OPC_RecordChild0, // #0 = $src
/*101462*/    OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->101495
/*101465*/      OPC_Scope, 11, /*->101478*/ // 2 children in Scope
/*101467*/        OPC_CheckChild0Type, MVT::i32,
/*101469*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101471*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i16, 1/*#Ops*/, 0, 
                  // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                  // Dst: (COPY:i16 ?:i32:$src)
/*101478*/      /*Scope*/ 15, /*->101494*/
/*101479*/        OPC_CheckChild0Type, MVT::i64,
/*101481*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101483*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101486*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*101494*/      0, /*End of Scope*/
/*101495*/    /*SwitchType*/ 13, MVT::i32,// ->101510
/*101497*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101499*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101502*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*101510*/    /*SwitchType*/ 97, MVT::i1,// ->101609
/*101512*/      OPC_Scope, 27, /*->101541*/ // 3 children in Scope
/*101514*/        OPC_CheckChild0Type, MVT::i32,
/*101516*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101518*/        OPC_EmitInteger, MVT::i32, 1, 
/*101521*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*101530*/        OPC_EmitInteger, MVT::i32, 1, 
/*101533*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*101541*/      /*Scope*/ 27, /*->101569*/
/*101542*/        OPC_CheckChild0Type, MVT::i16,
/*101544*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101546*/        OPC_EmitInteger, MVT::i32, 1, 
/*101549*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*101558*/        OPC_EmitInteger, MVT::i32, 1, 
/*101561*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*101569*/      /*Scope*/ 38, /*->101608*/
/*101570*/        OPC_CheckChild0Type, MVT::i64,
/*101572*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101574*/        OPC_EmitInteger, MVT::i32, 1, 
/*101577*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101580*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*101588*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*101597*/        OPC_EmitInteger, MVT::i32, 1, 
/*101600*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*101608*/      0, /*End of Scope*/
/*101609*/    0, // EndSwitchType
/*101610*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->101625
/*101613*/    OPC_RecordChild0, // #0 = $src0
/*101614*/    OPC_CheckType, MVT::i32,
/*101616*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101618*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*101625*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->101640
/*101628*/    OPC_RecordChild0, // #0 = $src0
/*101629*/    OPC_CheckType, MVT::i32,
/*101631*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101633*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*101640*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->101657
/*101643*/    OPC_RecordNode, // #0 = 'AMDGPUret_flag' chained node
/*101644*/    OPC_CaptureGlueInput,
/*101645*/    OPC_RecordChild1, // #1 = $src0
/*101646*/    OPC_CheckChild1Type, MVT::i64,
/*101648*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101650*/    OPC_EmitMergeInputChains1_0,
/*101651*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETPC_B64_return), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUret_flag i64:i64:$src0) - Complexity = 3
              // Dst: (S_SETPC_B64_return i64:i64:$src0)
/*101657*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->101676
/*101660*/    OPC_CaptureGlueInput,
/*101661*/    OPC_RecordChild0, // #0 = $src0
/*101662*/    OPC_RecordChild1, // #1 = $src1
/*101663*/    OPC_CheckType, MVT::i32,
/*101665*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101667*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*101676*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->101695
/*101679*/    OPC_CaptureGlueInput,
/*101680*/    OPC_RecordChild0, // #0 = $src0
/*101681*/    OPC_RecordChild1, // #1 = $src1
/*101682*/    OPC_CheckType, MVT::i32,
/*101684*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101686*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*101695*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->101720
/*101698*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*101699*/    OPC_CaptureGlueInput,
/*101700*/    OPC_Scope, 8, /*->101710*/ // 2 children in Scope
/*101702*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101704*/      OPC_EmitMergeInputChains1_0,
/*101705*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*101710*/    /*Scope*/ 8, /*->101719*/
/*101711*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101713*/      OPC_EmitMergeInputChains1_0,
/*101714*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*101719*/    0, /*End of Scope*/
/*101720*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->101752
/*101723*/    OPC_RecordNode, // #0 = 'br' chained node
/*101724*/    OPC_RecordChild1, // #1 = $simm16
/*101725*/    OPC_MoveChild1,
/*101726*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101729*/    OPC_MoveParent,
/*101730*/    OPC_Scope, 9, /*->101741*/ // 2 children in Scope
/*101732*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101734*/      OPC_EmitMergeInputChains1_0,
/*101735*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*101741*/    /*Scope*/ 9, /*->101751*/
/*101742*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101744*/      OPC_EmitMergeInputChains1_0,
/*101745*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*101751*/    0, /*End of Scope*/
/*101752*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->101770
/*101755*/    OPC_RecordChild0, // #0 = $src0
/*101756*/    OPC_RecordChild1, // #1 = $src1
/*101757*/    OPC_CheckType, MVT::i32,
/*101759*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101761*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*101770*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->101798
/*101773*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*101774*/    OPC_CheckType, MVT::i64,
/*101776*/    OPC_Scope, 9, /*->101787*/ // 2 children in Scope
/*101778*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*101780*/      OPC_EmitMergeInputChains1_0,
/*101781*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*101787*/    /*Scope*/ 9, /*->101797*/
/*101788*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101790*/      OPC_EmitMergeInputChains1_0,
/*101791*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*101797*/    0, /*End of Scope*/
/*101798*/  /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::IF),// ->101820
/*101801*/    OPC_RecordNode, // #0 = 'AMDGPUif' chained node
/*101802*/    OPC_RecordChild1, // #1 = $vcc
/*101803*/    OPC_RecordChild2, // #2 = $target
/*101804*/    OPC_MoveChild2,
/*101805*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101808*/    OPC_MoveParent,
/*101809*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101811*/    OPC_EmitMergeInputChains1_0,
/*101812*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                  MVT::i64, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUif:i64 i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*101820*/  /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::LOOP),// ->101841
/*101823*/    OPC_RecordNode, // #0 = 'AMDGPUloop' chained node
/*101824*/    OPC_RecordChild1, // #1 = $saved
/*101825*/    OPC_RecordChild2, // #2 = $target
/*101826*/    OPC_MoveChild2,
/*101827*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101830*/    OPC_MoveParent,
/*101831*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101833*/    OPC_EmitMergeInputChains1_0,
/*101834*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUloop i64:i64:$saved, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*101841*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN_TO_EPILOG),// ->101854
/*101844*/    OPC_RecordNode, // #0 = 'AMDGPUreturn_to_epilog' chained node
/*101845*/    OPC_CaptureGlueInput,
/*101846*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101848*/    OPC_EmitMergeInputChains1_0,
/*101849*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN_TO_EPILOG), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn_to_epilog) - Complexity = 3
              // Dst: (SI_RETURN_TO_EPILOG)
/*101854*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::ELSE),// ->101880
/*101857*/    OPC_RecordNode, // #0 = 'AMDGPUelse' chained node
/*101858*/    OPC_RecordChild1, // #1 = $src
/*101859*/    OPC_RecordChild2, // #2 = $target
/*101860*/    OPC_MoveChild2,
/*101861*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101864*/    OPC_MoveParent,
/*101865*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101867*/    OPC_EmitMergeInputChains1_0,
/*101868*/    OPC_EmitInteger, MVT::i1, 0, 
/*101871*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                  MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUelse:i64 i64:i64:$src, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*101880*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->101942
/*101883*/    OPC_RecordChild0, // #0 = $src0
/*101884*/    OPC_CheckChild0Type, MVT::i1,
/*101886*/    OPC_RecordChild1, // #1 = $src1
/*101887*/    OPC_RecordChild2, // #2 = $src2
/*101888*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->101902
/*101891*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101893*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*101902*/    /*SwitchType*/ 11, MVT::i32,// ->101915
/*101904*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101906*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*101915*/    /*SwitchType*/ 11, MVT::f16,// ->101928
/*101917*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101919*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*101928*/    /*SwitchType*/ 11, MVT::f32,// ->101941
/*101930*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101932*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*101941*/    0, // EndSwitchType
/*101942*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->101960
/*101945*/    OPC_RecordNode, // #0 = $fi
/*101946*/    OPC_CheckType, MVT::i32,
/*101948*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101950*/    OPC_EmitNodeXForm, 7, 0, // frameindex_to_targetframeindex
/*101953*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*101960*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::FP16_ZEXT),// ->101977
/*101963*/    OPC_RecordChild0, // #0 = $src
/*101964*/    OPC_CheckChild0Type, MVT::f16,
/*101966*/    OPC_CheckType, MVT::i32,
/*101968*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101970*/    OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUfp16_zext:i32 f16:f16:$src) - Complexity = 3
              // Dst: (COPY:i32 ?:f16:$src)
/*101977*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->102031
/*101980*/    OPC_RecordChild0, // #0 = $a
/*101981*/    OPC_CheckType, MVT::i32,
/*101983*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101985*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*101991*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*101998*/    OPC_EmitInteger, MVT::i32, 24, 
/*102001*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*102010*/    OPC_EmitInteger, MVT::i32, 8, 
/*102013*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*102022*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*102031*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->102070
/*102034*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*102035*/    OPC_RecordChild1, // #1 = $target
/*102036*/    OPC_MoveChild1,
/*102037*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*102040*/    OPC_MoveParent,
/*102041*/    OPC_RecordChild2, // #2 = $src0
/*102042*/    OPC_Scope, 12, /*->102056*/ // 2 children in Scope
/*102044*/      OPC_CheckChild2Type, MVT::i32,
/*102046*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102048*/      OPC_EmitMergeInputChains1_0,
/*102049*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*102056*/    /*Scope*/ 12, /*->102069*/
/*102057*/      OPC_CheckChild2Type, MVT::f32,
/*102059*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102061*/      OPC_EmitMergeInputChains1_0,
/*102062*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*102069*/    0, /*End of Scope*/
/*102070*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->102086
/*102073*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*102074*/    OPC_RecordChild1, // #1 = $src
/*102075*/    OPC_CheckChild1Type, MVT::i32,
/*102077*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102079*/    OPC_EmitMergeInputChains1_0,
/*102080*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*102086*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::INIT_EXEC),// ->102106
/*102089*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec' chained node
/*102090*/    OPC_CaptureGlueInput,
/*102091*/    OPC_RecordChild1, // #1 = $src
/*102092*/    OPC_CheckChild1Type, MVT::i64,
/*102094*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102096*/    OPC_EmitMergeInputChains1_0,
/*102097*/    OPC_EmitNodeXForm, 6, 1, // as_i64imm
/*102100*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUinit_exec i64:i64:$src) - Complexity = 3
              // Dst: (SI_INIT_EXEC (as_i64imm:i64 ?:i64:$src))
/*102106*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::INIT_EXEC_FROM_INPUT),// ->102130
/*102109*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec_from_input' chained node
/*102110*/    OPC_CaptureGlueInput,
/*102111*/    OPC_RecordChild1, // #1 = $input
/*102112*/    OPC_CheckChild1Type, MVT::i32,
/*102114*/    OPC_RecordChild2, // #2 = $shift
/*102115*/    OPC_CheckChild2Type, MVT::i32,
/*102117*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102119*/    OPC_EmitMergeInputChains1_0,
/*102120*/    OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*102123*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC_FROM_INPUT), 0|OPFL_Chain|OPFL_GlueInput,
                  2/*#Ops*/, 1, 3, 
              // Src: (AMDGPUinit_exec_from_input i32:i32:$input, i32:i32:$shift) - Complexity = 3
              // Dst: (SI_INIT_EXEC_FROM_INPUT ?:i32:$input, (as_i32imm:i32 ?:i32:$shift))
/*102130*/  /*SwitchOpcode*/ 94, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->102227
/*102133*/    OPC_RecordMemRef,
/*102134*/    OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*102135*/    OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*102136*/    OPC_RecordChild2, // #2 = $vdata
/*102137*/    OPC_SwitchType /*2 cases */, 42, MVT::i32,// ->102182
/*102140*/      OPC_CheckChild2Type, MVT::v2i32,
/*102142*/      OPC_Scope, 18, /*->102162*/ // 2 children in Scope
/*102144*/        OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*102146*/        OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*102148*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*102151*/        OPC_EmitMergeInputChains1_0,
/*102152*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*102162*/      /*Scope*/ 18, /*->102181*/
/*102163*/        OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*102165*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*102167*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*102170*/        OPC_EmitMergeInputChains1_0,
/*102171*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, ?:i1:$slc)
/*102181*/      0, /*End of Scope*/
/*102182*/    /*SwitchType*/ 42, MVT::i64,// ->102226
/*102184*/      OPC_CheckChild2Type, MVT::v2i64,
/*102186*/      OPC_Scope, 18, /*->102206*/ // 2 children in Scope
/*102188*/        OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*102190*/        OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*102192*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*102195*/        OPC_EmitMergeInputChains1_0,
/*102196*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*102206*/      /*Scope*/ 18, /*->102225*/
/*102207*/        OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*102209*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*102211*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*102214*/        OPC_EmitMergeInputChains1_0,
/*102215*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$vaddr, ?:v2i64:$data, ?:i16:$offset, ?:i1:$slc)
/*102225*/      0, /*End of Scope*/
/*102226*/    0, // EndSwitchType
/*102227*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::CVT_PKRTZ_F16_F32),// ->102254
/*102230*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*102231*/    OPC_CheckChild0Type, MVT::f32,
/*102233*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*102234*/    OPC_CheckType, MVT::i32,
/*102236*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*102239*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*102242*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                  MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUpkrtz_f16_f32:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*102254*/  /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->102355
/*102257*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*102258*/    OPC_CheckType, MVT::i1,
/*102260*/    OPC_Scope, 30, /*->102292*/ // 3 children in Scope
/*102262*/      OPC_CheckChild0Type, MVT::f32,
/*102264*/      OPC_RecordChild1, // #1 = $src1
/*102265*/      OPC_CheckChild1Type, MVT::i32,
/*102267*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*102270*/      OPC_Scope, 9, /*->102281*/ // 2 children in Scope
/*102272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*102281*/      /*Scope*/ 9, /*->102291*/
/*102282*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*102291*/      0, /*End of Scope*/
/*102292*/    /*Scope*/ 30, /*->102323*/
/*102293*/      OPC_CheckChild0Type, MVT::f64,
/*102295*/      OPC_RecordChild1, // #1 = $src1
/*102296*/      OPC_CheckChild1Type, MVT::i32,
/*102298*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*102301*/      OPC_Scope, 9, /*->102312*/ // 2 children in Scope
/*102303*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*102312*/      /*Scope*/ 9, /*->102322*/
/*102313*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*102322*/      0, /*End of Scope*/
/*102323*/    /*Scope*/ 30, /*->102354*/
/*102324*/      OPC_CheckChild0Type, MVT::f16,
/*102326*/      OPC_RecordChild1, // #1 = $src1
/*102327*/      OPC_CheckChild1Type, MVT::i32,
/*102329*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*102332*/      OPC_Scope, 9, /*->102343*/ // 2 children in Scope
/*102334*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*102343*/      /*Scope*/ 9, /*->102353*/
/*102344*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*102353*/      0, /*End of Scope*/
/*102354*/    0, /*End of Scope*/
/*102355*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMIN3),// ->102389
/*102358*/    OPC_RecordChild0, // #0 = $src0
/*102359*/    OPC_RecordChild1, // #1 = $src1
/*102360*/    OPC_RecordChild2, // #2 = $src2
/*102361*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102375
/*102364*/      OPC_CheckChild2Type, MVT::i32,
/*102366*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102375*/    /*SwitchType*/ 11, MVT::i16,// ->102388
/*102377*/      OPC_CheckChild2Type, MVT::i16,
/*102379*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmin3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MIN3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102388*/    0, // EndSwitchType
/*102389*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMIN3),// ->102423
/*102392*/    OPC_RecordChild0, // #0 = $src0
/*102393*/    OPC_RecordChild1, // #1 = $src1
/*102394*/    OPC_RecordChild2, // #2 = $src2
/*102395*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102409
/*102398*/      OPC_CheckChild2Type, MVT::i32,
/*102400*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102409*/    /*SwitchType*/ 11, MVT::i16,// ->102422
/*102411*/      OPC_CheckChild2Type, MVT::i16,
/*102413*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumin3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MIN3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102422*/    0, // EndSwitchType
/*102423*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMAX3),// ->102457
/*102426*/    OPC_RecordChild0, // #0 = $src0
/*102427*/    OPC_RecordChild1, // #1 = $src1
/*102428*/    OPC_RecordChild2, // #2 = $src2
/*102429*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102443
/*102432*/      OPC_CheckChild2Type, MVT::i32,
/*102434*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102443*/    /*SwitchType*/ 11, MVT::i16,// ->102456
/*102445*/      OPC_CheckChild2Type, MVT::i16,
/*102447*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmax3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MAX3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102456*/    0, // EndSwitchType
/*102457*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMAX3),// ->102491
/*102460*/    OPC_RecordChild0, // #0 = $src0
/*102461*/    OPC_RecordChild1, // #1 = $src1
/*102462*/    OPC_RecordChild2, // #2 = $src2
/*102463*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102477
/*102466*/      OPC_CheckChild2Type, MVT::i32,
/*102468*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102477*/    /*SwitchType*/ 11, MVT::i16,// ->102490
/*102479*/      OPC_CheckChild2Type, MVT::i16,
/*102481*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumax3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MAX3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102490*/    0, // EndSwitchType
/*102491*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMED3),// ->102525
/*102494*/    OPC_RecordChild0, // #0 = $src0
/*102495*/    OPC_RecordChild1, // #1 = $src1
/*102496*/    OPC_RecordChild2, // #2 = $src2
/*102497*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102511
/*102500*/      OPC_CheckChild2Type, MVT::i32,
/*102502*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102511*/    /*SwitchType*/ 11, MVT::i16,// ->102524
/*102513*/      OPC_CheckChild2Type, MVT::i16,
/*102515*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102524*/    0, // EndSwitchType
/*102525*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMED3),// ->102559
/*102528*/    OPC_RecordChild0, // #0 = $src0
/*102529*/    OPC_RecordChild1, // #1 = $src1
/*102530*/    OPC_RecordChild2, // #2 = $src2
/*102531*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->102545
/*102534*/      OPC_CheckChild2Type, MVT::i32,
/*102536*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102545*/    /*SwitchType*/ 11, MVT::i16,// ->102558
/*102547*/      OPC_CheckChild2Type, MVT::i16,
/*102549*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*102558*/    0, // EndSwitchType
/*102559*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->102653
/*102562*/    OPC_RecordMemRef,
/*102563*/    OPC_RecordChild0, // #0 = $sbase
/*102564*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*102565*/    OPC_Scope, 36, /*->102603*/ // 3 children in Scope
/*102567*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102569*/      OPC_Scope, 15, /*->102586*/ // 2 children in Scope
/*102571*/        OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectSMRDBufferImm:$ #2
/*102574*/        OPC_EmitInteger, MVT::i1, 0, 
/*102577*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102586*/      /*Scope*/ 15, /*->102602*/
/*102587*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*102590*/        OPC_EmitInteger, MVT::i1, 0, 
/*102593*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102602*/      0, /*End of Scope*/
/*102603*/    /*Scope*/ 17, /*->102621*/
/*102604*/      OPC_CheckPatternPredicate, 16, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*102606*/      OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*102609*/      OPC_EmitInteger, MVT::i1, 0, 
/*102612*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102621*/    /*Scope*/ 30, /*->102652*/
/*102622*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102624*/      OPC_EmitInteger, MVT::i32, 0, 
/*102627*/      OPC_EmitInteger, MVT::i16, 0, 
/*102630*/      OPC_EmitInteger, MVT::i1, 0, 
/*102633*/      OPC_EmitInteger, MVT::i1, 0, 
/*102636*/      OPC_EmitInteger, MVT::i1, 0, 
/*102639*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*102652*/    0, /*End of Scope*/
/*102653*/  /*SwitchOpcode*/ 89|128,13/*1753*/, TARGET_VAL(ISD::FMAXNUM),// ->104410
/*102657*/    OPC_Scope, 35|128,11/*1443*/, /*->104103*/ // 2 children in Scope
/*102660*/      OPC_MoveChild0,
/*102661*/      OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102664*/      OPC_Scope, 49|128,3/*433*/, /*->103100*/ // 5 children in Scope
/*102667*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*102668*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*102669*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102671*/        OPC_MoveParent,
/*102672*/        OPC_MoveChild1,
/*102673*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102676*/        OPC_Scope, 3|128,1/*131*/, /*->102810*/ // 4 children in Scope
/*102679*/          OPC_MoveChild0,
/*102680*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102683*/          OPC_Scope, 79, /*->102764*/ // 2 children in Scope
/*102685*/            OPC_CheckChild0Same, 0,
/*102687*/            OPC_CheckChild1Same, 1,
/*102689*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102691*/            OPC_MoveParent,
/*102692*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102693*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102695*/            OPC_MoveParent,
/*102696*/            OPC_SwitchType /*2 cases */, 31, MVT::f32,// ->102730
/*102699*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102701*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102704*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102707*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102710*/              OPC_EmitInteger, MVT::i1, 0, 
/*102713*/              OPC_EmitInteger, MVT::i32, 0, 
/*102716*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102730*/            /*SwitchType*/ 31, MVT::f16,// ->102763
/*102732*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*102734*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102737*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102740*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102743*/              OPC_EmitInteger, MVT::i1, 0, 
/*102746*/              OPC_EmitInteger, MVT::i32, 0, 
/*102749*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*102763*/            0, // EndSwitchType
/*102764*/          /*Scope*/ 44, /*->102809*/
/*102765*/            OPC_CheckChild0Same, 1,
/*102767*/            OPC_CheckChild1Same, 0,
/*102769*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102771*/            OPC_MoveParent,
/*102772*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102773*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102775*/            OPC_MoveParent,
/*102776*/            OPC_CheckType, MVT::f32,
/*102778*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102780*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102783*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102786*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102789*/            OPC_EmitInteger, MVT::i1, 0, 
/*102792*/            OPC_EmitInteger, MVT::i32, 0, 
/*102795*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102809*/          0, /*End of Scope*/
/*102810*/        /*Scope*/ 95, /*->102906*/
/*102811*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102812*/          OPC_MoveChild1,
/*102813*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102816*/          OPC_Scope, 43, /*->102861*/ // 2 children in Scope
/*102818*/            OPC_CheckChild0Same, 0,
/*102820*/            OPC_CheckChild1Same, 1,
/*102822*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102824*/            OPC_MoveParent,
/*102825*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102827*/            OPC_MoveParent,
/*102828*/            OPC_CheckType, MVT::f32,
/*102830*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102832*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102835*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102838*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102841*/            OPC_EmitInteger, MVT::i1, 0, 
/*102844*/            OPC_EmitInteger, MVT::i32, 0, 
/*102847*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102861*/          /*Scope*/ 43, /*->102905*/
/*102862*/            OPC_CheckChild0Same, 1,
/*102864*/            OPC_CheckChild1Same, 0,
/*102866*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102868*/            OPC_MoveParent,
/*102869*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102871*/            OPC_MoveParent,
/*102872*/            OPC_CheckType, MVT::f32,
/*102874*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102876*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102879*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102882*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102885*/            OPC_EmitInteger, MVT::i1, 0, 
/*102888*/            OPC_EmitInteger, MVT::i32, 0, 
/*102891*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102905*/          0, /*End of Scope*/
/*102906*/        /*Scope*/ 96, /*->103003*/
/*102907*/          OPC_MoveChild0,
/*102908*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102911*/          OPC_Scope, 44, /*->102957*/ // 2 children in Scope
/*102913*/            OPC_CheckChild0Same, 1,
/*102915*/            OPC_CheckChild1Same, 0,
/*102917*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102919*/            OPC_MoveParent,
/*102920*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102921*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102923*/            OPC_MoveParent,
/*102924*/            OPC_CheckType, MVT::f32,
/*102926*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102928*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102931*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102934*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102937*/            OPC_EmitInteger, MVT::i1, 0, 
/*102940*/            OPC_EmitInteger, MVT::i32, 0, 
/*102943*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102957*/          /*Scope*/ 44, /*->103002*/
/*102958*/            OPC_CheckChild0Same, 0,
/*102960*/            OPC_CheckChild1Same, 1,
/*102962*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102964*/            OPC_MoveParent,
/*102965*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102966*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102968*/            OPC_MoveParent,
/*102969*/            OPC_CheckType, MVT::f32,
/*102971*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102973*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102976*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102979*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102982*/            OPC_EmitInteger, MVT::i1, 0, 
/*102985*/            OPC_EmitInteger, MVT::i32, 0, 
/*102988*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103002*/          0, /*End of Scope*/
/*103003*/        /*Scope*/ 95, /*->103099*/
/*103004*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103005*/          OPC_MoveChild1,
/*103006*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103009*/          OPC_Scope, 43, /*->103054*/ // 2 children in Scope
/*103011*/            OPC_CheckChild0Same, 1,
/*103013*/            OPC_CheckChild1Same, 0,
/*103015*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103017*/            OPC_MoveParent,
/*103018*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103020*/            OPC_MoveParent,
/*103021*/            OPC_CheckType, MVT::f32,
/*103023*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103025*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103028*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103031*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103034*/            OPC_EmitInteger, MVT::i1, 0, 
/*103037*/            OPC_EmitInteger, MVT::i32, 0, 
/*103040*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103054*/          /*Scope*/ 43, /*->103098*/
/*103055*/            OPC_CheckChild0Same, 0,
/*103057*/            OPC_CheckChild1Same, 1,
/*103059*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103061*/            OPC_MoveParent,
/*103062*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103064*/            OPC_MoveParent,
/*103065*/            OPC_CheckType, MVT::f32,
/*103067*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103069*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103072*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103075*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103078*/            OPC_EmitInteger, MVT::i1, 0, 
/*103081*/            OPC_EmitInteger, MVT::i32, 0, 
/*103084*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103098*/          0, /*End of Scope*/
/*103099*/        0, /*End of Scope*/
/*103100*/      /*Scope*/ 32|128,1/*160*/, /*->103262*/
/*103102*/        OPC_MoveChild0,
/*103103*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103106*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*103107*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*103108*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103110*/        OPC_MoveParent,
/*103111*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103112*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103114*/        OPC_MoveParent,
/*103115*/        OPC_MoveChild1,
/*103116*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103119*/        OPC_Scope, 40, /*->103161*/ // 3 children in Scope
/*103121*/          OPC_CheckChild0Same, 0,
/*103123*/          OPC_CheckChild1Same, 1,
/*103125*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103127*/          OPC_MoveParent,
/*103128*/          OPC_CheckType, MVT::f32,
/*103130*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103132*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103135*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103138*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103141*/          OPC_EmitInteger, MVT::i1, 0, 
/*103144*/          OPC_EmitInteger, MVT::i32, 0, 
/*103147*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103161*/        /*Scope*/ 58, /*->103220*/
/*103162*/          OPC_CheckChild0Same, 1,
/*103164*/          OPC_CheckChild1Same, 0,
/*103166*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103168*/          OPC_MoveParent,
/*103169*/          OPC_CheckType, MVT::f32,
/*103171*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103173*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103176*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103179*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103182*/          OPC_EmitInteger, MVT::i1, 0, 
/*103185*/          OPC_EmitInteger, MVT::i32, 0, 
/*103188*/          OPC_Scope, 14, /*->103204*/ // 2 children in Scope
/*103190*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103204*/          /*Scope*/ 14, /*->103219*/
/*103205*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103219*/          0, /*End of Scope*/
/*103220*/        /*Scope*/ 40, /*->103261*/
/*103221*/          OPC_CheckChild0Same, 0,
/*103223*/          OPC_CheckChild1Same, 1,
/*103225*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103227*/          OPC_MoveParent,
/*103228*/          OPC_CheckType, MVT::f32,
/*103230*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103232*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103235*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103238*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103241*/          OPC_EmitInteger, MVT::i1, 0, 
/*103244*/          OPC_EmitInteger, MVT::i32, 0, 
/*103247*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103261*/        0, /*End of Scope*/
/*103262*/      /*Scope*/ 2|128,4/*514*/, /*->103778*/
/*103264*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*103265*/        OPC_Scope, 31|128,1/*159*/, /*->103427*/ // 2 children in Scope
/*103268*/          OPC_MoveChild1,
/*103269*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103272*/          OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*103273*/          OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*103274*/          OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103276*/          OPC_MoveParent,
/*103277*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103279*/          OPC_MoveParent,
/*103280*/          OPC_MoveChild1,
/*103281*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103284*/          OPC_Scope, 40, /*->103326*/ // 3 children in Scope
/*103286*/            OPC_CheckChild0Same, 1,
/*103288*/            OPC_CheckChild1Same, 2,
/*103290*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103292*/            OPC_MoveParent,
/*103293*/            OPC_CheckType, MVT::f32,
/*103295*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103297*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103300*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103303*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103306*/            OPC_EmitInteger, MVT::i1, 0, 
/*103309*/            OPC_EmitInteger, MVT::i32, 0, 
/*103312*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103326*/          /*Scope*/ 58, /*->103385*/
/*103327*/            OPC_CheckChild0Same, 2,
/*103329*/            OPC_CheckChild1Same, 1,
/*103331*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103333*/            OPC_MoveParent,
/*103334*/            OPC_CheckType, MVT::f32,
/*103336*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103338*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103341*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103344*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103347*/            OPC_EmitInteger, MVT::i1, 0, 
/*103350*/            OPC_EmitInteger, MVT::i32, 0, 
/*103353*/            OPC_Scope, 14, /*->103369*/ // 2 children in Scope
/*103355*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103369*/            /*Scope*/ 14, /*->103384*/
/*103370*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103384*/            0, /*End of Scope*/
/*103385*/          /*Scope*/ 40, /*->103426*/
/*103386*/            OPC_CheckChild0Same, 1,
/*103388*/            OPC_CheckChild1Same, 2,
/*103390*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103392*/            OPC_MoveParent,
/*103393*/            OPC_CheckType, MVT::f32,
/*103395*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103397*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103400*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103403*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103406*/            OPC_EmitInteger, MVT::i1, 0, 
/*103409*/            OPC_EmitInteger, MVT::i32, 0, 
/*103412*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*103426*/          0, /*End of Scope*/
/*103427*/        /*Scope*/ 92|128,2/*348*/, /*->103777*/
/*103429*/          OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*103430*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103432*/          OPC_MoveParent,
/*103433*/          OPC_MoveChild1,
/*103434*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103437*/          OPC_Scope, 48, /*->103487*/ // 4 children in Scope
/*103439*/            OPC_MoveChild0,
/*103440*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103443*/            OPC_CheckChild0Same, 1,
/*103445*/            OPC_CheckChild1Same, 0,
/*103447*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103449*/            OPC_MoveParent,
/*103450*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103451*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103453*/            OPC_MoveParent,
/*103454*/            OPC_CheckType, MVT::f16,
/*103456*/            OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103458*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103461*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103464*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103467*/            OPC_EmitInteger, MVT::i1, 0, 
/*103470*/            OPC_EmitInteger, MVT::i32, 0, 
/*103473*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103487*/          /*Scope*/ 95, /*->103583*/
/*103488*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103489*/            OPC_MoveChild1,
/*103490*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103493*/            OPC_Scope, 43, /*->103538*/ // 2 children in Scope
/*103495*/              OPC_CheckChild0Same, 0,
/*103497*/              OPC_CheckChild1Same, 1,
/*103499*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103501*/              OPC_MoveParent,
/*103502*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103504*/              OPC_MoveParent,
/*103505*/              OPC_CheckType, MVT::f16,
/*103507*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103509*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103512*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103515*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103518*/              OPC_EmitInteger, MVT::i1, 0, 
/*103521*/              OPC_EmitInteger, MVT::i32, 0, 
/*103524*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103538*/            /*Scope*/ 43, /*->103582*/
/*103539*/              OPC_CheckChild0Same, 1,
/*103541*/              OPC_CheckChild1Same, 0,
/*103543*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103545*/              OPC_MoveParent,
/*103546*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103548*/              OPC_MoveParent,
/*103549*/              OPC_CheckType, MVT::f16,
/*103551*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103553*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103556*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103559*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103562*/              OPC_EmitInteger, MVT::i1, 0, 
/*103565*/              OPC_EmitInteger, MVT::i32, 0, 
/*103568*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103582*/            0, /*End of Scope*/
/*103583*/          /*Scope*/ 96, /*->103680*/
/*103584*/            OPC_MoveChild0,
/*103585*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103588*/            OPC_Scope, 44, /*->103634*/ // 2 children in Scope
/*103590*/              OPC_CheckChild0Same, 1,
/*103592*/              OPC_CheckChild1Same, 0,
/*103594*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103596*/              OPC_MoveParent,
/*103597*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103598*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103600*/              OPC_MoveParent,
/*103601*/              OPC_CheckType, MVT::f16,
/*103603*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103605*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103608*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103611*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103614*/              OPC_EmitInteger, MVT::i1, 0, 
/*103617*/              OPC_EmitInteger, MVT::i32, 0, 
/*103620*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103634*/            /*Scope*/ 44, /*->103679*/
/*103635*/              OPC_CheckChild0Same, 0,
/*103637*/              OPC_CheckChild1Same, 1,
/*103639*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103641*/              OPC_MoveParent,
/*103642*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103643*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103645*/              OPC_MoveParent,
/*103646*/              OPC_CheckType, MVT::f16,
/*103648*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103650*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103653*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103656*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103659*/              OPC_EmitInteger, MVT::i1, 0, 
/*103662*/              OPC_EmitInteger, MVT::i32, 0, 
/*103665*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103679*/            0, /*End of Scope*/
/*103680*/          /*Scope*/ 95, /*->103776*/
/*103681*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103682*/            OPC_MoveChild1,
/*103683*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103686*/            OPC_Scope, 43, /*->103731*/ // 2 children in Scope
/*103688*/              OPC_CheckChild0Same, 1,
/*103690*/              OPC_CheckChild1Same, 0,
/*103692*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103694*/              OPC_MoveParent,
/*103695*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103697*/              OPC_MoveParent,
/*103698*/              OPC_CheckType, MVT::f16,
/*103700*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103702*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103705*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103708*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103711*/              OPC_EmitInteger, MVT::i1, 0, 
/*103714*/              OPC_EmitInteger, MVT::i32, 0, 
/*103717*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103731*/            /*Scope*/ 43, /*->103775*/
/*103732*/              OPC_CheckChild0Same, 0,
/*103734*/              OPC_CheckChild1Same, 1,
/*103736*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103738*/              OPC_MoveParent,
/*103739*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103741*/              OPC_MoveParent,
/*103742*/              OPC_CheckType, MVT::f16,
/*103744*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103746*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103749*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103752*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103755*/              OPC_EmitInteger, MVT::i1, 0, 
/*103758*/              OPC_EmitInteger, MVT::i32, 0, 
/*103761*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103775*/            0, /*End of Scope*/
/*103776*/          0, /*End of Scope*/
/*103777*/        0, /*End of Scope*/
/*103778*/      /*Scope*/ 32|128,1/*160*/, /*->103940*/
/*103780*/        OPC_MoveChild0,
/*103781*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103784*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*103785*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*103786*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103788*/        OPC_MoveParent,
/*103789*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103790*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103792*/        OPC_MoveParent,
/*103793*/        OPC_MoveChild1,
/*103794*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103797*/        OPC_Scope, 40, /*->103839*/ // 3 children in Scope
/*103799*/          OPC_CheckChild0Same, 0,
/*103801*/          OPC_CheckChild1Same, 1,
/*103803*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103805*/          OPC_MoveParent,
/*103806*/          OPC_CheckType, MVT::f16,
/*103808*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103810*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103813*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103816*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103819*/          OPC_EmitInteger, MVT::i1, 0, 
/*103822*/          OPC_EmitInteger, MVT::i32, 0, 
/*103825*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103839*/        /*Scope*/ 58, /*->103898*/
/*103840*/          OPC_CheckChild0Same, 1,
/*103842*/          OPC_CheckChild1Same, 0,
/*103844*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103846*/          OPC_MoveParent,
/*103847*/          OPC_CheckType, MVT::f16,
/*103849*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103851*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103854*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103857*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103860*/          OPC_EmitInteger, MVT::i1, 0, 
/*103863*/          OPC_EmitInteger, MVT::i32, 0, 
/*103866*/          OPC_Scope, 14, /*->103882*/ // 2 children in Scope
/*103868*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103882*/          /*Scope*/ 14, /*->103897*/
/*103883*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103897*/          0, /*End of Scope*/
/*103898*/        /*Scope*/ 40, /*->103939*/
/*103899*/          OPC_CheckChild0Same, 0,
/*103901*/          OPC_CheckChild1Same, 1,
/*103903*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103905*/          OPC_MoveParent,
/*103906*/          OPC_CheckType, MVT::f16,
/*103908*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103910*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103913*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103916*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103919*/          OPC_EmitInteger, MVT::i1, 0, 
/*103922*/          OPC_EmitInteger, MVT::i32, 0, 
/*103925*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103939*/        0, /*End of Scope*/
/*103940*/      /*Scope*/ 32|128,1/*160*/, /*->104102*/
/*103942*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*103943*/        OPC_MoveChild1,
/*103944*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103947*/        OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*103948*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*103949*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103951*/        OPC_MoveParent,
/*103952*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103954*/        OPC_MoveParent,
/*103955*/        OPC_MoveChild1,
/*103956*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103959*/        OPC_Scope, 40, /*->104001*/ // 3 children in Scope
/*103961*/          OPC_CheckChild0Same, 1,
/*103963*/          OPC_CheckChild1Same, 2,
/*103965*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103967*/          OPC_MoveParent,
/*103968*/          OPC_CheckType, MVT::f16,
/*103970*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103972*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103975*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103978*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103981*/          OPC_EmitInteger, MVT::i1, 0, 
/*103984*/          OPC_EmitInteger, MVT::i32, 0, 
/*103987*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*104001*/        /*Scope*/ 58, /*->104060*/
/*104002*/          OPC_CheckChild0Same, 2,
/*104004*/          OPC_CheckChild1Same, 1,
/*104006*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*104008*/          OPC_MoveParent,
/*104009*/          OPC_CheckType, MVT::f16,
/*104011*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*104013*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*104016*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*104019*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*104022*/          OPC_EmitInteger, MVT::i1, 0, 
/*104025*/          OPC_EmitInteger, MVT::i32, 0, 
/*104028*/          OPC_Scope, 14, /*->104044*/ // 2 children in Scope
/*104030*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*104044*/          /*Scope*/ 14, /*->104059*/
/*104045*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*104059*/          0, /*End of Scope*/
/*104060*/        /*Scope*/ 40, /*->104101*/
/*104061*/          OPC_CheckChild0Same, 1,
/*104063*/          OPC_CheckChild1Same, 2,
/*104065*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*104067*/          OPC_MoveParent,
/*104068*/          OPC_CheckType, MVT::f16,
/*104070*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*104072*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*104075*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*104078*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*104081*/          OPC_EmitInteger, MVT::i1, 0, 
/*104084*/          OPC_EmitInteger, MVT::i32, 0, 
/*104087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*104101*/        0, /*End of Scope*/
/*104102*/      0, /*End of Scope*/
/*104103*/    /*Scope*/ 48|128,2/*304*/, /*->104409*/
/*104105*/      OPC_RecordChild0, // #0 = $src0
/*104106*/      OPC_RecordChild1, // #1 = $src1
/*104107*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->104252
/*104111*/        OPC_Scope, 100, /*->104213*/ // 3 children in Scope
/*104113*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104115*/          OPC_EmitInteger, MVT::i32, 0, 
/*104118*/          OPC_EmitInteger, MVT::i32, 0, 
/*104121*/          OPC_EmitInteger, MVT::i32, 1, 
/*104124*/          OPC_EmitInteger, MVT::i32, 0, 
/*104127*/          OPC_EmitInteger, MVT::i32, 0, 
/*104130*/          OPC_EmitInteger, MVT::i32, 0, 
/*104133*/          OPC_EmitInteger, MVT::i32, 0, 
/*104136*/          OPC_EmitInteger, MVT::i32, 0, 
/*104139*/          OPC_EmitInteger, MVT::i32, 0, 
/*104142*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104154*/          OPC_EmitInteger, MVT::i32, 0, 
/*104157*/          OPC_EmitInteger, MVT::i32, 0, 
/*104160*/          OPC_EmitInteger, MVT::i32, 0, 
/*104163*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104175*/          OPC_EmitInteger, MVT::i32, 1, 
/*104178*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104181*/          OPC_EmitInteger, MVT::i32, 0, 
/*104184*/          OPC_EmitInteger, MVT::i32, 0, 
/*104187*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*104213*/        /*Scope*/ 18, /*->104232*/
/*104214*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104217*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104220*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104232*/        /*Scope*/ 18, /*->104251*/
/*104233*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104236*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104239*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104251*/        0, /*End of Scope*/
/*104252*/      /*SwitchType*/ 40, MVT::f16,// ->104294
/*104254*/        OPC_Scope, 18, /*->104274*/ // 2 children in Scope
/*104256*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104259*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104262*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104274*/        /*Scope*/ 18, /*->104293*/
/*104275*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104278*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104281*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104293*/        0, /*End of Scope*/
/*104294*/      /*SwitchType*/ 40, MVT::f64,// ->104336
/*104296*/        OPC_Scope, 18, /*->104316*/ // 2 children in Scope
/*104298*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104301*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104304*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104316*/        /*Scope*/ 18, /*->104335*/
/*104317*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104320*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104323*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104335*/        0, /*End of Scope*/
/*104336*/      /*SwitchType*/ 70, MVT::v2f16,// ->104408
/*104338*/        OPC_Scope, 33, /*->104373*/ // 2 children in Scope
/*104340*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*104343*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*104346*/          OPC_EmitInteger, MVT::i32, 0, 
/*104349*/          OPC_EmitInteger, MVT::i32, 0, 
/*104352*/          OPC_EmitInteger, MVT::i32, 0, 
/*104355*/          OPC_EmitInteger, MVT::i32, 0, 
/*104358*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104373*/        /*Scope*/ 33, /*->104407*/
/*104374*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*104377*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*104380*/          OPC_EmitInteger, MVT::i32, 0, 
/*104383*/          OPC_EmitInteger, MVT::i32, 0, 
/*104386*/          OPC_EmitInteger, MVT::i32, 0, 
/*104389*/          OPC_EmitInteger, MVT::i32, 0, 
/*104392*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104407*/        0, /*End of Scope*/
/*104408*/      0, // EndSwitchType
/*104409*/    0, /*End of Scope*/
/*104410*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::FMAD_FTZ),// ->104449
/*104413*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_mod
/*104414*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_mod
/*104415*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_mod
/*104416*/    OPC_CheckType, MVT::f32,
/*104418*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104420*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*104423*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*104426*/    OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #7 #8
/*104429*/    OPC_EmitInteger, MVT::i1, 0, 
/*104432*/    OPC_EmitInteger, MVT::i32, 0, 
/*104435*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
              // Src: (AMDGPUfmad_ftz:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_mod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_mod), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_mod)) - Complexity = 30
              // Dst: (V_MAD_F32:f32 ?:i32:$src0_mod, ?:f32:$src0, ?:i32:$src1_mod, ?:f32:$src1, ?:i32:$src2_mod, ?:f32:$src2, 0:i1, 0:i32)
/*104449*/  /*SwitchOpcode*/ 126|128,2/*382*/, TARGET_VAL(ISD::FADD),// ->104835
/*104453*/    OPC_Scope, 36, /*->104491*/ // 3 children in Scope
/*104455*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*104456*/      OPC_MoveChild1,
/*104457*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*104460*/      OPC_MoveChild0,
/*104461*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*104464*/      OPC_CheckChild0Same, 0,
/*104466*/      OPC_MoveParent,
/*104467*/      OPC_MoveParent,
/*104468*/      OPC_CheckType, MVT::f64,
/*104470*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*104472*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*104475*/      OPC_EmitInteger, MVT::i1, 0, 
/*104478*/      OPC_EmitInteger, MVT::i32, 0, 
/*104481*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*104491*/    /*Scope*/ 36, /*->104528*/
/*104492*/      OPC_MoveChild0,
/*104493*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*104496*/      OPC_MoveChild0,
/*104497*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*104500*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*104501*/      OPC_MoveParent,
/*104502*/      OPC_MoveParent,
/*104503*/      OPC_CheckChild1Same, 0,
/*104505*/      OPC_CheckType, MVT::f64,
/*104507*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*104509*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*104512*/      OPC_EmitInteger, MVT::i1, 0, 
/*104515*/      OPC_EmitInteger, MVT::i32, 0, 
/*104518*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*104528*/    /*Scope*/ 48|128,2/*304*/, /*->104834*/
/*104530*/      OPC_RecordChild0, // #0 = $src0
/*104531*/      OPC_RecordChild1, // #1 = $src1
/*104532*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->104677
/*104536*/        OPC_Scope, 100, /*->104638*/ // 3 children in Scope
/*104538*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104540*/          OPC_EmitInteger, MVT::i32, 0, 
/*104543*/          OPC_EmitInteger, MVT::i32, 0, 
/*104546*/          OPC_EmitInteger, MVT::i32, 1, 
/*104549*/          OPC_EmitInteger, MVT::i32, 0, 
/*104552*/          OPC_EmitInteger, MVT::i32, 0, 
/*104555*/          OPC_EmitInteger, MVT::i32, 0, 
/*104558*/          OPC_EmitInteger, MVT::i32, 0, 
/*104561*/          OPC_EmitInteger, MVT::i32, 0, 
/*104564*/          OPC_EmitInteger, MVT::i32, 0, 
/*104567*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104579*/          OPC_EmitInteger, MVT::i32, 0, 
/*104582*/          OPC_EmitInteger, MVT::i32, 0, 
/*104585*/          OPC_EmitInteger, MVT::i32, 0, 
/*104588*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104600*/          OPC_EmitInteger, MVT::i32, 1, 
/*104603*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104606*/          OPC_EmitInteger, MVT::i32, 0, 
/*104609*/          OPC_EmitInteger, MVT::i32, 0, 
/*104612*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*104638*/        /*Scope*/ 18, /*->104657*/
/*104639*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104642*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104645*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104657*/        /*Scope*/ 18, /*->104676*/
/*104658*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104661*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104664*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104676*/        0, /*End of Scope*/
/*104677*/      /*SwitchType*/ 40, MVT::f16,// ->104719
/*104679*/        OPC_Scope, 18, /*->104699*/ // 2 children in Scope
/*104681*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104684*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104687*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104699*/        /*Scope*/ 18, /*->104718*/
/*104700*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104703*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104706*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104718*/        0, /*End of Scope*/
/*104719*/      /*SwitchType*/ 40, MVT::f64,// ->104761
/*104721*/        OPC_Scope, 18, /*->104741*/ // 2 children in Scope
/*104723*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104726*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104729*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104741*/        /*Scope*/ 18, /*->104760*/
/*104742*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104745*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104748*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104760*/        0, /*End of Scope*/
/*104761*/      /*SwitchType*/ 70, MVT::v2f16,// ->104833
/*104763*/        OPC_Scope, 33, /*->104798*/ // 2 children in Scope
/*104765*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*104768*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*104771*/          OPC_EmitInteger, MVT::i32, 0, 
/*104774*/          OPC_EmitInteger, MVT::i32, 0, 
/*104777*/          OPC_EmitInteger, MVT::i32, 0, 
/*104780*/          OPC_EmitInteger, MVT::i32, 0, 
/*104783*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104798*/        /*Scope*/ 33, /*->104832*/
/*104799*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*104802*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*104805*/          OPC_EmitInteger, MVT::i32, 0, 
/*104808*/          OPC_EmitInteger, MVT::i32, 0, 
/*104811*/          OPC_EmitInteger, MVT::i32, 0, 
/*104814*/          OPC_EmitInteger, MVT::i32, 0, 
/*104817*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104832*/        0, /*End of Scope*/
/*104833*/      0, // EndSwitchType
/*104834*/    0, /*End of Scope*/
/*104835*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->105365
/*104839*/    OPC_RecordMemRef,
/*104840*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*104841*/    OPC_RecordChild1, // #1 = $rsrc
/*104842*/    OPC_Scope, 80, /*->104924*/ // 4 children in Scope
/*104844*/      OPC_CheckChild2Integer, 0, 
/*104846*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104847*/      OPC_RecordChild4, // #3 = $glc
/*104848*/      OPC_MoveChild4,
/*104849*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104852*/      OPC_MoveParent,
/*104853*/      OPC_RecordChild5, // #4 = $slc
/*104854*/      OPC_MoveChild5,
/*104855*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104858*/      OPC_MoveParent,
/*104859*/      OPC_CheckType, MVT::f32,
/*104861*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104863*/      OPC_Scope, 29, /*->104894*/ // 2 children in Scope
/*104865*/        OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*104868*/        OPC_EmitMergeInputChains1_0,
/*104869*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104872*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104875*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104878*/        OPC_EmitInteger, MVT::i1, 0, 
/*104881*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104894*/      /*Scope*/ 28, /*->104923*/
/*104895*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*104898*/        OPC_EmitMergeInputChains1_0,
/*104899*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104902*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104905*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104908*/        OPC_EmitInteger, MVT::i1, 0, 
/*104911*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104923*/      0, /*End of Scope*/
/*104924*/    /*Scope*/ 100, /*->105025*/
/*104925*/      OPC_RecordChild2, // #2 = $vindex
/*104926*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104927*/      OPC_RecordChild4, // #4 = $glc
/*104928*/      OPC_MoveChild4,
/*104929*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104932*/      OPC_MoveParent,
/*104933*/      OPC_RecordChild5, // #5 = $slc
/*104934*/      OPC_MoveChild5,
/*104935*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104938*/      OPC_MoveParent,
/*104939*/      OPC_CheckType, MVT::f32,
/*104941*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104943*/      OPC_Scope, 49, /*->104994*/ // 2 children in Scope
/*104945*/        OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*104948*/        OPC_EmitMergeInputChains1_0,
/*104949*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104952*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104955*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104958*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*104969*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*104972*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104975*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*104978*/        OPC_EmitInteger, MVT::i1, 0, 
/*104981*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104994*/      /*Scope*/ 29, /*->105024*/
/*104995*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*104998*/        OPC_EmitMergeInputChains1_0,
/*104999*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105002*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105005*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105008*/        OPC_EmitInteger, MVT::i1, 0, 
/*105011*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105024*/      0, /*End of Scope*/
/*105025*/    /*Scope*/ 19|128,1/*147*/, /*->105174*/
/*105027*/      OPC_CheckChild2Integer, 0, 
/*105029*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105030*/      OPC_RecordChild4, // #3 = $glc
/*105031*/      OPC_MoveChild4,
/*105032*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105035*/      OPC_MoveParent,
/*105036*/      OPC_RecordChild5, // #4 = $slc
/*105037*/      OPC_MoveChild5,
/*105038*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105041*/      OPC_MoveParent,
/*105042*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->105108
/*105045*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105047*/        OPC_Scope, 29, /*->105078*/ // 2 children in Scope
/*105049*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105052*/          OPC_EmitMergeInputChains1_0,
/*105053*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105056*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105059*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105062*/          OPC_EmitInteger, MVT::i1, 0, 
/*105065*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105078*/        /*Scope*/ 28, /*->105107*/
/*105079*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105082*/          OPC_EmitMergeInputChains1_0,
/*105083*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105086*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105089*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105092*/          OPC_EmitInteger, MVT::i1, 0, 
/*105095*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105107*/        0, /*End of Scope*/
/*105108*/      /*SwitchType*/ 63, MVT::v4f32,// ->105173
/*105110*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105112*/        OPC_Scope, 29, /*->105143*/ // 2 children in Scope
/*105114*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105117*/          OPC_EmitMergeInputChains1_0,
/*105118*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105121*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105124*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105127*/          OPC_EmitInteger, MVT::i1, 0, 
/*105130*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105143*/        /*Scope*/ 28, /*->105172*/
/*105144*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105147*/          OPC_EmitMergeInputChains1_0,
/*105148*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105151*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105154*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105157*/          OPC_EmitInteger, MVT::i1, 0, 
/*105160*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105172*/        0, /*End of Scope*/
/*105173*/      0, // EndSwitchType
/*105174*/    /*Scope*/ 60|128,1/*188*/, /*->105364*/
/*105176*/      OPC_RecordChild2, // #2 = $vindex
/*105177*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105178*/      OPC_RecordChild4, // #4 = $glc
/*105179*/      OPC_MoveChild4,
/*105180*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105183*/      OPC_MoveParent,
/*105184*/      OPC_RecordChild5, // #5 = $slc
/*105185*/      OPC_MoveChild5,
/*105186*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105189*/      OPC_MoveParent,
/*105190*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->105277
/*105193*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105195*/        OPC_Scope, 49, /*->105246*/ // 2 children in Scope
/*105197*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105200*/          OPC_EmitMergeInputChains1_0,
/*105201*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105204*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105207*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105210*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105221*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105224*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105227*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105230*/          OPC_EmitInteger, MVT::i1, 0, 
/*105233*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105246*/        /*Scope*/ 29, /*->105276*/
/*105247*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105250*/          OPC_EmitMergeInputChains1_0,
/*105251*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105254*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105257*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105260*/          OPC_EmitInteger, MVT::i1, 0, 
/*105263*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105276*/        0, /*End of Scope*/
/*105277*/      /*SwitchType*/ 84, MVT::v4f32,// ->105363
/*105279*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105281*/        OPC_Scope, 49, /*->105332*/ // 2 children in Scope
/*105283*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105286*/          OPC_EmitMergeInputChains1_0,
/*105287*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105290*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105293*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105296*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105307*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105310*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105313*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105316*/          OPC_EmitInteger, MVT::i1, 0, 
/*105319*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105332*/        /*Scope*/ 29, /*->105362*/
/*105333*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105336*/          OPC_EmitMergeInputChains1_0,
/*105337*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105340*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105343*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105346*/          OPC_EmitInteger, MVT::i1, 0, 
/*105349*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105362*/        0, /*End of Scope*/
/*105363*/      0, // EndSwitchType
/*105364*/    0, /*End of Scope*/
/*105365*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->105895
/*105369*/    OPC_RecordMemRef,
/*105370*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*105371*/    OPC_RecordChild1, // #1 = $rsrc
/*105372*/    OPC_Scope, 80, /*->105454*/ // 4 children in Scope
/*105374*/      OPC_CheckChild2Integer, 0, 
/*105376*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105377*/      OPC_RecordChild4, // #3 = $glc
/*105378*/      OPC_MoveChild4,
/*105379*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105382*/      OPC_MoveParent,
/*105383*/      OPC_RecordChild5, // #4 = $slc
/*105384*/      OPC_MoveChild5,
/*105385*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105388*/      OPC_MoveParent,
/*105389*/      OPC_CheckType, MVT::f32,
/*105391*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105393*/      OPC_Scope, 29, /*->105424*/ // 2 children in Scope
/*105395*/        OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105398*/        OPC_EmitMergeInputChains1_0,
/*105399*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105402*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105405*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105408*/        OPC_EmitInteger, MVT::i1, 0, 
/*105411*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105424*/      /*Scope*/ 28, /*->105453*/
/*105425*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105428*/        OPC_EmitMergeInputChains1_0,
/*105429*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105432*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105435*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105438*/        OPC_EmitInteger, MVT::i1, 0, 
/*105441*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105453*/      0, /*End of Scope*/
/*105454*/    /*Scope*/ 100, /*->105555*/
/*105455*/      OPC_RecordChild2, // #2 = $vindex
/*105456*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105457*/      OPC_RecordChild4, // #4 = $glc
/*105458*/      OPC_MoveChild4,
/*105459*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105462*/      OPC_MoveParent,
/*105463*/      OPC_RecordChild5, // #5 = $slc
/*105464*/      OPC_MoveChild5,
/*105465*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105468*/      OPC_MoveParent,
/*105469*/      OPC_CheckType, MVT::f32,
/*105471*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105473*/      OPC_Scope, 49, /*->105524*/ // 2 children in Scope
/*105475*/        OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105478*/        OPC_EmitMergeInputChains1_0,
/*105479*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105482*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105485*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105488*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105499*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105502*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105505*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105508*/        OPC_EmitInteger, MVT::i1, 0, 
/*105511*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105524*/      /*Scope*/ 29, /*->105554*/
/*105525*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105528*/        OPC_EmitMergeInputChains1_0,
/*105529*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105532*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105535*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105538*/        OPC_EmitInteger, MVT::i1, 0, 
/*105541*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105554*/      0, /*End of Scope*/
/*105555*/    /*Scope*/ 19|128,1/*147*/, /*->105704*/
/*105557*/      OPC_CheckChild2Integer, 0, 
/*105559*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105560*/      OPC_RecordChild4, // #3 = $glc
/*105561*/      OPC_MoveChild4,
/*105562*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105565*/      OPC_MoveParent,
/*105566*/      OPC_RecordChild5, // #4 = $slc
/*105567*/      OPC_MoveChild5,
/*105568*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105571*/      OPC_MoveParent,
/*105572*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->105638
/*105575*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105577*/        OPC_Scope, 29, /*->105608*/ // 2 children in Scope
/*105579*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105582*/          OPC_EmitMergeInputChains1_0,
/*105583*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105586*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105589*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105592*/          OPC_EmitInteger, MVT::i1, 0, 
/*105595*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105608*/        /*Scope*/ 28, /*->105637*/
/*105609*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105612*/          OPC_EmitMergeInputChains1_0,
/*105613*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105616*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105619*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105622*/          OPC_EmitInteger, MVT::i1, 0, 
/*105625*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105637*/        0, /*End of Scope*/
/*105638*/      /*SwitchType*/ 63, MVT::v4f32,// ->105703
/*105640*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105642*/        OPC_Scope, 29, /*->105673*/ // 2 children in Scope
/*105644*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105647*/          OPC_EmitMergeInputChains1_0,
/*105648*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105651*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105654*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105657*/          OPC_EmitInteger, MVT::i1, 0, 
/*105660*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105673*/        /*Scope*/ 28, /*->105702*/
/*105674*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105677*/          OPC_EmitMergeInputChains1_0,
/*105678*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105681*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105684*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105687*/          OPC_EmitInteger, MVT::i1, 0, 
/*105690*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105702*/        0, /*End of Scope*/
/*105703*/      0, // EndSwitchType
/*105704*/    /*Scope*/ 60|128,1/*188*/, /*->105894*/
/*105706*/      OPC_RecordChild2, // #2 = $vindex
/*105707*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105708*/      OPC_RecordChild4, // #4 = $glc
/*105709*/      OPC_MoveChild4,
/*105710*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105713*/      OPC_MoveParent,
/*105714*/      OPC_RecordChild5, // #5 = $slc
/*105715*/      OPC_MoveChild5,
/*105716*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105719*/      OPC_MoveParent,
/*105720*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->105807
/*105723*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105725*/        OPC_Scope, 49, /*->105776*/ // 2 children in Scope
/*105727*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105730*/          OPC_EmitMergeInputChains1_0,
/*105731*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105734*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105737*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105740*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105751*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105754*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105757*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105760*/          OPC_EmitInteger, MVT::i1, 0, 
/*105763*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105776*/        /*Scope*/ 29, /*->105806*/
/*105777*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105780*/          OPC_EmitMergeInputChains1_0,
/*105781*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105784*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105787*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105790*/          OPC_EmitInteger, MVT::i1, 0, 
/*105793*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105806*/        0, /*End of Scope*/
/*105807*/      /*SwitchType*/ 84, MVT::v4f32,// ->105893
/*105809*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105811*/        OPC_Scope, 49, /*->105862*/ // 2 children in Scope
/*105813*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105816*/          OPC_EmitMergeInputChains1_0,
/*105817*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105820*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105823*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105826*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105837*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105840*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105843*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105846*/          OPC_EmitInteger, MVT::i1, 0, 
/*105849*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105862*/        /*Scope*/ 29, /*->105892*/
/*105863*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105866*/          OPC_EmitMergeInputChains1_0,
/*105867*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105870*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105873*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105876*/          OPC_EmitInteger, MVT::i1, 0, 
/*105879*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105892*/        0, /*End of Scope*/
/*105893*/      0, // EndSwitchType
/*105894*/    0, /*End of Scope*/
/*105895*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->105976
/*105898*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*105899*/    OPC_Scope, 30, /*->105931*/ // 2 children in Scope
/*105901*/      OPC_MoveChild1,
/*105902*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*105905*/      OPC_CheckChild0Same, 0,
/*105907*/      OPC_MoveParent,
/*105908*/      OPC_CheckType, MVT::f32,
/*105910*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*105912*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*105915*/      OPC_EmitInteger, MVT::i1, 0, 
/*105918*/      OPC_EmitInteger, MVT::i32, 0, 
/*105921*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*105931*/    /*Scope*/ 43, /*->105975*/
/*105932*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*105933*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->105954
/*105936*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*105939*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*105942*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*105954*/      /*SwitchType*/ 18, MVT::f16,// ->105974
/*105956*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*105959*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*105962*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*105974*/      0, // EndSwitchType
/*105975*/    0, /*End of Scope*/
/*105976*/  /*SwitchOpcode*/ 86|128,2/*342*/, TARGET_VAL(ISD::FMAD),// ->106322
/*105980*/    OPC_RecordChild0, // #0 = $VOP3NoMods:src0
/*105981*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1
/*105982*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2
/*105983*/    OPC_SwitchType /*2 cases */, 67, MVT::f16,// ->106053
/*105986*/      OPC_Scope, 40, /*->106028*/ // 2 children in Scope
/*105988*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105990*/        OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3NoMods:$ #3
/*105993*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #4
/*105996*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #5
/*105999*/        OPC_EmitInteger, MVT::i32, 0, 
/*106002*/        OPC_EmitInteger, MVT::i32, 0, 
/*106005*/        OPC_EmitInteger, MVT::i32, 0, 
/*106008*/        OPC_EmitInteger, MVT::i1, 0, 
/*106011*/        OPC_EmitInteger, MVT::i32, 0, 
/*106014*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f16 (VOP3NoMods:f16 f16:f16:$src0), (VOP3NoMods:f16 f16:f16:$src1), (VOP3NoMods:f16 f16:f16:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F16_e64:f16 0:i32, ?:f16:$src0, 0:i32, ?:f16:$src1, 0:i32, ?:f16:$src2, 0:i1, 0:i32)
/*106028*/      /*Scope*/ 23, /*->106052*/
/*106029*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*106032*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*106035*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*106038*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*106052*/      0, /*End of Scope*/
/*106053*/    /*SwitchType*/ 9|128,2/*265*/, MVT::f32,// ->106321
/*106056*/      OPC_Scope, 40, /*->106098*/ // 4 children in Scope
/*106058*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106060*/        OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3NoMods:$ #3
/*106063*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #4
/*106066*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #5
/*106069*/        OPC_EmitInteger, MVT::i32, 0, 
/*106072*/        OPC_EmitInteger, MVT::i32, 0, 
/*106075*/        OPC_EmitInteger, MVT::i32, 0, 
/*106078*/        OPC_EmitInteger, MVT::i1, 0, 
/*106081*/        OPC_EmitInteger, MVT::i32, 0, 
/*106084*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f32 (VOP3NoMods:f32 f32:f32:$src0), (VOP3NoMods:f32 f32:f32:$src1), (VOP3NoMods:f32 f32:f32:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F32_e64:f32 0:i32, ?:f32:$src0, 0:i32, ?:f32:$src1, 0:i32, ?:f32:$src2, 0:i1, 0:i32)
/*106098*/      /*Scope*/ 98, /*->106197*/
/*106099*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106101*/        OPC_EmitInteger, MVT::i32, 0, 
/*106104*/        OPC_EmitInteger, MVT::i32, 0, 
/*106107*/        OPC_EmitInteger, MVT::i32, 0, 
/*106110*/        OPC_EmitInteger, MVT::i32, 0, 
/*106113*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106125*/        OPC_EmitInteger, MVT::i32, 0, 
/*106128*/        OPC_EmitInteger, MVT::i32, 0, 
/*106131*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106143*/        OPC_EmitInteger, MVT::i32, 0, 
/*106146*/        OPC_EmitInteger, MVT::i32, 0, 
/*106149*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106161*/        OPC_EmitInteger, MVT::i32, 1, 
/*106164*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106167*/        OPC_EmitInteger, MVT::i32, 0, 
/*106170*/        OPC_EmitInteger, MVT::i32, 0, 
/*106173*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*106197*/      /*Scope*/ 98, /*->106296*/
/*106198*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106200*/        OPC_EmitInteger, MVT::i32, 0, 
/*106203*/        OPC_EmitInteger, MVT::i32, 0, 
/*106206*/        OPC_EmitInteger, MVT::i32, 0, 
/*106209*/        OPC_EmitInteger, MVT::i32, 0, 
/*106212*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106224*/        OPC_EmitInteger, MVT::i32, 0, 
/*106227*/        OPC_EmitInteger, MVT::i32, 0, 
/*106230*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106242*/        OPC_EmitInteger, MVT::i32, 0, 
/*106245*/        OPC_EmitInteger, MVT::i32, 0, 
/*106248*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106260*/        OPC_EmitInteger, MVT::i32, 1, 
/*106263*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106266*/        OPC_EmitInteger, MVT::i32, 0, 
/*106269*/        OPC_EmitInteger, MVT::i32, 0, 
/*106272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*106296*/      /*Scope*/ 23, /*->106320*/
/*106297*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*106300*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*106303*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*106306*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*106320*/      0, /*End of Scope*/
/*106321*/    0, // EndSwitchType
/*106322*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->106369
/*106325*/    OPC_CaptureGlueInput,
/*106326*/    OPC_RecordChild0, // #0 = $vsrc
/*106327*/    OPC_MoveChild0,
/*106328*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106331*/    OPC_CheckType, MVT::i32,
/*106333*/    OPC_MoveParent,
/*106334*/    OPC_RecordChild1, // #1 = $attrchan
/*106335*/    OPC_MoveChild1,
/*106336*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106339*/    OPC_CheckType, MVT::i32,
/*106341*/    OPC_MoveParent,
/*106342*/    OPC_RecordChild2, // #2 = $attr
/*106343*/    OPC_MoveChild2,
/*106344*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106347*/    OPC_CheckType, MVT::i32,
/*106349*/    OPC_MoveParent,
/*106350*/    OPC_CheckType, MVT::f32,
/*106352*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106354*/    OPC_EmitConvertToTarget, 0,
/*106356*/    OPC_EmitConvertToTarget, 2,
/*106358*/    OPC_EmitConvertToTarget, 1,
/*106360*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*106369*/  /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FP16_TO_FP),// ->106599
/*106373*/    OPC_Scope, 111, /*->106486*/ // 2 children in Scope
/*106375*/      OPC_MoveChild0,
/*106376*/      OPC_SwitchOpcode /*3 cases */, 33, TARGET_VAL(ISD::AND),// ->106413
/*106380*/        OPC_RecordChild0, // #0 = $src0
/*106381*/        OPC_CheckChild1Integer, 127|128,127|128,1/*32767*/, 
/*106385*/        OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*106387*/        OPC_CheckType, MVT::i32,
/*106389*/        OPC_MoveParent,
/*106390*/        OPC_CheckType, MVT::f32,
/*106392*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106394*/        OPC_EmitInteger, MVT::i32, 2, 
/*106397*/        OPC_EmitInteger, MVT::i1, 0, 
/*106400*/        OPC_EmitInteger, MVT::i32, 0, 
/*106403*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (and:i32 i32:i32:$src0, 32767:i32)<<P:Predicate_and_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 2:i32, ?:i32:$src0, 0:i1, 0:i32)
/*106413*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::OR),// ->106449
/*106416*/        OPC_RecordChild0, // #0 = $src0
/*106417*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*106421*/        OPC_CheckPredicate, 30, // Predicate_or_oneuse
/*106423*/        OPC_CheckType, MVT::i32,
/*106425*/        OPC_MoveParent,
/*106426*/        OPC_CheckType, MVT::f32,
/*106428*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106430*/        OPC_EmitInteger, MVT::i32, 3, 
/*106433*/        OPC_EmitInteger, MVT::i1, 0, 
/*106436*/        OPC_EmitInteger, MVT::i32, 0, 
/*106439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (or:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_or_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 3:i32, ?:i32:$src0, 0:i1, 0:i32)
/*106449*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::XOR),// ->106485
/*106452*/        OPC_RecordChild0, // #0 = $src0
/*106453*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*106457*/        OPC_CheckPredicate, 30, // Predicate_xor_oneuse
/*106459*/        OPC_CheckType, MVT::i32,
/*106461*/        OPC_MoveParent,
/*106462*/        OPC_CheckType, MVT::f32,
/*106464*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106466*/        OPC_EmitInteger, MVT::i32, 1, 
/*106469*/        OPC_EmitInteger, MVT::i1, 0, 
/*106472*/        OPC_EmitInteger, MVT::i32, 0, 
/*106475*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (xor:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_xor_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 1:i32, ?:i32:$src0, 0:i1, 0:i32)
/*106485*/      0, // EndSwitchOpcode
/*106486*/    /*Scope*/ 111, /*->106598*/
/*106487*/      OPC_RecordChild0, // #0 = $src0
/*106488*/      OPC_CheckType, MVT::f32,
/*106490*/      OPC_Scope, 93, /*->106585*/ // 2 children in Scope
/*106492*/        OPC_CheckChild0Type, MVT::i32,
/*106494*/        OPC_Scope, 66, /*->106562*/ // 2 children in Scope
/*106496*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106498*/          OPC_EmitInteger, MVT::i32, 1, 
/*106501*/          OPC_EmitInteger, MVT::i32, 0, 
/*106504*/          OPC_EmitInteger, MVT::i32, 0, 
/*106507*/          OPC_EmitInteger, MVT::i32, 0, 
/*106510*/          OPC_EmitInteger, MVT::i32, 0, 
/*106513*/          OPC_EmitInteger, MVT::i32, 0, 
/*106516*/          OPC_EmitInteger, MVT::i32, 0, 
/*106519*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106531*/          OPC_EmitInteger, MVT::i32, 1, 
/*106534*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106537*/          OPC_EmitInteger, MVT::i32, 0, 
/*106540*/          OPC_EmitInteger, MVT::i32, 0, 
/*106543*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*106562*/        /*Scope*/ 21, /*->106584*/
/*106563*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106565*/          OPC_EmitInteger, MVT::i32, 0, 
/*106568*/          OPC_EmitInteger, MVT::i1, 0, 
/*106571*/          OPC_EmitInteger, MVT::i32, 0, 
/*106574*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_F16_e64:f32 0:i32, ?:i32:$src0, 0:i1, 0:i32)
/*106584*/        0, /*End of Scope*/
/*106585*/      /*Scope*/ 11, /*->106597*/
/*106586*/        OPC_CheckChild0Type, MVT::i16,
/*106588*/        OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*106590*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                  // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*106597*/      0, /*End of Scope*/
/*106598*/    0, /*End of Scope*/
/*106599*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::CLAMP),// ->106693
/*106602*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*106603*/    OPC_SwitchType /*3 cases */, 36, MVT::f32,// ->106642
/*106606*/      OPC_Scope, 23, /*->106631*/ // 2 children in Scope
/*106608*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106610*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106613*/        OPC_EmitInteger, MVT::i1, 1, 
/*106616*/        OPC_EmitInteger, MVT::i32, 0, 
/*106619*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                  // Src: (AMDGPUclamp:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src0_modifiers, f32:f32:$src0, 1:i1, 0:i32)
/*106631*/      /*Scope*/ 9, /*->106641*/
/*106632*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106634*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUclamp:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*106641*/      0, /*End of Scope*/
/*106642*/    /*SwitchType*/ 23, MVT::f64,// ->106667
/*106644*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106646*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106649*/      OPC_EmitInteger, MVT::i1, 1, 
/*106652*/      OPC_EmitInteger, MVT::i32, 0, 
/*106655*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    MVT::f64, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src0_modifiers, f64:f64:$src0, 1:i1, 0:i32)
/*106667*/    /*SwitchType*/ 23, MVT::f16,// ->106692
/*106669*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106671*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106674*/      OPC_EmitInteger, MVT::i1, 1, 
/*106677*/      OPC_EmitInteger, MVT::i32, 0, 
/*106680*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f16 (VOP3Mods:f16 f16:f16:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src0_modifiers, f16:f16:$src0, 1:i1, 0:i32)
/*106692*/    0, // EndSwitchType
/*106693*/  /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::FCANONICALIZE),// ->106853
/*106697*/    OPC_RecordChild0, // #0 = $VOP3Mods:src:src_mods
/*106698*/    OPC_SwitchType /*4 cases */, 30, MVT::f16,// ->106731
/*106701*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106703*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106706*/      OPC_EmitInteger, MVT::i32, 0, 
/*106709*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*106713*/      OPC_EmitInteger, MVT::i1, 0, 
/*106716*/      OPC_EmitInteger, MVT::i32, 0, 
/*106719*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f16 (VOP3Mods:f16 f16:f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, ?:i32:$src_mods, ?:f16:$src, 0:i1, 0:i32)
/*106731*/    /*SwitchType*/ 33, MVT::f32,// ->106766
/*106733*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106735*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106738*/      OPC_EmitInteger, MVT::i32, 0, 
/*106741*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*106748*/      OPC_EmitInteger, MVT::i1, 0, 
/*106751*/      OPC_EmitInteger, MVT::i32, 0, 
/*106754*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f32 (VOP3Mods:f32 f32:f32:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, ?:i32:$src_mods, ?:f32:$src, 0:i1, 0:i32)
/*106766*/    /*SwitchType*/ 37, MVT::f64,// ->106805
/*106768*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106770*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106773*/      OPC_EmitInteger, MVT::i32, 0, 
/*106776*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*106787*/      OPC_EmitInteger, MVT::i1, 0, 
/*106790*/      OPC_EmitInteger, MVT::i32, 0, 
/*106793*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f64 (VOP3Mods:f64 f64:f64:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, ?:i32:$src_mods, ?:f64:$src, 0:i1, 0:i32)
/*106805*/    /*SwitchType*/ 45, MVT::v2f16,// ->106852
/*106807*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106809*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #1 #2
/*106812*/      OPC_EmitInteger, MVT::i32, 8, 
/*106815*/      OPC_EmitInteger, MVT::i32, 0|128,120|128,0|128,96|128,3/*1006648320*/, 
/*106822*/      OPC_EmitInteger, MVT::i1, 0, 
/*106825*/      OPC_EmitInteger, MVT::i32, 0, 
/*106828*/      OPC_EmitInteger, MVT::i32, 0, 
/*106831*/      OPC_EmitInteger, MVT::i32, 0, 
/*106834*/      OPC_EmitInteger, MVT::i32, 0, 
/*106837*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                    MVT::v2f16, 9/*#Ops*/, 3, 4, 2, 1, 5, 6, 7, 8, 9, 
                // Src: (fcanonicalize:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_PK_MUL_F16:v2f16 8:i32, 1006648320:i32, ?:i32:$src_mods, ?:v2f16:$src, 0:i1)
/*106852*/    0, // EndSwitchType
/*106853*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->107087
/*106857*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*106858*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->106986
/*106861*/      OPC_Scope, 108, /*->106971*/ // 2 children in Scope
/*106863*/        OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*106865*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106868*/        OPC_EmitInteger, MVT::i32, 1, 
/*106871*/        OPC_EmitInteger, MVT::i32, 0, 
/*106874*/        OPC_EmitInteger, MVT::i1, 0, 
/*106877*/        OPC_EmitInteger, MVT::i32, 0, 
/*106880*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*106890*/        OPC_EmitInteger, MVT::i32, 0, 
/*106893*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*106904*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*106911*/        OPC_EmitInteger, MVT::i1, 0, 
/*106914*/        OPC_EmitInteger, MVT::i32, 0, 
/*106917*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*106929*/        OPC_EmitInteger, MVT::i32, 0, 
/*106932*/        OPC_EmitInteger, MVT::i32, 3, 
/*106935*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*106944*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*106953*/        OPC_EmitInteger, MVT::i1, 0, 
/*106956*/        OPC_EmitInteger, MVT::i32, 0, 
/*106959*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*106971*/      /*Scope*/ 13, /*->106985*/
/*106972*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*106975*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*106985*/      0, /*End of Scope*/
/*106986*/    /*SwitchType*/ 83, MVT::f32,// ->107071
/*106988*/      OPC_Scope, 66, /*->107056*/ // 2 children in Scope
/*106990*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106992*/        OPC_EmitInteger, MVT::i32, 1, 
/*106995*/        OPC_EmitInteger, MVT::i32, 0, 
/*106998*/        OPC_EmitInteger, MVT::i32, 0, 
/*107001*/        OPC_EmitInteger, MVT::i32, 0, 
/*107004*/        OPC_EmitInteger, MVT::i32, 0, 
/*107007*/        OPC_EmitInteger, MVT::i32, 0, 
/*107010*/        OPC_EmitInteger, MVT::i32, 0, 
/*107013*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107025*/        OPC_EmitInteger, MVT::i32, 1, 
/*107028*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107031*/        OPC_EmitInteger, MVT::i32, 0, 
/*107034*/        OPC_EmitInteger, MVT::i32, 0, 
/*107037*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*107056*/      /*Scope*/ 13, /*->107070*/
/*107057*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*107060*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*107070*/      0, /*End of Scope*/
/*107071*/    /*SwitchType*/ 13, MVT::f16,// ->107086
/*107073*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*107076*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*107086*/    0, // EndSwitchType
/*107087*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->107146
/*107090*/    OPC_CaptureGlueInput,
/*107091*/    OPC_RecordChild0, // #0 = $vsrc
/*107092*/    OPC_CheckChild0Type, MVT::f32,
/*107094*/    OPC_RecordChild1, // #1 = $attrchan
/*107095*/    OPC_MoveChild1,
/*107096*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*107099*/    OPC_CheckType, MVT::i32,
/*107101*/    OPC_MoveParent,
/*107102*/    OPC_RecordChild2, // #2 = $attr
/*107103*/    OPC_MoveChild2,
/*107104*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*107107*/    OPC_CheckType, MVT::i32,
/*107109*/    OPC_MoveParent,
/*107110*/    OPC_CheckType, MVT::f32,
/*107112*/    OPC_Scope, 15, /*->107129*/ // 2 children in Scope
/*107114*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107116*/      OPC_EmitConvertToTarget, 2,
/*107118*/      OPC_EmitConvertToTarget, 1,
/*107120*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*107129*/    /*Scope*/ 15, /*->107145*/
/*107130*/      OPC_CheckPatternPredicate, 20, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107132*/      OPC_EmitConvertToTarget, 2,
/*107134*/      OPC_EmitConvertToTarget, 1,
/*107136*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*107145*/    0, /*End of Scope*/
/*107146*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->107190
/*107149*/    OPC_CaptureGlueInput,
/*107150*/    OPC_RecordChild0, // #0 = $src0
/*107151*/    OPC_CheckChild0Type, MVT::f32,
/*107153*/    OPC_RecordChild1, // #1 = $vsrc
/*107154*/    OPC_CheckChild1Type, MVT::f32,
/*107156*/    OPC_RecordChild2, // #2 = $attrchan
/*107157*/    OPC_MoveChild2,
/*107158*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*107161*/    OPC_CheckType, MVT::i32,
/*107163*/    OPC_MoveParent,
/*107164*/    OPC_RecordChild3, // #3 = $attr
/*107165*/    OPC_MoveChild3,
/*107166*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*107169*/    OPC_CheckType, MVT::i32,
/*107171*/    OPC_MoveParent,
/*107172*/    OPC_CheckType, MVT::f32,
/*107174*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107176*/    OPC_EmitConvertToTarget, 3,
/*107178*/    OPC_EmitConvertToTarget, 2,
/*107180*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*107190*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->107917
/*107194*/    OPC_Scope, 85|128,1/*213*/, /*->107410*/ // 2 children in Scope
/*107197*/      OPC_MoveChild0,
/*107198*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*107201*/      OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*107203*/      OPC_MoveParent,
/*107204*/      OPC_RecordChild1, // #0 = $src
/*107205*/      OPC_CheckType, MVT::f32,
/*107207*/      OPC_Scope, 66, /*->107275*/ // 3 children in Scope
/*107209*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107211*/        OPC_EmitInteger, MVT::i32, 1, 
/*107214*/        OPC_EmitInteger, MVT::i32, 0, 
/*107217*/        OPC_EmitInteger, MVT::i32, 0, 
/*107220*/        OPC_EmitInteger, MVT::i32, 0, 
/*107223*/        OPC_EmitInteger, MVT::i32, 0, 
/*107226*/        OPC_EmitInteger, MVT::i32, 0, 
/*107229*/        OPC_EmitInteger, MVT::i32, 0, 
/*107232*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107244*/        OPC_EmitInteger, MVT::i32, 1, 
/*107247*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107250*/        OPC_EmitInteger, MVT::i32, 0, 
/*107253*/        OPC_EmitInteger, MVT::i32, 0, 
/*107256*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*107275*/      /*Scope*/ 66, /*->107342*/
/*107276*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*107278*/        OPC_EmitInteger, MVT::i32, 1, 
/*107281*/        OPC_EmitInteger, MVT::i32, 0, 
/*107284*/        OPC_EmitInteger, MVT::i32, 0, 
/*107287*/        OPC_EmitInteger, MVT::i32, 0, 
/*107290*/        OPC_EmitInteger, MVT::i32, 0, 
/*107293*/        OPC_EmitInteger, MVT::i32, 0, 
/*107296*/        OPC_EmitInteger, MVT::i32, 0, 
/*107299*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107311*/        OPC_EmitInteger, MVT::i32, 1, 
/*107314*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107317*/        OPC_EmitInteger, MVT::i32, 0, 
/*107320*/        OPC_EmitInteger, MVT::i32, 0, 
/*107323*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*107342*/      /*Scope*/ 66, /*->107409*/
/*107343*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107345*/        OPC_EmitInteger, MVT::i32, 1, 
/*107348*/        OPC_EmitInteger, MVT::i32, 0, 
/*107351*/        OPC_EmitInteger, MVT::i32, 0, 
/*107354*/        OPC_EmitInteger, MVT::i32, 0, 
/*107357*/        OPC_EmitInteger, MVT::i32, 0, 
/*107360*/        OPC_EmitInteger, MVT::i32, 0, 
/*107363*/        OPC_EmitInteger, MVT::i32, 0, 
/*107366*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107378*/        OPC_EmitInteger, MVT::i32, 1, 
/*107381*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107384*/        OPC_EmitInteger, MVT::i32, 0, 
/*107387*/        OPC_EmitInteger, MVT::i32, 0, 
/*107390*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*107409*/      0, /*End of Scope*/
/*107410*/    /*Scope*/ 120|128,3/*504*/, /*->107916*/
/*107412*/      OPC_RecordChild0, // #0 = $src0
/*107413*/      OPC_RecordChild1, // #1 = $src1
/*107414*/      OPC_CheckType, MVT::f32,
/*107416*/      OPC_Scope, 36|128,1/*164*/, /*->107583*/ // 3 children in Scope
/*107419*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107421*/        OPC_EmitInteger, MVT::i32, 0, 
/*107424*/        OPC_EmitInteger, MVT::i32, 0, 
/*107427*/        OPC_EmitInteger, MVT::i32, 1, 
/*107430*/        OPC_EmitInteger, MVT::i32, 0, 
/*107433*/        OPC_EmitInteger, MVT::i32, 0, 
/*107436*/        OPC_EmitInteger, MVT::i32, 0, 
/*107439*/        OPC_EmitInteger, MVT::i32, 0, 
/*107442*/        OPC_EmitInteger, MVT::i32, 0, 
/*107445*/        OPC_EmitInteger, MVT::i32, 0, 
/*107448*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107460*/        OPC_EmitInteger, MVT::i32, 1, 
/*107463*/        OPC_EmitInteger, MVT::i32, 0, 
/*107466*/        OPC_EmitInteger, MVT::i32, 0, 
/*107469*/        OPC_EmitInteger, MVT::i32, 0, 
/*107472*/        OPC_EmitInteger, MVT::i32, 0, 
/*107475*/        OPC_EmitInteger, MVT::i32, 0, 
/*107478*/        OPC_EmitInteger, MVT::i32, 0, 
/*107481*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107493*/        OPC_EmitInteger, MVT::i32, 1, 
/*107496*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107499*/        OPC_EmitInteger, MVT::i32, 0, 
/*107502*/        OPC_EmitInteger, MVT::i32, 0, 
/*107505*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*107524*/        OPC_EmitInteger, MVT::i32, 0, 
/*107527*/        OPC_EmitInteger, MVT::i32, 0, 
/*107530*/        OPC_EmitInteger, MVT::i32, 0, 
/*107533*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107545*/        OPC_EmitInteger, MVT::i32, 1, 
/*107548*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107551*/        OPC_EmitInteger, MVT::i32, 0, 
/*107554*/        OPC_EmitInteger, MVT::i32, 0, 
/*107557*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*107583*/      /*Scope*/ 36|128,1/*164*/, /*->107749*/
/*107585*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*107587*/        OPC_EmitInteger, MVT::i32, 0, 
/*107590*/        OPC_EmitInteger, MVT::i32, 0, 
/*107593*/        OPC_EmitInteger, MVT::i32, 1, 
/*107596*/        OPC_EmitInteger, MVT::i32, 0, 
/*107599*/        OPC_EmitInteger, MVT::i32, 0, 
/*107602*/        OPC_EmitInteger, MVT::i32, 0, 
/*107605*/        OPC_EmitInteger, MVT::i32, 0, 
/*107608*/        OPC_EmitInteger, MVT::i32, 0, 
/*107611*/        OPC_EmitInteger, MVT::i32, 0, 
/*107614*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107626*/        OPC_EmitInteger, MVT::i32, 1, 
/*107629*/        OPC_EmitInteger, MVT::i32, 0, 
/*107632*/        OPC_EmitInteger, MVT::i32, 0, 
/*107635*/        OPC_EmitInteger, MVT::i32, 0, 
/*107638*/        OPC_EmitInteger, MVT::i32, 0, 
/*107641*/        OPC_EmitInteger, MVT::i32, 0, 
/*107644*/        OPC_EmitInteger, MVT::i32, 0, 
/*107647*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107659*/        OPC_EmitInteger, MVT::i32, 1, 
/*107662*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107665*/        OPC_EmitInteger, MVT::i32, 0, 
/*107668*/        OPC_EmitInteger, MVT::i32, 0, 
/*107671*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*107690*/        OPC_EmitInteger, MVT::i32, 0, 
/*107693*/        OPC_EmitInteger, MVT::i32, 0, 
/*107696*/        OPC_EmitInteger, MVT::i32, 0, 
/*107699*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107711*/        OPC_EmitInteger, MVT::i32, 1, 
/*107714*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107717*/        OPC_EmitInteger, MVT::i32, 0, 
/*107720*/        OPC_EmitInteger, MVT::i32, 0, 
/*107723*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*107749*/      /*Scope*/ 36|128,1/*164*/, /*->107915*/
/*107751*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107753*/        OPC_EmitInteger, MVT::i32, 0, 
/*107756*/        OPC_EmitInteger, MVT::i32, 0, 
/*107759*/        OPC_EmitInteger, MVT::i32, 1, 
/*107762*/        OPC_EmitInteger, MVT::i32, 0, 
/*107765*/        OPC_EmitInteger, MVT::i32, 0, 
/*107768*/        OPC_EmitInteger, MVT::i32, 0, 
/*107771*/        OPC_EmitInteger, MVT::i32, 0, 
/*107774*/        OPC_EmitInteger, MVT::i32, 0, 
/*107777*/        OPC_EmitInteger, MVT::i32, 0, 
/*107780*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107792*/        OPC_EmitInteger, MVT::i32, 1, 
/*107795*/        OPC_EmitInteger, MVT::i32, 0, 
/*107798*/        OPC_EmitInteger, MVT::i32, 0, 
/*107801*/        OPC_EmitInteger, MVT::i32, 0, 
/*107804*/        OPC_EmitInteger, MVT::i32, 0, 
/*107807*/        OPC_EmitInteger, MVT::i32, 0, 
/*107810*/        OPC_EmitInteger, MVT::i32, 0, 
/*107813*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107825*/        OPC_EmitInteger, MVT::i32, 1, 
/*107828*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107831*/        OPC_EmitInteger, MVT::i32, 0, 
/*107834*/        OPC_EmitInteger, MVT::i32, 0, 
/*107837*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*107856*/        OPC_EmitInteger, MVT::i32, 0, 
/*107859*/        OPC_EmitInteger, MVT::i32, 0, 
/*107862*/        OPC_EmitInteger, MVT::i32, 0, 
/*107865*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107877*/        OPC_EmitInteger, MVT::i32, 1, 
/*107880*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107883*/        OPC_EmitInteger, MVT::i32, 0, 
/*107886*/        OPC_EmitInteger, MVT::i32, 0, 
/*107889*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*107915*/      0, /*End of Scope*/
/*107916*/    0, /*End of Scope*/
/*107917*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->108415
/*107921*/    OPC_Scope, 107|128,1/*235*/, /*->108159*/ // 2 children in Scope
/*107924*/      OPC_MoveChild0,
/*107925*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*107928*/      OPC_RecordChild0, // #0 = $src
/*107929*/      OPC_MoveParent,
/*107930*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->108147
/*107934*/        OPC_Scope, 66, /*->108002*/ // 4 children in Scope
/*107936*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107938*/          OPC_EmitInteger, MVT::i32, 1, 
/*107941*/          OPC_EmitInteger, MVT::i32, 0, 
/*107944*/          OPC_EmitInteger, MVT::i32, 0, 
/*107947*/          OPC_EmitInteger, MVT::i32, 0, 
/*107950*/          OPC_EmitInteger, MVT::i32, 0, 
/*107953*/          OPC_EmitInteger, MVT::i32, 0, 
/*107956*/          OPC_EmitInteger, MVT::i32, 0, 
/*107959*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107971*/          OPC_EmitInteger, MVT::i32, 1, 
/*107974*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107977*/          OPC_EmitInteger, MVT::i32, 0, 
/*107980*/          OPC_EmitInteger, MVT::i32, 0, 
/*107983*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*108002*/        /*Scope*/ 66, /*->108069*/
/*108003*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*108005*/          OPC_EmitInteger, MVT::i32, 1, 
/*108008*/          OPC_EmitInteger, MVT::i32, 0, 
/*108011*/          OPC_EmitInteger, MVT::i32, 0, 
/*108014*/          OPC_EmitInteger, MVT::i32, 0, 
/*108017*/          OPC_EmitInteger, MVT::i32, 0, 
/*108020*/          OPC_EmitInteger, MVT::i32, 0, 
/*108023*/          OPC_EmitInteger, MVT::i32, 0, 
/*108026*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108038*/          OPC_EmitInteger, MVT::i32, 1, 
/*108041*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108044*/          OPC_EmitInteger, MVT::i32, 0, 
/*108047*/          OPC_EmitInteger, MVT::i32, 0, 
/*108050*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*108069*/        /*Scope*/ 66, /*->108136*/
/*108070*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*108072*/          OPC_EmitInteger, MVT::i32, 1, 
/*108075*/          OPC_EmitInteger, MVT::i32, 0, 
/*108078*/          OPC_EmitInteger, MVT::i32, 0, 
/*108081*/          OPC_EmitInteger, MVT::i32, 0, 
/*108084*/          OPC_EmitInteger, MVT::i32, 0, 
/*108087*/          OPC_EmitInteger, MVT::i32, 0, 
/*108090*/          OPC_EmitInteger, MVT::i32, 0, 
/*108093*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108105*/          OPC_EmitInteger, MVT::i32, 1, 
/*108108*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108111*/          OPC_EmitInteger, MVT::i32, 0, 
/*108114*/          OPC_EmitInteger, MVT::i32, 0, 
/*108117*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*108136*/        /*Scope*/ 9, /*->108146*/
/*108137*/          OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*108139*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*108146*/        0, /*End of Scope*/
/*108147*/      /*SwitchType*/ 9, MVT::f64,// ->108158
/*108149*/        OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*108151*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*108158*/      0, // EndSwitchType
/*108159*/    /*Scope*/ 125|128,1/*253*/, /*->108414*/
/*108161*/      OPC_RecordChild0, // #0 = $src0
/*108162*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->108383
/*108166*/        OPC_Scope, 66, /*->108234*/ // 4 children in Scope
/*108168*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*108170*/          OPC_EmitInteger, MVT::i32, 1, 
/*108173*/          OPC_EmitInteger, MVT::i32, 0, 
/*108176*/          OPC_EmitInteger, MVT::i32, 0, 
/*108179*/          OPC_EmitInteger, MVT::i32, 0, 
/*108182*/          OPC_EmitInteger, MVT::i32, 0, 
/*108185*/          OPC_EmitInteger, MVT::i32, 0, 
/*108188*/          OPC_EmitInteger, MVT::i32, 0, 
/*108191*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108203*/          OPC_EmitInteger, MVT::i32, 1, 
/*108206*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108209*/          OPC_EmitInteger, MVT::i32, 0, 
/*108212*/          OPC_EmitInteger, MVT::i32, 0, 
/*108215*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*108234*/        /*Scope*/ 66, /*->108301*/
/*108235*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*108237*/          OPC_EmitInteger, MVT::i32, 1, 
/*108240*/          OPC_EmitInteger, MVT::i32, 0, 
/*108243*/          OPC_EmitInteger, MVT::i32, 0, 
/*108246*/          OPC_EmitInteger, MVT::i32, 0, 
/*108249*/          OPC_EmitInteger, MVT::i32, 0, 
/*108252*/          OPC_EmitInteger, MVT::i32, 0, 
/*108255*/          OPC_EmitInteger, MVT::i32, 0, 
/*108258*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108270*/          OPC_EmitInteger, MVT::i32, 1, 
/*108273*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108276*/          OPC_EmitInteger, MVT::i32, 0, 
/*108279*/          OPC_EmitInteger, MVT::i32, 0, 
/*108282*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*108301*/        /*Scope*/ 66, /*->108368*/
/*108302*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*108304*/          OPC_EmitInteger, MVT::i32, 1, 
/*108307*/          OPC_EmitInteger, MVT::i32, 0, 
/*108310*/          OPC_EmitInteger, MVT::i32, 0, 
/*108313*/          OPC_EmitInteger, MVT::i32, 0, 
/*108316*/          OPC_EmitInteger, MVT::i32, 0, 
/*108319*/          OPC_EmitInteger, MVT::i32, 0, 
/*108322*/          OPC_EmitInteger, MVT::i32, 0, 
/*108325*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108337*/          OPC_EmitInteger, MVT::i32, 1, 
/*108340*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108343*/          OPC_EmitInteger, MVT::i32, 0, 
/*108346*/          OPC_EmitInteger, MVT::i32, 0, 
/*108349*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*108368*/        /*Scope*/ 13, /*->108382*/
/*108369*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*108372*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*108382*/        0, /*End of Scope*/
/*108383*/      /*SwitchType*/ 13, MVT::f64,// ->108398
/*108385*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*108388*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*108398*/      /*SwitchType*/ 13, MVT::f16,// ->108413
/*108400*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*108403*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*108413*/      0, // EndSwitchType
/*108414*/    0, /*End of Scope*/
/*108415*/  /*SwitchOpcode*/ 89|128,2/*345*/, TARGET_VAL(ISD::FNEG),// ->108764
/*108419*/    OPC_Scope, 0|128,1/*128*/, /*->108550*/ // 4 children in Scope
/*108422*/      OPC_MoveChild0,
/*108423*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*108426*/      OPC_RecordChild0, // #0 = $src
/*108427*/      OPC_MoveParent,
/*108428*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->108456
/*108431*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108433*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*108440*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108447*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*108456*/      /*SwitchType*/ 23, MVT::f16,// ->108481
/*108458*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108460*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*108465*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108472*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*108481*/      /*SwitchType*/ 66, MVT::f64,// ->108549
/*108483*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108485*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108488*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108491*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*108499*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108502*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108505*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*108513*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*108520*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*108527*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*108535*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108538*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*108549*/      0, // EndSwitchType
/*108550*/    /*Scope*/ 6|128,1/*134*/, /*->108686*/
/*108552*/      OPC_RecordChild0, // #0 = $src
/*108553*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->108593
/*108556*/        OPC_Scope, 24, /*->108582*/ // 2 children in Scope
/*108558*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108560*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*108567*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108574*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*108582*/        /*Scope*/ 9, /*->108592*/
/*108583*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108585*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*108592*/        0, /*End of Scope*/
/*108593*/      /*SwitchType*/ 22, MVT::f16,// ->108617
/*108595*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108597*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*108602*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108609*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*108617*/      /*SwitchType*/ 66, MVT::f64,// ->108685
/*108619*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108621*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108624*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108627*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*108635*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108638*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108641*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*108649*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*108656*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*108663*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*108671*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108674*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*108685*/      0, // EndSwitchType
/*108686*/    /*Scope*/ 48, /*->108735*/
/*108687*/      OPC_MoveChild0,
/*108688*/      OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*108691*/      OPC_MoveChild0,
/*108692*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*108695*/      OPC_RecordChild0, // #0 = $src
/*108696*/      OPC_CheckChild1Integer, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*108702*/      OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*108704*/      OPC_CheckType, MVT::i32,
/*108706*/      OPC_MoveParent,
/*108707*/      OPC_MoveParent,
/*108708*/      OPC_CheckType, MVT::v2f16,
/*108710*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108712*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*108719*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108726*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                    MVT::v2f16, MVT::i1, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 (bitconvert:v2f16 (and:i32 i32:i32:$src, 2147450879:i32)<<P:Predicate_and_oneuse>>)) - Complexity = 15
                // Dst: (S_OR_B32:v2f16:i1 (S_MOV_B32:i16 2147516416:i32), ?:i32:$src)
/*108735*/    /*Scope*/ 27, /*->108763*/
/*108736*/      OPC_RecordChild0, // #0 = $src
/*108737*/      OPC_CheckType, MVT::v2f16,
/*108739*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108741*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*108748*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108755*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_XOR_B32_e64:v2f16 (S_MOV_B32:i16 2147516416:i32), ?:v2f16:$src)
/*108763*/    0, /*End of Scope*/
/*108764*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->108864
/*108767*/    OPC_RecordNode, // #0 = $imm
/*108768*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->108813
/*108771*/      OPC_Scope, 14, /*->108787*/ // 3 children in Scope
/*108773*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1603
/*108775*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108777*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108780*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1603>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*108787*/      /*Scope*/ 12, /*->108800*/
/*108788*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108790*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108793*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*108800*/      /*Scope*/ 11, /*->108812*/
/*108801*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108803*/        OPC_EmitConvertToTarget, 0,
/*108805*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*108812*/      0, /*End of Scope*/
/*108813*/    /*SwitchType*/ 30, MVT::f16,// ->108845
/*108815*/      OPC_Scope, 14, /*->108831*/ // 2 children in Scope
/*108817*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1606
/*108819*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108821*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108824*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1606>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*108831*/      /*Scope*/ 12, /*->108844*/
/*108832*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108834*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108837*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*108844*/      0, /*End of Scope*/
/*108845*/    /*SwitchType*/ 16, MVT::f64,// ->108863
/*108847*/      OPC_CheckPredicate, 71, // Predicate_anonymous_1615
/*108849*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108851*/      OPC_EmitConvertToTarget, 0,
/*108853*/      OPC_EmitNodeXForm, 9, 1, // bitcast_fpimm_to_i64
/*108856*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1615>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1616>>:$imm))
/*108863*/    0, // EndSwitchType
/*108864*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMUL),// ->109172
/*108868*/    OPC_RecordChild0, // #0 = $src0
/*108869*/    OPC_RecordChild1, // #1 = $src1
/*108870*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->109015
/*108874*/      OPC_Scope, 100, /*->108976*/ // 3 children in Scope
/*108876*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108878*/        OPC_EmitInteger, MVT::i32, 0, 
/*108881*/        OPC_EmitInteger, MVT::i32, 0, 
/*108884*/        OPC_EmitInteger, MVT::i32, 1, 
/*108887*/        OPC_EmitInteger, MVT::i32, 0, 
/*108890*/        OPC_EmitInteger, MVT::i32, 0, 
/*108893*/        OPC_EmitInteger, MVT::i32, 0, 
/*108896*/        OPC_EmitInteger, MVT::i32, 0, 
/*108899*/        OPC_EmitInteger, MVT::i32, 0, 
/*108902*/        OPC_EmitInteger, MVT::i32, 0, 
/*108905*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108917*/        OPC_EmitInteger, MVT::i32, 0, 
/*108920*/        OPC_EmitInteger, MVT::i32, 0, 
/*108923*/        OPC_EmitInteger, MVT::i32, 0, 
/*108926*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108938*/        OPC_EmitInteger, MVT::i32, 1, 
/*108941*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108944*/        OPC_EmitInteger, MVT::i32, 0, 
/*108947*/        OPC_EmitInteger, MVT::i32, 0, 
/*108950*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108976*/      /*Scope*/ 18, /*->108995*/
/*108977*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108980*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108983*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108995*/      /*Scope*/ 18, /*->109014*/
/*108996*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108999*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109002*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109014*/      0, /*End of Scope*/
/*109015*/    /*SwitchType*/ 40, MVT::f16,// ->109057
/*109017*/      OPC_Scope, 18, /*->109037*/ // 2 children in Scope
/*109019*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109022*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109025*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109037*/      /*Scope*/ 18, /*->109056*/
/*109038*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109041*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109044*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109056*/      0, /*End of Scope*/
/*109057*/    /*SwitchType*/ 40, MVT::f64,// ->109099
/*109059*/      OPC_Scope, 18, /*->109079*/ // 2 children in Scope
/*109061*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109064*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109067*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109079*/      /*Scope*/ 18, /*->109098*/
/*109080*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109083*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109086*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109098*/      0, /*End of Scope*/
/*109099*/    /*SwitchType*/ 70, MVT::v2f16,// ->109171
/*109101*/      OPC_Scope, 33, /*->109136*/ // 2 children in Scope
/*109103*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*109106*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*109109*/        OPC_EmitInteger, MVT::i32, 0, 
/*109112*/        OPC_EmitInteger, MVT::i32, 0, 
/*109115*/        OPC_EmitInteger, MVT::i32, 0, 
/*109118*/        OPC_EmitInteger, MVT::i32, 0, 
/*109121*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109136*/      /*Scope*/ 33, /*->109170*/
/*109137*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*109140*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*109143*/        OPC_EmitInteger, MVT::i32, 0, 
/*109146*/        OPC_EmitInteger, MVT::i32, 0, 
/*109149*/        OPC_EmitInteger, MVT::i32, 0, 
/*109152*/        OPC_EmitInteger, MVT::i32, 0, 
/*109155*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109170*/      0, /*End of Scope*/
/*109171*/    0, // EndSwitchType
/*109172*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->109301
/*109175*/    OPC_RecordChild0, // #0 = $src0
/*109176*/    OPC_RecordChild1, // #1 = $src1
/*109177*/    OPC_CheckType, MVT::f32,
/*109179*/    OPC_Scope, 100, /*->109281*/ // 2 children in Scope
/*109181*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109183*/      OPC_EmitInteger, MVT::i32, 0, 
/*109186*/      OPC_EmitInteger, MVT::i32, 0, 
/*109189*/      OPC_EmitInteger, MVT::i32, 1, 
/*109192*/      OPC_EmitInteger, MVT::i32, 0, 
/*109195*/      OPC_EmitInteger, MVT::i32, 0, 
/*109198*/      OPC_EmitInteger, MVT::i32, 0, 
/*109201*/      OPC_EmitInteger, MVT::i32, 0, 
/*109204*/      OPC_EmitInteger, MVT::i32, 0, 
/*109207*/      OPC_EmitInteger, MVT::i32, 0, 
/*109210*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109222*/      OPC_EmitInteger, MVT::i32, 0, 
/*109225*/      OPC_EmitInteger, MVT::i32, 0, 
/*109228*/      OPC_EmitInteger, MVT::i32, 0, 
/*109231*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109243*/      OPC_EmitInteger, MVT::i32, 1, 
/*109246*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109249*/      OPC_EmitInteger, MVT::i32, 0, 
/*109252*/      OPC_EmitInteger, MVT::i32, 0, 
/*109255*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*109281*/    /*Scope*/ 18, /*->109300*/
/*109282*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109285*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109288*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109300*/    0, /*End of Scope*/
/*109301*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->109430
/*109304*/    OPC_RecordChild0, // #0 = $src0
/*109305*/    OPC_RecordChild1, // #1 = $src1
/*109306*/    OPC_CheckType, MVT::f32,
/*109308*/    OPC_Scope, 100, /*->109410*/ // 2 children in Scope
/*109310*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109312*/      OPC_EmitInteger, MVT::i32, 0, 
/*109315*/      OPC_EmitInteger, MVT::i32, 0, 
/*109318*/      OPC_EmitInteger, MVT::i32, 1, 
/*109321*/      OPC_EmitInteger, MVT::i32, 0, 
/*109324*/      OPC_EmitInteger, MVT::i32, 0, 
/*109327*/      OPC_EmitInteger, MVT::i32, 0, 
/*109330*/      OPC_EmitInteger, MVT::i32, 0, 
/*109333*/      OPC_EmitInteger, MVT::i32, 0, 
/*109336*/      OPC_EmitInteger, MVT::i32, 0, 
/*109339*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109351*/      OPC_EmitInteger, MVT::i32, 0, 
/*109354*/      OPC_EmitInteger, MVT::i32, 0, 
/*109357*/      OPC_EmitInteger, MVT::i32, 0, 
/*109360*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109372*/      OPC_EmitInteger, MVT::i32, 1, 
/*109375*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109378*/      OPC_EmitInteger, MVT::i32, 0, 
/*109381*/      OPC_EmitInteger, MVT::i32, 0, 
/*109384*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*109410*/    /*Scope*/ 18, /*->109429*/
/*109411*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109414*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109417*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109429*/    0, /*End of Scope*/
/*109430*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMINNUM),// ->109738
/*109434*/    OPC_RecordChild0, // #0 = $src0
/*109435*/    OPC_RecordChild1, // #1 = $src1
/*109436*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->109581
/*109440*/      OPC_Scope, 100, /*->109542*/ // 3 children in Scope
/*109442*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109444*/        OPC_EmitInteger, MVT::i32, 0, 
/*109447*/        OPC_EmitInteger, MVT::i32, 0, 
/*109450*/        OPC_EmitInteger, MVT::i32, 1, 
/*109453*/        OPC_EmitInteger, MVT::i32, 0, 
/*109456*/        OPC_EmitInteger, MVT::i32, 0, 
/*109459*/        OPC_EmitInteger, MVT::i32, 0, 
/*109462*/        OPC_EmitInteger, MVT::i32, 0, 
/*109465*/        OPC_EmitInteger, MVT::i32, 0, 
/*109468*/        OPC_EmitInteger, MVT::i32, 0, 
/*109471*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109483*/        OPC_EmitInteger, MVT::i32, 0, 
/*109486*/        OPC_EmitInteger, MVT::i32, 0, 
/*109489*/        OPC_EmitInteger, MVT::i32, 0, 
/*109492*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109504*/        OPC_EmitInteger, MVT::i32, 1, 
/*109507*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109510*/        OPC_EmitInteger, MVT::i32, 0, 
/*109513*/        OPC_EmitInteger, MVT::i32, 0, 
/*109516*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*109542*/      /*Scope*/ 18, /*->109561*/
/*109543*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109546*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109549*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109561*/      /*Scope*/ 18, /*->109580*/
/*109562*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109565*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109568*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109580*/      0, /*End of Scope*/
/*109581*/    /*SwitchType*/ 40, MVT::f16,// ->109623
/*109583*/      OPC_Scope, 18, /*->109603*/ // 2 children in Scope
/*109585*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109588*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109591*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109603*/      /*Scope*/ 18, /*->109622*/
/*109604*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109607*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109610*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109622*/      0, /*End of Scope*/
/*109623*/    /*SwitchType*/ 40, MVT::f64,// ->109665
/*109625*/      OPC_Scope, 18, /*->109645*/ // 2 children in Scope
/*109627*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109630*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109633*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109645*/      /*Scope*/ 18, /*->109664*/
/*109646*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109649*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109652*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109664*/      0, /*End of Scope*/
/*109665*/    /*SwitchType*/ 70, MVT::v2f16,// ->109737
/*109667*/      OPC_Scope, 33, /*->109702*/ // 2 children in Scope
/*109669*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*109672*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*109675*/        OPC_EmitInteger, MVT::i32, 0, 
/*109678*/        OPC_EmitInteger, MVT::i32, 0, 
/*109681*/        OPC_EmitInteger, MVT::i32, 0, 
/*109684*/        OPC_EmitInteger, MVT::i32, 0, 
/*109687*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109702*/      /*Scope*/ 33, /*->109736*/
/*109703*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*109706*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*109709*/        OPC_EmitInteger, MVT::i32, 0, 
/*109712*/        OPC_EmitInteger, MVT::i32, 0, 
/*109715*/        OPC_EmitInteger, MVT::i32, 0, 
/*109718*/        OPC_EmitInteger, MVT::i32, 0, 
/*109721*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109736*/      0, /*End of Scope*/
/*109737*/    0, // EndSwitchType
/*109738*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->109859
/*109741*/    OPC_RecordChild0, // #0 = $src0
/*109742*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109828
/*109745*/      OPC_Scope, 66, /*->109813*/ // 2 children in Scope
/*109747*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109749*/        OPC_EmitInteger, MVT::i32, 1, 
/*109752*/        OPC_EmitInteger, MVT::i32, 0, 
/*109755*/        OPC_EmitInteger, MVT::i32, 0, 
/*109758*/        OPC_EmitInteger, MVT::i32, 0, 
/*109761*/        OPC_EmitInteger, MVT::i32, 0, 
/*109764*/        OPC_EmitInteger, MVT::i32, 0, 
/*109767*/        OPC_EmitInteger, MVT::i32, 0, 
/*109770*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109782*/        OPC_EmitInteger, MVT::i32, 1, 
/*109785*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109788*/        OPC_EmitInteger, MVT::i32, 0, 
/*109791*/        OPC_EmitInteger, MVT::i32, 0, 
/*109794*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*109813*/      /*Scope*/ 13, /*->109827*/
/*109814*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109817*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109827*/      0, /*End of Scope*/
/*109828*/    /*SwitchType*/ 13, MVT::f64,// ->109843
/*109830*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109833*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109843*/    /*SwitchType*/ 13, MVT::f16,// ->109858
/*109845*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109848*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109858*/    0, // EndSwitchType
/*109859*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->109980
/*109862*/    OPC_RecordChild0, // #0 = $src0
/*109863*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109949
/*109866*/      OPC_Scope, 66, /*->109934*/ // 2 children in Scope
/*109868*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109870*/        OPC_EmitInteger, MVT::i32, 1, 
/*109873*/        OPC_EmitInteger, MVT::i32, 0, 
/*109876*/        OPC_EmitInteger, MVT::i32, 0, 
/*109879*/        OPC_EmitInteger, MVT::i32, 0, 
/*109882*/        OPC_EmitInteger, MVT::i32, 0, 
/*109885*/        OPC_EmitInteger, MVT::i32, 0, 
/*109888*/        OPC_EmitInteger, MVT::i32, 0, 
/*109891*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109903*/        OPC_EmitInteger, MVT::i32, 1, 
/*109906*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109909*/        OPC_EmitInteger, MVT::i32, 0, 
/*109912*/        OPC_EmitInteger, MVT::i32, 0, 
/*109915*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*109934*/      /*Scope*/ 13, /*->109948*/
/*109935*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109938*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109948*/      0, /*End of Scope*/
/*109949*/    /*SwitchType*/ 13, MVT::f64,// ->109964
/*109951*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109954*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109964*/    /*SwitchType*/ 13, MVT::f16,// ->109979
/*109966*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109969*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109979*/    0, // EndSwitchType
/*109980*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->110101
/*109983*/    OPC_RecordChild0, // #0 = $src0
/*109984*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->110070
/*109987*/      OPC_Scope, 66, /*->110055*/ // 2 children in Scope
/*109989*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109991*/        OPC_EmitInteger, MVT::i32, 1, 
/*109994*/        OPC_EmitInteger, MVT::i32, 0, 
/*109997*/        OPC_EmitInteger, MVT::i32, 0, 
/*110000*/        OPC_EmitInteger, MVT::i32, 0, 
/*110003*/        OPC_EmitInteger, MVT::i32, 0, 
/*110006*/        OPC_EmitInteger, MVT::i32, 0, 
/*110009*/        OPC_EmitInteger, MVT::i32, 0, 
/*110012*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110024*/        OPC_EmitInteger, MVT::i32, 1, 
/*110027*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110030*/        OPC_EmitInteger, MVT::i32, 0, 
/*110033*/        OPC_EmitInteger, MVT::i32, 0, 
/*110036*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*110055*/      /*Scope*/ 13, /*->110069*/
/*110056*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110059*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110069*/      0, /*End of Scope*/
/*110070*/    /*SwitchType*/ 13, MVT::f64,// ->110085
/*110072*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110075*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110085*/    /*SwitchType*/ 13, MVT::f16,// ->110100
/*110087*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110090*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110100*/    0, // EndSwitchType
/*110101*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->110222
/*110104*/    OPC_RecordChild0, // #0 = $src0
/*110105*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->110191
/*110108*/      OPC_Scope, 66, /*->110176*/ // 2 children in Scope
/*110110*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110112*/        OPC_EmitInteger, MVT::i32, 1, 
/*110115*/        OPC_EmitInteger, MVT::i32, 0, 
/*110118*/        OPC_EmitInteger, MVT::i32, 0, 
/*110121*/        OPC_EmitInteger, MVT::i32, 0, 
/*110124*/        OPC_EmitInteger, MVT::i32, 0, 
/*110127*/        OPC_EmitInteger, MVT::i32, 0, 
/*110130*/        OPC_EmitInteger, MVT::i32, 0, 
/*110133*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110145*/        OPC_EmitInteger, MVT::i32, 1, 
/*110148*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110151*/        OPC_EmitInteger, MVT::i32, 0, 
/*110154*/        OPC_EmitInteger, MVT::i32, 0, 
/*110157*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*110176*/      /*Scope*/ 13, /*->110190*/
/*110177*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110180*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110190*/      0, /*End of Scope*/
/*110191*/    /*SwitchType*/ 13, MVT::f64,// ->110206
/*110193*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110196*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110206*/    /*SwitchType*/ 13, MVT::f16,// ->110221
/*110208*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110211*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110221*/    0, // EndSwitchType
/*110222*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->110572
/*110226*/    OPC_RecordChild0, // #0 = $src0_X
/*110227*/    OPC_RecordChild1, // #1 = $src1_X
/*110228*/    OPC_RecordChild2, // #2 = $src0_Y
/*110229*/    OPC_RecordChild3, // #3 = $src1_Y
/*110230*/    OPC_RecordChild4, // #4 = $src0_Z
/*110231*/    OPC_RecordChild5, // #5 = $src1_Z
/*110232*/    OPC_RecordChild6, // #6 = $src0_W
/*110233*/    OPC_RecordChild7, // #7 = $src1_W
/*110234*/    OPC_CheckType, MVT::f32,
/*110236*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110238*/    OPC_EmitInteger, MVT::i32, 0, 
/*110241*/    OPC_EmitInteger, MVT::i32, 0, 
/*110244*/    OPC_EmitInteger, MVT::i32, 1, 
/*110247*/    OPC_EmitInteger, MVT::i32, 0, 
/*110250*/    OPC_EmitInteger, MVT::i32, 0, 
/*110253*/    OPC_EmitInteger, MVT::i32, 0, 
/*110256*/    OPC_EmitInteger, MVT::i32, 0, 
/*110259*/    OPC_EmitInteger, MVT::i32, 0, 
/*110262*/    OPC_EmitInteger, MVT::i32, 0, 
/*110265*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110277*/    OPC_EmitInteger, MVT::i32, 0, 
/*110280*/    OPC_EmitInteger, MVT::i32, 0, 
/*110283*/    OPC_EmitInteger, MVT::i32, 0, 
/*110286*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110298*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110301*/    OPC_EmitInteger, MVT::i32, 0, 
/*110304*/    OPC_EmitInteger, MVT::i32, 0, 
/*110307*/    OPC_EmitInteger, MVT::i32, 1, 
/*110310*/    OPC_EmitInteger, MVT::i32, 0, 
/*110313*/    OPC_EmitInteger, MVT::i32, 0, 
/*110316*/    OPC_EmitInteger, MVT::i32, 0, 
/*110319*/    OPC_EmitInteger, MVT::i32, 0, 
/*110322*/    OPC_EmitInteger, MVT::i32, 0, 
/*110325*/    OPC_EmitInteger, MVT::i32, 0, 
/*110328*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110340*/    OPC_EmitInteger, MVT::i32, 0, 
/*110343*/    OPC_EmitInteger, MVT::i32, 0, 
/*110346*/    OPC_EmitInteger, MVT::i32, 0, 
/*110349*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110361*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110364*/    OPC_EmitInteger, MVT::i32, 0, 
/*110367*/    OPC_EmitInteger, MVT::i32, 0, 
/*110370*/    OPC_EmitInteger, MVT::i32, 1, 
/*110373*/    OPC_EmitInteger, MVT::i32, 0, 
/*110376*/    OPC_EmitInteger, MVT::i32, 0, 
/*110379*/    OPC_EmitInteger, MVT::i32, 0, 
/*110382*/    OPC_EmitInteger, MVT::i32, 0, 
/*110385*/    OPC_EmitInteger, MVT::i32, 0, 
/*110388*/    OPC_EmitInteger, MVT::i32, 0, 
/*110391*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110403*/    OPC_EmitInteger, MVT::i32, 0, 
/*110406*/    OPC_EmitInteger, MVT::i32, 0, 
/*110409*/    OPC_EmitInteger, MVT::i32, 0, 
/*110412*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110424*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110427*/    OPC_EmitInteger, MVT::i32, 0, 
/*110430*/    OPC_EmitInteger, MVT::i32, 0, 
/*110433*/    OPC_EmitInteger, MVT::i32, 1, 
/*110436*/    OPC_EmitInteger, MVT::i32, 0, 
/*110439*/    OPC_EmitInteger, MVT::i32, 0, 
/*110442*/    OPC_EmitInteger, MVT::i32, 0, 
/*110445*/    OPC_EmitInteger, MVT::i32, 0, 
/*110448*/    OPC_EmitInteger, MVT::i32, 0, 
/*110451*/    OPC_EmitInteger, MVT::i32, 0, 
/*110454*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110466*/    OPC_EmitInteger, MVT::i32, 0, 
/*110469*/    OPC_EmitInteger, MVT::i32, 0, 
/*110472*/    OPC_EmitInteger, MVT::i32, 0, 
/*110475*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110487*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110490*/    OPC_EmitInteger, MVT::i32, 0, 
/*110493*/    OPC_EmitInteger, MVT::i32, 0, 
/*110496*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*110572*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->110814
/*110576*/    OPC_RecordChild0, // #0 = $src0
/*110577*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->110798
/*110581*/      OPC_Scope, 66, /*->110649*/ // 4 children in Scope
/*110583*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110585*/        OPC_EmitInteger, MVT::i32, 1, 
/*110588*/        OPC_EmitInteger, MVT::i32, 0, 
/*110591*/        OPC_EmitInteger, MVT::i32, 0, 
/*110594*/        OPC_EmitInteger, MVT::i32, 0, 
/*110597*/        OPC_EmitInteger, MVT::i32, 0, 
/*110600*/        OPC_EmitInteger, MVT::i32, 0, 
/*110603*/        OPC_EmitInteger, MVT::i32, 0, 
/*110606*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110618*/        OPC_EmitInteger, MVT::i32, 1, 
/*110621*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110624*/        OPC_EmitInteger, MVT::i32, 0, 
/*110627*/        OPC_EmitInteger, MVT::i32, 0, 
/*110630*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*110649*/      /*Scope*/ 66, /*->110716*/
/*110650*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110652*/        OPC_EmitInteger, MVT::i32, 1, 
/*110655*/        OPC_EmitInteger, MVT::i32, 0, 
/*110658*/        OPC_EmitInteger, MVT::i32, 0, 
/*110661*/        OPC_EmitInteger, MVT::i32, 0, 
/*110664*/        OPC_EmitInteger, MVT::i32, 0, 
/*110667*/        OPC_EmitInteger, MVT::i32, 0, 
/*110670*/        OPC_EmitInteger, MVT::i32, 0, 
/*110673*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110685*/        OPC_EmitInteger, MVT::i32, 1, 
/*110688*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110691*/        OPC_EmitInteger, MVT::i32, 0, 
/*110694*/        OPC_EmitInteger, MVT::i32, 0, 
/*110697*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*110716*/      /*Scope*/ 66, /*->110783*/
/*110717*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110719*/        OPC_EmitInteger, MVT::i32, 1, 
/*110722*/        OPC_EmitInteger, MVT::i32, 0, 
/*110725*/        OPC_EmitInteger, MVT::i32, 0, 
/*110728*/        OPC_EmitInteger, MVT::i32, 0, 
/*110731*/        OPC_EmitInteger, MVT::i32, 0, 
/*110734*/        OPC_EmitInteger, MVT::i32, 0, 
/*110737*/        OPC_EmitInteger, MVT::i32, 0, 
/*110740*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110752*/        OPC_EmitInteger, MVT::i32, 1, 
/*110755*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110758*/        OPC_EmitInteger, MVT::i32, 0, 
/*110761*/        OPC_EmitInteger, MVT::i32, 0, 
/*110764*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*110783*/      /*Scope*/ 13, /*->110797*/
/*110784*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110787*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110797*/      0, /*End of Scope*/
/*110798*/    /*SwitchType*/ 13, MVT::f16,// ->110813
/*110800*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110803*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110813*/    0, // EndSwitchType
/*110814*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->111056
/*110818*/    OPC_RecordChild0, // #0 = $src0
/*110819*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->111040
/*110823*/      OPC_Scope, 66, /*->110891*/ // 4 children in Scope
/*110825*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110827*/        OPC_EmitInteger, MVT::i32, 1, 
/*110830*/        OPC_EmitInteger, MVT::i32, 0, 
/*110833*/        OPC_EmitInteger, MVT::i32, 0, 
/*110836*/        OPC_EmitInteger, MVT::i32, 0, 
/*110839*/        OPC_EmitInteger, MVT::i32, 0, 
/*110842*/        OPC_EmitInteger, MVT::i32, 0, 
/*110845*/        OPC_EmitInteger, MVT::i32, 0, 
/*110848*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110860*/        OPC_EmitInteger, MVT::i32, 1, 
/*110863*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110866*/        OPC_EmitInteger, MVT::i32, 0, 
/*110869*/        OPC_EmitInteger, MVT::i32, 0, 
/*110872*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*110891*/      /*Scope*/ 66, /*->110958*/
/*110892*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110894*/        OPC_EmitInteger, MVT::i32, 1, 
/*110897*/        OPC_EmitInteger, MVT::i32, 0, 
/*110900*/        OPC_EmitInteger, MVT::i32, 0, 
/*110903*/        OPC_EmitInteger, MVT::i32, 0, 
/*110906*/        OPC_EmitInteger, MVT::i32, 0, 
/*110909*/        OPC_EmitInteger, MVT::i32, 0, 
/*110912*/        OPC_EmitInteger, MVT::i32, 0, 
/*110915*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110927*/        OPC_EmitInteger, MVT::i32, 1, 
/*110930*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110933*/        OPC_EmitInteger, MVT::i32, 0, 
/*110936*/        OPC_EmitInteger, MVT::i32, 0, 
/*110939*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*110958*/      /*Scope*/ 66, /*->111025*/
/*110959*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110961*/        OPC_EmitInteger, MVT::i32, 1, 
/*110964*/        OPC_EmitInteger, MVT::i32, 0, 
/*110967*/        OPC_EmitInteger, MVT::i32, 0, 
/*110970*/        OPC_EmitInteger, MVT::i32, 0, 
/*110973*/        OPC_EmitInteger, MVT::i32, 0, 
/*110976*/        OPC_EmitInteger, MVT::i32, 0, 
/*110979*/        OPC_EmitInteger, MVT::i32, 0, 
/*110982*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110994*/        OPC_EmitInteger, MVT::i32, 1, 
/*110997*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111000*/        OPC_EmitInteger, MVT::i32, 0, 
/*111003*/        OPC_EmitInteger, MVT::i32, 0, 
/*111006*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*111025*/      /*Scope*/ 13, /*->111039*/
/*111026*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111029*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111039*/      0, /*End of Scope*/
/*111040*/    /*SwitchType*/ 13, MVT::f16,// ->111055
/*111042*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111045*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111055*/    0, // EndSwitchType
/*111056*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->111298
/*111060*/    OPC_RecordChild0, // #0 = $src0
/*111061*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->111282
/*111065*/      OPC_Scope, 66, /*->111133*/ // 4 children in Scope
/*111067*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111069*/        OPC_EmitInteger, MVT::i32, 1, 
/*111072*/        OPC_EmitInteger, MVT::i32, 0, 
/*111075*/        OPC_EmitInteger, MVT::i32, 0, 
/*111078*/        OPC_EmitInteger, MVT::i32, 0, 
/*111081*/        OPC_EmitInteger, MVT::i32, 0, 
/*111084*/        OPC_EmitInteger, MVT::i32, 0, 
/*111087*/        OPC_EmitInteger, MVT::i32, 0, 
/*111090*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111102*/        OPC_EmitInteger, MVT::i32, 1, 
/*111105*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111108*/        OPC_EmitInteger, MVT::i32, 0, 
/*111111*/        OPC_EmitInteger, MVT::i32, 0, 
/*111114*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*111133*/      /*Scope*/ 66, /*->111200*/
/*111134*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111136*/        OPC_EmitInteger, MVT::i32, 1, 
/*111139*/        OPC_EmitInteger, MVT::i32, 0, 
/*111142*/        OPC_EmitInteger, MVT::i32, 0, 
/*111145*/        OPC_EmitInteger, MVT::i32, 0, 
/*111148*/        OPC_EmitInteger, MVT::i32, 0, 
/*111151*/        OPC_EmitInteger, MVT::i32, 0, 
/*111154*/        OPC_EmitInteger, MVT::i32, 0, 
/*111157*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111169*/        OPC_EmitInteger, MVT::i32, 1, 
/*111172*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111175*/        OPC_EmitInteger, MVT::i32, 0, 
/*111178*/        OPC_EmitInteger, MVT::i32, 0, 
/*111181*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*111200*/      /*Scope*/ 66, /*->111267*/
/*111201*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111203*/        OPC_EmitInteger, MVT::i32, 1, 
/*111206*/        OPC_EmitInteger, MVT::i32, 0, 
/*111209*/        OPC_EmitInteger, MVT::i32, 0, 
/*111212*/        OPC_EmitInteger, MVT::i32, 0, 
/*111215*/        OPC_EmitInteger, MVT::i32, 0, 
/*111218*/        OPC_EmitInteger, MVT::i32, 0, 
/*111221*/        OPC_EmitInteger, MVT::i32, 0, 
/*111224*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111236*/        OPC_EmitInteger, MVT::i32, 1, 
/*111239*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111242*/        OPC_EmitInteger, MVT::i32, 0, 
/*111245*/        OPC_EmitInteger, MVT::i32, 0, 
/*111248*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*111267*/      /*Scope*/ 13, /*->111281*/
/*111268*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111271*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111281*/      0, /*End of Scope*/
/*111282*/    /*SwitchType*/ 13, MVT::f64,// ->111297
/*111284*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111287*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111297*/    0, // EndSwitchType
/*111298*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->111555
/*111302*/    OPC_RecordChild0, // #0 = $src0
/*111303*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->111524
/*111307*/      OPC_Scope, 66, /*->111375*/ // 4 children in Scope
/*111309*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111311*/        OPC_EmitInteger, MVT::i32, 1, 
/*111314*/        OPC_EmitInteger, MVT::i32, 0, 
/*111317*/        OPC_EmitInteger, MVT::i32, 0, 
/*111320*/        OPC_EmitInteger, MVT::i32, 0, 
/*111323*/        OPC_EmitInteger, MVT::i32, 0, 
/*111326*/        OPC_EmitInteger, MVT::i32, 0, 
/*111329*/        OPC_EmitInteger, MVT::i32, 0, 
/*111332*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111344*/        OPC_EmitInteger, MVT::i32, 1, 
/*111347*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111350*/        OPC_EmitInteger, MVT::i32, 0, 
/*111353*/        OPC_EmitInteger, MVT::i32, 0, 
/*111356*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*111375*/      /*Scope*/ 66, /*->111442*/
/*111376*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111378*/        OPC_EmitInteger, MVT::i32, 1, 
/*111381*/        OPC_EmitInteger, MVT::i32, 0, 
/*111384*/        OPC_EmitInteger, MVT::i32, 0, 
/*111387*/        OPC_EmitInteger, MVT::i32, 0, 
/*111390*/        OPC_EmitInteger, MVT::i32, 0, 
/*111393*/        OPC_EmitInteger, MVT::i32, 0, 
/*111396*/        OPC_EmitInteger, MVT::i32, 0, 
/*111399*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111411*/        OPC_EmitInteger, MVT::i32, 1, 
/*111414*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111417*/        OPC_EmitInteger, MVT::i32, 0, 
/*111420*/        OPC_EmitInteger, MVT::i32, 0, 
/*111423*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*111442*/      /*Scope*/ 66, /*->111509*/
/*111443*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111445*/        OPC_EmitInteger, MVT::i32, 1, 
/*111448*/        OPC_EmitInteger, MVT::i32, 0, 
/*111451*/        OPC_EmitInteger, MVT::i32, 0, 
/*111454*/        OPC_EmitInteger, MVT::i32, 0, 
/*111457*/        OPC_EmitInteger, MVT::i32, 0, 
/*111460*/        OPC_EmitInteger, MVT::i32, 0, 
/*111463*/        OPC_EmitInteger, MVT::i32, 0, 
/*111466*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111478*/        OPC_EmitInteger, MVT::i32, 1, 
/*111481*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111484*/        OPC_EmitInteger, MVT::i32, 0, 
/*111487*/        OPC_EmitInteger, MVT::i32, 0, 
/*111490*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*111509*/      /*Scope*/ 13, /*->111523*/
/*111510*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111513*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111523*/      0, /*End of Scope*/
/*111524*/    /*SwitchType*/ 13, MVT::f64,// ->111539
/*111526*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111529*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111539*/    /*SwitchType*/ 13, MVT::f16,// ->111554
/*111541*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111544*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111554*/    0, // EndSwitchType
/*111555*/  /*SwitchOpcode*/ 17|128,2/*273*/, TARGET_VAL(ISD::SINT_TO_FP),// ->111832
/*111559*/    OPC_RecordChild0, // #0 = $src0
/*111560*/    OPC_Scope, 60|128,1/*188*/, /*->111751*/ // 3 children in Scope
/*111563*/      OPC_CheckChild0Type, MVT::i32,
/*111565*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->111718
/*111569*/        OPC_Scope, 66, /*->111637*/ // 3 children in Scope
/*111571*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111573*/          OPC_EmitInteger, MVT::i32, 1, 
/*111576*/          OPC_EmitInteger, MVT::i32, 0, 
/*111579*/          OPC_EmitInteger, MVT::i32, 0, 
/*111582*/          OPC_EmitInteger, MVT::i32, 0, 
/*111585*/          OPC_EmitInteger, MVT::i32, 0, 
/*111588*/          OPC_EmitInteger, MVT::i32, 0, 
/*111591*/          OPC_EmitInteger, MVT::i32, 0, 
/*111594*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111606*/          OPC_EmitInteger, MVT::i32, 1, 
/*111609*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111612*/          OPC_EmitInteger, MVT::i32, 0, 
/*111615*/          OPC_EmitInteger, MVT::i32, 0, 
/*111618*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*111637*/        /*Scope*/ 66, /*->111704*/
/*111638*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*111640*/          OPC_EmitInteger, MVT::i32, 1, 
/*111643*/          OPC_EmitInteger, MVT::i32, 0, 
/*111646*/          OPC_EmitInteger, MVT::i32, 0, 
/*111649*/          OPC_EmitInteger, MVT::i32, 0, 
/*111652*/          OPC_EmitInteger, MVT::i32, 0, 
/*111655*/          OPC_EmitInteger, MVT::i32, 0, 
/*111658*/          OPC_EmitInteger, MVT::i32, 0, 
/*111661*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111673*/          OPC_EmitInteger, MVT::i32, 1, 
/*111676*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111679*/          OPC_EmitInteger, MVT::i32, 0, 
/*111682*/          OPC_EmitInteger, MVT::i32, 0, 
/*111685*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*111704*/        /*Scope*/ 12, /*->111717*/
/*111705*/          OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111708*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (sint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111717*/        0, /*End of Scope*/
/*111718*/      /*SwitchType*/ 16, MVT::f16,// ->111736
/*111720*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111722*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*111729*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*111736*/      /*SwitchType*/ 12, MVT::f64,// ->111750
/*111738*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111741*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (sint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111750*/      0, // EndSwitchType
/*111751*/    /*Scope*/ 62, /*->111814*/
/*111752*/      OPC_CheckChild0Type, MVT::i1,
/*111754*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->111778
/*111757*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111759*/        OPC_EmitInteger, MVT::i32, 0, 
/*111762*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*111769*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*111778*/      /*SwitchType*/ 33, MVT::f64,// ->111813
/*111780*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111782*/        OPC_EmitInteger, MVT::i32, 0, 
/*111785*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111797*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*111806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*111813*/      0, // EndSwitchType
/*111814*/    /*Scope*/ 16, /*->111831*/
/*111815*/      OPC_CheckChild0Type, MVT::i16,
/*111817*/      OPC_CheckType, MVT::f16,
/*111819*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111822*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (sint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111831*/    0, /*End of Scope*/
/*111832*/  /*SwitchOpcode*/ 8|128,2/*264*/, TARGET_VAL(ISD::UINT_TO_FP),// ->112100
/*111836*/    OPC_RecordChild0, // #0 = $src0
/*111837*/    OPC_Scope, 60|128,1/*188*/, /*->112028*/ // 3 children in Scope
/*111840*/      OPC_CheckChild0Type, MVT::i32,
/*111842*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->111995
/*111846*/        OPC_Scope, 66, /*->111914*/ // 3 children in Scope
/*111848*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111850*/          OPC_EmitInteger, MVT::i32, 1, 
/*111853*/          OPC_EmitInteger, MVT::i32, 0, 
/*111856*/          OPC_EmitInteger, MVT::i32, 0, 
/*111859*/          OPC_EmitInteger, MVT::i32, 0, 
/*111862*/          OPC_EmitInteger, MVT::i32, 0, 
/*111865*/          OPC_EmitInteger, MVT::i32, 0, 
/*111868*/          OPC_EmitInteger, MVT::i32, 0, 
/*111871*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111883*/          OPC_EmitInteger, MVT::i32, 1, 
/*111886*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111889*/          OPC_EmitInteger, MVT::i32, 0, 
/*111892*/          OPC_EmitInteger, MVT::i32, 0, 
/*111895*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*111914*/        /*Scope*/ 66, /*->111981*/
/*111915*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*111917*/          OPC_EmitInteger, MVT::i32, 1, 
/*111920*/          OPC_EmitInteger, MVT::i32, 0, 
/*111923*/          OPC_EmitInteger, MVT::i32, 0, 
/*111926*/          OPC_EmitInteger, MVT::i32, 0, 
/*111929*/          OPC_EmitInteger, MVT::i32, 0, 
/*111932*/          OPC_EmitInteger, MVT::i32, 0, 
/*111935*/          OPC_EmitInteger, MVT::i32, 0, 
/*111938*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111950*/          OPC_EmitInteger, MVT::i32, 1, 
/*111953*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111956*/          OPC_EmitInteger, MVT::i32, 0, 
/*111959*/          OPC_EmitInteger, MVT::i32, 0, 
/*111962*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*111981*/        /*Scope*/ 12, /*->111994*/
/*111982*/          OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111985*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (uint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111994*/        0, /*End of Scope*/
/*111995*/      /*SwitchType*/ 16, MVT::f16,// ->112013
/*111997*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111999*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*112006*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*112013*/      /*SwitchType*/ 12, MVT::f64,// ->112027
/*112015*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*112018*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (uint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112027*/      0, // EndSwitchType
/*112028*/    /*Scope*/ 53, /*->112082*/
/*112029*/      OPC_CheckChild0Type, MVT::i1,
/*112031*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->112055
/*112034*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112036*/        OPC_EmitInteger, MVT::i32, 0, 
/*112039*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*112046*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*112055*/      /*SwitchType*/ 24, MVT::f64,// ->112081
/*112057*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112059*/        OPC_EmitInteger, MVT::i32, 0, 
/*112062*/        OPC_EmitInteger, MVT::i32, 1, 
/*112065*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*112074*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*112081*/      0, // EndSwitchType
/*112082*/    /*Scope*/ 16, /*->112099*/
/*112083*/      OPC_CheckChild0Type, MVT::i16,
/*112085*/      OPC_CheckType, MVT::f16,
/*112087*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*112090*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (uint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112099*/    0, /*End of Scope*/
/*112100*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->112415
/*112104*/    OPC_RecordChild0, // #0 = $src0
/*112105*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->112399
/*112109*/      OPC_Scope, 16|128,2/*272*/, /*->112384*/ // 2 children in Scope
/*112112*/        OPC_CheckChild0Type, MVT::f32,
/*112114*/        OPC_Scope, 66, /*->112182*/ // 4 children in Scope
/*112116*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112118*/          OPC_EmitInteger, MVT::i32, 1, 
/*112121*/          OPC_EmitInteger, MVT::i32, 0, 
/*112124*/          OPC_EmitInteger, MVT::i32, 0, 
/*112127*/          OPC_EmitInteger, MVT::i32, 0, 
/*112130*/          OPC_EmitInteger, MVT::i32, 0, 
/*112133*/          OPC_EmitInteger, MVT::i32, 0, 
/*112136*/          OPC_EmitInteger, MVT::i32, 0, 
/*112139*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112151*/          OPC_EmitInteger, MVT::i32, 1, 
/*112154*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112157*/          OPC_EmitInteger, MVT::i32, 0, 
/*112160*/          OPC_EmitInteger, MVT::i32, 0, 
/*112163*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*112182*/        /*Scope*/ 66, /*->112249*/
/*112183*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*112185*/          OPC_EmitInteger, MVT::i32, 1, 
/*112188*/          OPC_EmitInteger, MVT::i32, 0, 
/*112191*/          OPC_EmitInteger, MVT::i32, 0, 
/*112194*/          OPC_EmitInteger, MVT::i32, 0, 
/*112197*/          OPC_EmitInteger, MVT::i32, 0, 
/*112200*/          OPC_EmitInteger, MVT::i32, 0, 
/*112203*/          OPC_EmitInteger, MVT::i32, 0, 
/*112206*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112218*/          OPC_EmitInteger, MVT::i32, 1, 
/*112221*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112224*/          OPC_EmitInteger, MVT::i32, 0, 
/*112227*/          OPC_EmitInteger, MVT::i32, 0, 
/*112230*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*112249*/        /*Scope*/ 66, /*->112316*/
/*112250*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112252*/          OPC_EmitInteger, MVT::i32, 1, 
/*112255*/          OPC_EmitInteger, MVT::i32, 0, 
/*112258*/          OPC_EmitInteger, MVT::i32, 0, 
/*112261*/          OPC_EmitInteger, MVT::i32, 0, 
/*112264*/          OPC_EmitInteger, MVT::i32, 0, 
/*112267*/          OPC_EmitInteger, MVT::i32, 0, 
/*112270*/          OPC_EmitInteger, MVT::i32, 0, 
/*112273*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112285*/          OPC_EmitInteger, MVT::i32, 1, 
/*112288*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112291*/          OPC_EmitInteger, MVT::i32, 0, 
/*112294*/          OPC_EmitInteger, MVT::i32, 0, 
/*112297*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*112316*/        /*Scope*/ 66, /*->112383*/
/*112317*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112319*/          OPC_EmitInteger, MVT::i32, 1, 
/*112322*/          OPC_EmitInteger, MVT::i32, 0, 
/*112325*/          OPC_EmitInteger, MVT::i32, 0, 
/*112328*/          OPC_EmitInteger, MVT::i32, 0, 
/*112331*/          OPC_EmitInteger, MVT::i32, 0, 
/*112334*/          OPC_EmitInteger, MVT::i32, 0, 
/*112337*/          OPC_EmitInteger, MVT::i32, 0, 
/*112340*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112352*/          OPC_EmitInteger, MVT::i32, 1, 
/*112355*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112358*/          OPC_EmitInteger, MVT::i32, 0, 
/*112361*/          OPC_EmitInteger, MVT::i32, 0, 
/*112364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*112383*/        0, /*End of Scope*/
/*112384*/      /*Scope*/ 13, /*->112398*/
/*112385*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112388*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112398*/      0, /*End of Scope*/
/*112399*/    /*SwitchType*/ 13, MVT::f16,// ->112414
/*112401*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112404*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112414*/    0, // EndSwitchType
/*112415*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->112730
/*112419*/    OPC_RecordChild0, // #0 = $src0
/*112420*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->112714
/*112424*/      OPC_Scope, 16|128,2/*272*/, /*->112699*/ // 2 children in Scope
/*112427*/        OPC_CheckChild0Type, MVT::f32,
/*112429*/        OPC_Scope, 66, /*->112497*/ // 4 children in Scope
/*112431*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112433*/          OPC_EmitInteger, MVT::i32, 1, 
/*112436*/          OPC_EmitInteger, MVT::i32, 0, 
/*112439*/          OPC_EmitInteger, MVT::i32, 0, 
/*112442*/          OPC_EmitInteger, MVT::i32, 0, 
/*112445*/          OPC_EmitInteger, MVT::i32, 0, 
/*112448*/          OPC_EmitInteger, MVT::i32, 0, 
/*112451*/          OPC_EmitInteger, MVT::i32, 0, 
/*112454*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112466*/          OPC_EmitInteger, MVT::i32, 1, 
/*112469*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112472*/          OPC_EmitInteger, MVT::i32, 0, 
/*112475*/          OPC_EmitInteger, MVT::i32, 0, 
/*112478*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*112497*/        /*Scope*/ 66, /*->112564*/
/*112498*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*112500*/          OPC_EmitInteger, MVT::i32, 1, 
/*112503*/          OPC_EmitInteger, MVT::i32, 0, 
/*112506*/          OPC_EmitInteger, MVT::i32, 0, 
/*112509*/          OPC_EmitInteger, MVT::i32, 0, 
/*112512*/          OPC_EmitInteger, MVT::i32, 0, 
/*112515*/          OPC_EmitInteger, MVT::i32, 0, 
/*112518*/          OPC_EmitInteger, MVT::i32, 0, 
/*112521*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112533*/          OPC_EmitInteger, MVT::i32, 1, 
/*112536*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112539*/          OPC_EmitInteger, MVT::i32, 0, 
/*112542*/          OPC_EmitInteger, MVT::i32, 0, 
/*112545*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*112564*/        /*Scope*/ 66, /*->112631*/
/*112565*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112567*/          OPC_EmitInteger, MVT::i32, 1, 
/*112570*/          OPC_EmitInteger, MVT::i32, 0, 
/*112573*/          OPC_EmitInteger, MVT::i32, 0, 
/*112576*/          OPC_EmitInteger, MVT::i32, 0, 
/*112579*/          OPC_EmitInteger, MVT::i32, 0, 
/*112582*/          OPC_EmitInteger, MVT::i32, 0, 
/*112585*/          OPC_EmitInteger, MVT::i32, 0, 
/*112588*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112600*/          OPC_EmitInteger, MVT::i32, 1, 
/*112603*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112606*/          OPC_EmitInteger, MVT::i32, 0, 
/*112609*/          OPC_EmitInteger, MVT::i32, 0, 
/*112612*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*112631*/        /*Scope*/ 66, /*->112698*/
/*112632*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112634*/          OPC_EmitInteger, MVT::i32, 1, 
/*112637*/          OPC_EmitInteger, MVT::i32, 0, 
/*112640*/          OPC_EmitInteger, MVT::i32, 0, 
/*112643*/          OPC_EmitInteger, MVT::i32, 0, 
/*112646*/          OPC_EmitInteger, MVT::i32, 0, 
/*112649*/          OPC_EmitInteger, MVT::i32, 0, 
/*112652*/          OPC_EmitInteger, MVT::i32, 0, 
/*112655*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112667*/          OPC_EmitInteger, MVT::i32, 1, 
/*112670*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112673*/          OPC_EmitInteger, MVT::i32, 0, 
/*112676*/          OPC_EmitInteger, MVT::i32, 0, 
/*112679*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*112698*/        0, /*End of Scope*/
/*112699*/      /*Scope*/ 13, /*->112713*/
/*112700*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112703*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112713*/      0, /*End of Scope*/
/*112714*/    /*SwitchType*/ 13, MVT::f16,// ->112729
/*112716*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112719*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112729*/    0, // EndSwitchType
/*112730*/  /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::FMA),// ->112956
/*112734*/    OPC_RecordChild0, // #0 = $src0
/*112735*/    OPC_RecordChild1, // #1 = $src1
/*112736*/    OPC_RecordChild2, // #2 = $src2
/*112737*/    OPC_SwitchType /*4 cases */, 125, MVT::f32,// ->112865
/*112740*/      OPC_Scope, 98, /*->112840*/ // 2 children in Scope
/*112742*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*112744*/        OPC_EmitInteger, MVT::i32, 0, 
/*112747*/        OPC_EmitInteger, MVT::i32, 0, 
/*112750*/        OPC_EmitInteger, MVT::i32, 0, 
/*112753*/        OPC_EmitInteger, MVT::i32, 0, 
/*112756*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112768*/        OPC_EmitInteger, MVT::i32, 0, 
/*112771*/        OPC_EmitInteger, MVT::i32, 0, 
/*112774*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112786*/        OPC_EmitInteger, MVT::i32, 0, 
/*112789*/        OPC_EmitInteger, MVT::i32, 0, 
/*112792*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112804*/        OPC_EmitInteger, MVT::i32, 1, 
/*112807*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112810*/        OPC_EmitInteger, MVT::i32, 0, 
/*112813*/        OPC_EmitInteger, MVT::i32, 0, 
/*112816*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*112840*/      /*Scope*/ 23, /*->112864*/
/*112841*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112844*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112847*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112850*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112864*/      0, /*End of Scope*/
/*112865*/    /*SwitchType*/ 23, MVT::f64,// ->112890
/*112867*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112870*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112873*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112876*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112890*/    /*SwitchType*/ 23, MVT::f16,// ->112915
/*112892*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112895*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112898*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112901*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112915*/    /*SwitchType*/ 38, MVT::v2f16,// ->112955
/*112917*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #3 #4 #5
/*112920*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #6 #7
/*112923*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3PMods:$ #8 #9
/*112926*/      OPC_EmitInteger, MVT::i32, 0, 
/*112929*/      OPC_EmitInteger, MVT::i32, 0, 
/*112932*/      OPC_EmitInteger, MVT::i32, 0, 
/*112935*/      OPC_EmitInteger, MVT::i32, 0, 
/*112938*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_FMA_F16), 0,
                    MVT::v2f16, 11/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 11, 12, 13, 
                // Src: (fma:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods:v2f16 v2f16:v2f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_PK_FMA_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i32:i32:$src2_modifiers, v2f16:v2f16:$src2, i1:i1:$clamp)
/*112955*/    0, // EndSwitchType
/*112956*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->113510
/*112960*/    OPC_RecordChild0, // #0 = $src
/*112961*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->113479
/*112965*/      OPC_Scope, 36|128,1/*164*/, /*->113132*/ // 4 children in Scope
/*112968*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112970*/        OPC_EmitInteger, MVT::i32, 0, 
/*112973*/        OPC_EmitInteger, MVT::i32, 0, 
/*112976*/        OPC_EmitInteger, MVT::i32, 1, 
/*112979*/        OPC_EmitInteger, MVT::i32, 0, 
/*112982*/        OPC_EmitInteger, MVT::i32, 0, 
/*112985*/        OPC_EmitInteger, MVT::i32, 0, 
/*112988*/        OPC_EmitInteger, MVT::i32, 0, 
/*112991*/        OPC_EmitInteger, MVT::i32, 0, 
/*112994*/        OPC_EmitInteger, MVT::i32, 0, 
/*112997*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113009*/        OPC_EmitInteger, MVT::i32, 1, 
/*113012*/        OPC_EmitInteger, MVT::i32, 0, 
/*113015*/        OPC_EmitInteger, MVT::i32, 0, 
/*113018*/        OPC_EmitInteger, MVT::i32, 0, 
/*113021*/        OPC_EmitInteger, MVT::i32, 0, 
/*113024*/        OPC_EmitInteger, MVT::i32, 0, 
/*113027*/        OPC_EmitInteger, MVT::i32, 0, 
/*113030*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113042*/        OPC_EmitInteger, MVT::i32, 1, 
/*113045*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113048*/        OPC_EmitInteger, MVT::i32, 0, 
/*113051*/        OPC_EmitInteger, MVT::i32, 0, 
/*113054*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*113073*/        OPC_EmitInteger, MVT::i32, 0, 
/*113076*/        OPC_EmitInteger, MVT::i32, 0, 
/*113079*/        OPC_EmitInteger, MVT::i32, 0, 
/*113082*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113094*/        OPC_EmitInteger, MVT::i32, 1, 
/*113097*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113100*/        OPC_EmitInteger, MVT::i32, 0, 
/*113103*/        OPC_EmitInteger, MVT::i32, 0, 
/*113106*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*113132*/      /*Scope*/ 36|128,1/*164*/, /*->113298*/
/*113134*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*113136*/        OPC_EmitInteger, MVT::i32, 0, 
/*113139*/        OPC_EmitInteger, MVT::i32, 0, 
/*113142*/        OPC_EmitInteger, MVT::i32, 1, 
/*113145*/        OPC_EmitInteger, MVT::i32, 0, 
/*113148*/        OPC_EmitInteger, MVT::i32, 0, 
/*113151*/        OPC_EmitInteger, MVT::i32, 0, 
/*113154*/        OPC_EmitInteger, MVT::i32, 0, 
/*113157*/        OPC_EmitInteger, MVT::i32, 0, 
/*113160*/        OPC_EmitInteger, MVT::i32, 0, 
/*113163*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113175*/        OPC_EmitInteger, MVT::i32, 1, 
/*113178*/        OPC_EmitInteger, MVT::i32, 0, 
/*113181*/        OPC_EmitInteger, MVT::i32, 0, 
/*113184*/        OPC_EmitInteger, MVT::i32, 0, 
/*113187*/        OPC_EmitInteger, MVT::i32, 0, 
/*113190*/        OPC_EmitInteger, MVT::i32, 0, 
/*113193*/        OPC_EmitInteger, MVT::i32, 0, 
/*113196*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113208*/        OPC_EmitInteger, MVT::i32, 1, 
/*113211*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113214*/        OPC_EmitInteger, MVT::i32, 0, 
/*113217*/        OPC_EmitInteger, MVT::i32, 0, 
/*113220*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*113239*/        OPC_EmitInteger, MVT::i32, 0, 
/*113242*/        OPC_EmitInteger, MVT::i32, 0, 
/*113245*/        OPC_EmitInteger, MVT::i32, 0, 
/*113248*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113260*/        OPC_EmitInteger, MVT::i32, 1, 
/*113263*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113266*/        OPC_EmitInteger, MVT::i32, 0, 
/*113269*/        OPC_EmitInteger, MVT::i32, 0, 
/*113272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*113298*/      /*Scope*/ 36|128,1/*164*/, /*->113464*/
/*113300*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*113302*/        OPC_EmitInteger, MVT::i32, 0, 
/*113305*/        OPC_EmitInteger, MVT::i32, 0, 
/*113308*/        OPC_EmitInteger, MVT::i32, 1, 
/*113311*/        OPC_EmitInteger, MVT::i32, 0, 
/*113314*/        OPC_EmitInteger, MVT::i32, 0, 
/*113317*/        OPC_EmitInteger, MVT::i32, 0, 
/*113320*/        OPC_EmitInteger, MVT::i32, 0, 
/*113323*/        OPC_EmitInteger, MVT::i32, 0, 
/*113326*/        OPC_EmitInteger, MVT::i32, 0, 
/*113329*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113341*/        OPC_EmitInteger, MVT::i32, 1, 
/*113344*/        OPC_EmitInteger, MVT::i32, 0, 
/*113347*/        OPC_EmitInteger, MVT::i32, 0, 
/*113350*/        OPC_EmitInteger, MVT::i32, 0, 
/*113353*/        OPC_EmitInteger, MVT::i32, 0, 
/*113356*/        OPC_EmitInteger, MVT::i32, 0, 
/*113359*/        OPC_EmitInteger, MVT::i32, 0, 
/*113362*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113374*/        OPC_EmitInteger, MVT::i32, 1, 
/*113377*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113380*/        OPC_EmitInteger, MVT::i32, 0, 
/*113383*/        OPC_EmitInteger, MVT::i32, 0, 
/*113386*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*113405*/        OPC_EmitInteger, MVT::i32, 0, 
/*113408*/        OPC_EmitInteger, MVT::i32, 0, 
/*113411*/        OPC_EmitInteger, MVT::i32, 0, 
/*113414*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113426*/        OPC_EmitInteger, MVT::i32, 1, 
/*113429*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113432*/        OPC_EmitInteger, MVT::i32, 0, 
/*113435*/        OPC_EmitInteger, MVT::i32, 0, 
/*113438*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*113464*/      /*Scope*/ 13, /*->113478*/
/*113465*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113468*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113478*/      0, /*End of Scope*/
/*113479*/    /*SwitchType*/ 13, MVT::f64,// ->113494
/*113481*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113484*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113494*/    /*SwitchType*/ 13, MVT::f16,// ->113509
/*113496*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113499*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113509*/    0, // EndSwitchType
/*113510*/  /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FP_EXTEND),// ->113570
/*113513*/    OPC_RecordChild0, // #0 = $src
/*113514*/    OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->113554
/*113517*/      OPC_Scope, 18, /*->113537*/ // 2 children in Scope
/*113519*/        OPC_CheckChild0Type, MVT::f16,
/*113521*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113523*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*113530*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*113537*/      /*Scope*/ 15, /*->113553*/
/*113538*/        OPC_CheckChild0Type, MVT::f32,
/*113540*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113543*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113553*/      0, /*End of Scope*/
/*113554*/    /*SwitchType*/ 13, MVT::f32,// ->113569
/*113556*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113559*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpextend:f32 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113569*/    0, // EndSwitchType
/*113570*/  /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FABS),// ->113734
/*113574*/    OPC_RecordChild0, // #0 = $src
/*113575*/    OPC_SwitchType /*4 cases */, 37, MVT::f32,// ->113615
/*113578*/      OPC_Scope, 24, /*->113604*/ // 2 children in Scope
/*113580*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113582*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113589*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*113596*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*113604*/      /*Scope*/ 9, /*->113614*/
/*113605*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113607*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*113614*/      0, /*End of Scope*/
/*113615*/    /*SwitchType*/ 22, MVT::f16,// ->113639
/*113617*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113619*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113624*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*113631*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*113639*/    /*SwitchType*/ 66, MVT::f64,// ->113707
/*113641*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113643*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*113646*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113649*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*113657*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113660*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113663*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*113671*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113678*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*113685*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*113693*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113696*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*113707*/    /*SwitchType*/ 24, MVT::v2f16,// ->113733
/*113709*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113711*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*113718*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*113725*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fabs:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:v2f16 (S_MOV_B32:i16 2147450879:i32), ?:v2f16:$src)
/*113733*/    0, // EndSwitchType
/*113734*/  /*SwitchOpcode*/ 14|128,8/*1038*/, TARGET_VAL(ISD::FCOPYSIGN),// ->114776
/*113738*/    OPC_RecordChild0, // #0 = $src0
/*113739*/    OPC_RecordChild1, // #1 = $src1
/*113740*/    OPC_Scope, 19|128,1/*147*/, /*->113890*/ // 3 children in Scope
/*113743*/      OPC_CheckChild1Type, MVT::f16,
/*113745*/      OPC_SwitchType /*3 cases */, 23, MVT::f16,// ->113771
/*113748*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113750*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113755*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113762*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, ?:f16:$src1)
/*113771*/      /*SwitchType*/ 36, MVT::f32,// ->113809
/*113773*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113775*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113782*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113789*/        OPC_EmitInteger, MVT::i32, 16, 
/*113792*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*113800*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1))
/*113809*/      /*SwitchType*/ 78, MVT::f64,// ->113889
/*113811*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113813*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*113816*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113819*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*113827*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113830*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113837*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*113844*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113847*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*113855*/        OPC_EmitInteger, MVT::i32, 16, 
/*113858*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 10, 1,  // Results = #11
/*113866*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*113875*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113878*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1)), sub1:i32)
/*113889*/      0, // EndSwitchType
/*113890*/    /*Scope*/ 29|128,3/*413*/, /*->114305*/
/*113892*/      OPC_CheckChild1Type, MVT::f32,
/*113894*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->114039
/*113898*/        OPC_Scope, 25, /*->113925*/ // 2 children in Scope
/*113900*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113902*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113909*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113916*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*113925*/        /*Scope*/ 112, /*->114038*/
/*113926*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113928*/          OPC_EmitInteger, MVT::i32, 0, 
/*113931*/          OPC_EmitInteger, MVT::i32, 0, 
/*113934*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113941*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*113948*/          OPC_EmitInteger, MVT::i32, 0, 
/*113951*/          OPC_EmitInteger, MVT::i32, 0, 
/*113954*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113966*/          OPC_EmitInteger, MVT::i32, 0, 
/*113969*/          OPC_EmitInteger, MVT::i32, 0, 
/*113972*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113984*/          OPC_EmitInteger, MVT::i32, 0, 
/*113987*/          OPC_EmitInteger, MVT::i32, 0, 
/*113990*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114002*/          OPC_EmitInteger, MVT::i32, 1, 
/*114005*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114008*/          OPC_EmitInteger, MVT::i32, 0, 
/*114011*/          OPC_EmitInteger, MVT::i32, 0, 
/*114014*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*114038*/        0, /*End of Scope*/
/*114039*/      /*SwitchType*/ 34, MVT::f16,// ->114075
/*114041*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114043*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*114048*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*114055*/        OPC_EmitInteger, MVT::i32, 16, 
/*114058*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*114066*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, ?:f32:$src1))
/*114075*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->114304
/*114078*/        OPC_Scope, 67, /*->114147*/ // 2 children in Scope
/*114080*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114082*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*114085*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114088*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*114096*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114099*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114106*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*114113*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114116*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*114124*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*114133*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114136*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*114147*/        /*Scope*/ 26|128,1/*154*/, /*->114303*/
/*114149*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114151*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*114154*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114157*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*114165*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114168*/          OPC_EmitInteger, MVT::i32, 0, 
/*114171*/          OPC_EmitInteger, MVT::i32, 0, 
/*114174*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114181*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*114188*/          OPC_EmitInteger, MVT::i32, 0, 
/*114191*/          OPC_EmitInteger, MVT::i32, 0, 
/*114194*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114206*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114209*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*114217*/          OPC_EmitInteger, MVT::i32, 0, 
/*114220*/          OPC_EmitInteger, MVT::i32, 0, 
/*114223*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114235*/          OPC_EmitInteger, MVT::i32, 0, 
/*114238*/          OPC_EmitInteger, MVT::i32, 0, 
/*114241*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114253*/          OPC_EmitInteger, MVT::i32, 1, 
/*114256*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114259*/          OPC_EmitInteger, MVT::i32, 0, 
/*114262*/          OPC_EmitInteger, MVT::i32, 0, 
/*114265*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*114289*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114292*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*114303*/        0, /*End of Scope*/
/*114304*/      0, // EndSwitchType
/*114305*/    /*Scope*/ 84|128,3/*468*/, /*->114775*/
/*114307*/      OPC_CheckChild1Type, MVT::f64,
/*114309*/      OPC_SwitchType /*3 cases */, 35|128,1/*163*/, MVT::f32,// ->114476
/*114313*/        OPC_Scope, 36, /*->114351*/ // 2 children in Scope
/*114315*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114317*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114324*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*114331*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114334*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*114342*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*114351*/        /*Scope*/ 123, /*->114475*/
/*114352*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114354*/          OPC_EmitInteger, MVT::i32, 0, 
/*114357*/          OPC_EmitInteger, MVT::i32, 0, 
/*114360*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114367*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*114374*/          OPC_EmitInteger, MVT::i32, 0, 
/*114377*/          OPC_EmitInteger, MVT::i32, 0, 
/*114380*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114392*/          OPC_EmitInteger, MVT::i32, 0, 
/*114395*/          OPC_EmitInteger, MVT::i32, 0, 
/*114398*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114410*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114413*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*114421*/          OPC_EmitInteger, MVT::i32, 0, 
/*114424*/          OPC_EmitInteger, MVT::i32, 0, 
/*114427*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114439*/          OPC_EmitInteger, MVT::i32, 1, 
/*114442*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114445*/          OPC_EmitInteger, MVT::i32, 0, 
/*114448*/          OPC_EmitInteger, MVT::i32, 0, 
/*114451*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*114475*/        0, /*End of Scope*/
/*114476*/      /*SwitchType*/ 45, MVT::f16,// ->114523
/*114478*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114480*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*114485*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*114492*/        OPC_EmitInteger, MVT::i32, 16, 
/*114495*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114498*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*114506*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 6,  // Results = #7
/*114514*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 7, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, (EXTRACT_SUBREG:i16 ?:f64:$src1, sub1:i32)))
/*114523*/      /*SwitchType*/ 120|128,1/*248*/, MVT::f64,// ->114774
/*114526*/        OPC_Scope, 78, /*->114606*/ // 2 children in Scope
/*114528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114530*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*114533*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114536*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*114544*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114547*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114554*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*114561*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114564*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*114572*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114575*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*114583*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*114592*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114595*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*114606*/        /*Scope*/ 37|128,1/*165*/, /*->114773*/
/*114608*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114610*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*114613*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114616*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*114624*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114627*/          OPC_EmitInteger, MVT::i32, 0, 
/*114630*/          OPC_EmitInteger, MVT::i32, 0, 
/*114633*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114640*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*114647*/          OPC_EmitInteger, MVT::i32, 0, 
/*114650*/          OPC_EmitInteger, MVT::i32, 0, 
/*114653*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114665*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114668*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*114676*/          OPC_EmitInteger, MVT::i32, 0, 
/*114679*/          OPC_EmitInteger, MVT::i32, 0, 
/*114682*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114694*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114697*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*114705*/          OPC_EmitInteger, MVT::i32, 0, 
/*114708*/          OPC_EmitInteger, MVT::i32, 0, 
/*114711*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114723*/          OPC_EmitInteger, MVT::i32, 1, 
/*114726*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114729*/          OPC_EmitInteger, MVT::i32, 0, 
/*114732*/          OPC_EmitInteger, MVT::i32, 0, 
/*114735*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*114759*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114762*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*114773*/        0, /*End of Scope*/
/*114774*/      0, // EndSwitchType
/*114775*/    0, /*End of Scope*/
/*114776*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->115501
/*114780*/    OPC_RecordChild0, // #0 = $src0
/*114781*/    OPC_RecordChild1, // #1 = $src1
/*114782*/    OPC_CheckType, MVT::f32,
/*114784*/    OPC_Scope, 100|128,1/*228*/, /*->115015*/ // 4 children in Scope
/*114787*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114789*/      OPC_EmitInteger, MVT::i32, 1, 
/*114792*/      OPC_EmitInteger, MVT::i32, 0, 
/*114795*/      OPC_EmitInteger, MVT::i32, 0, 
/*114798*/      OPC_EmitInteger, MVT::i32, 0, 
/*114801*/      OPC_EmitInteger, MVT::i32, 0, 
/*114804*/      OPC_EmitInteger, MVT::i32, 0, 
/*114807*/      OPC_EmitInteger, MVT::i32, 1, 
/*114810*/      OPC_EmitInteger, MVT::i32, 0, 
/*114813*/      OPC_EmitInteger, MVT::i32, 0, 
/*114816*/      OPC_EmitInteger, MVT::i32, 0, 
/*114819*/      OPC_EmitInteger, MVT::i32, 0, 
/*114822*/      OPC_EmitInteger, MVT::i32, 0, 
/*114825*/      OPC_EmitInteger, MVT::i32, 0, 
/*114828*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114840*/      OPC_EmitInteger, MVT::i32, 1, 
/*114843*/      OPC_EmitInteger, MVT::i32, 0, 
/*114846*/      OPC_EmitInteger, MVT::i32, 0, 
/*114849*/      OPC_EmitInteger, MVT::i32, 0, 
/*114852*/      OPC_EmitInteger, MVT::i32, 0, 
/*114855*/      OPC_EmitInteger, MVT::i32, 0, 
/*114858*/      OPC_EmitInteger, MVT::i32, 0, 
/*114861*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114873*/      OPC_EmitInteger, MVT::i32, 1, 
/*114876*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114879*/      OPC_EmitInteger, MVT::i32, 0, 
/*114882*/      OPC_EmitInteger, MVT::i32, 0, 
/*114885*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*114904*/      OPC_EmitInteger, MVT::i32, 0, 
/*114907*/      OPC_EmitInteger, MVT::i32, 0, 
/*114910*/      OPC_EmitInteger, MVT::i32, 0, 
/*114913*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114925*/      OPC_EmitInteger, MVT::i32, 1, 
/*114928*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114931*/      OPC_EmitInteger, MVT::i32, 0, 
/*114934*/      OPC_EmitInteger, MVT::i32, 0, 
/*114937*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*114963*/      OPC_EmitInteger, MVT::i32, 0, 
/*114966*/      OPC_EmitInteger, MVT::i32, 0, 
/*114969*/      OPC_EmitInteger, MVT::i32, 0, 
/*114972*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114984*/      OPC_EmitInteger, MVT::i32, 1, 
/*114987*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114990*/      OPC_EmitInteger, MVT::i32, 0, 
/*114993*/      OPC_EmitInteger, MVT::i32, 0, 
/*114996*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*115015*/    /*Scope*/ 100|128,1/*228*/, /*->115245*/
/*115017*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*115019*/      OPC_EmitInteger, MVT::i32, 1, 
/*115022*/      OPC_EmitInteger, MVT::i32, 0, 
/*115025*/      OPC_EmitInteger, MVT::i32, 0, 
/*115028*/      OPC_EmitInteger, MVT::i32, 0, 
/*115031*/      OPC_EmitInteger, MVT::i32, 0, 
/*115034*/      OPC_EmitInteger, MVT::i32, 0, 
/*115037*/      OPC_EmitInteger, MVT::i32, 1, 
/*115040*/      OPC_EmitInteger, MVT::i32, 0, 
/*115043*/      OPC_EmitInteger, MVT::i32, 0, 
/*115046*/      OPC_EmitInteger, MVT::i32, 0, 
/*115049*/      OPC_EmitInteger, MVT::i32, 0, 
/*115052*/      OPC_EmitInteger, MVT::i32, 0, 
/*115055*/      OPC_EmitInteger, MVT::i32, 0, 
/*115058*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115070*/      OPC_EmitInteger, MVT::i32, 1, 
/*115073*/      OPC_EmitInteger, MVT::i32, 0, 
/*115076*/      OPC_EmitInteger, MVT::i32, 0, 
/*115079*/      OPC_EmitInteger, MVT::i32, 0, 
/*115082*/      OPC_EmitInteger, MVT::i32, 0, 
/*115085*/      OPC_EmitInteger, MVT::i32, 0, 
/*115088*/      OPC_EmitInteger, MVT::i32, 0, 
/*115091*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115103*/      OPC_EmitInteger, MVT::i32, 1, 
/*115106*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115109*/      OPC_EmitInteger, MVT::i32, 0, 
/*115112*/      OPC_EmitInteger, MVT::i32, 0, 
/*115115*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*115134*/      OPC_EmitInteger, MVT::i32, 0, 
/*115137*/      OPC_EmitInteger, MVT::i32, 0, 
/*115140*/      OPC_EmitInteger, MVT::i32, 0, 
/*115143*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115155*/      OPC_EmitInteger, MVT::i32, 1, 
/*115158*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115161*/      OPC_EmitInteger, MVT::i32, 0, 
/*115164*/      OPC_EmitInteger, MVT::i32, 0, 
/*115167*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*115193*/      OPC_EmitInteger, MVT::i32, 0, 
/*115196*/      OPC_EmitInteger, MVT::i32, 0, 
/*115199*/      OPC_EmitInteger, MVT::i32, 0, 
/*115202*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115214*/      OPC_EmitInteger, MVT::i32, 1, 
/*115217*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115220*/      OPC_EmitInteger, MVT::i32, 0, 
/*115223*/      OPC_EmitInteger, MVT::i32, 0, 
/*115226*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*115245*/    /*Scope*/ 100|128,1/*228*/, /*->115475*/
/*115247*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115249*/      OPC_EmitInteger, MVT::i32, 1, 
/*115252*/      OPC_EmitInteger, MVT::i32, 0, 
/*115255*/      OPC_EmitInteger, MVT::i32, 0, 
/*115258*/      OPC_EmitInteger, MVT::i32, 0, 
/*115261*/      OPC_EmitInteger, MVT::i32, 0, 
/*115264*/      OPC_EmitInteger, MVT::i32, 0, 
/*115267*/      OPC_EmitInteger, MVT::i32, 1, 
/*115270*/      OPC_EmitInteger, MVT::i32, 0, 
/*115273*/      OPC_EmitInteger, MVT::i32, 0, 
/*115276*/      OPC_EmitInteger, MVT::i32, 0, 
/*115279*/      OPC_EmitInteger, MVT::i32, 0, 
/*115282*/      OPC_EmitInteger, MVT::i32, 0, 
/*115285*/      OPC_EmitInteger, MVT::i32, 0, 
/*115288*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115300*/      OPC_EmitInteger, MVT::i32, 1, 
/*115303*/      OPC_EmitInteger, MVT::i32, 0, 
/*115306*/      OPC_EmitInteger, MVT::i32, 0, 
/*115309*/      OPC_EmitInteger, MVT::i32, 0, 
/*115312*/      OPC_EmitInteger, MVT::i32, 0, 
/*115315*/      OPC_EmitInteger, MVT::i32, 0, 
/*115318*/      OPC_EmitInteger, MVT::i32, 0, 
/*115321*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115333*/      OPC_EmitInteger, MVT::i32, 1, 
/*115336*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115339*/      OPC_EmitInteger, MVT::i32, 0, 
/*115342*/      OPC_EmitInteger, MVT::i32, 0, 
/*115345*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*115364*/      OPC_EmitInteger, MVT::i32, 0, 
/*115367*/      OPC_EmitInteger, MVT::i32, 0, 
/*115370*/      OPC_EmitInteger, MVT::i32, 0, 
/*115373*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115385*/      OPC_EmitInteger, MVT::i32, 1, 
/*115388*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115391*/      OPC_EmitInteger, MVT::i32, 0, 
/*115394*/      OPC_EmitInteger, MVT::i32, 0, 
/*115397*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*115423*/      OPC_EmitInteger, MVT::i32, 0, 
/*115426*/      OPC_EmitInteger, MVT::i32, 0, 
/*115429*/      OPC_EmitInteger, MVT::i32, 0, 
/*115432*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115444*/      OPC_EmitInteger, MVT::i32, 1, 
/*115447*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115450*/      OPC_EmitInteger, MVT::i32, 0, 
/*115453*/      OPC_EmitInteger, MVT::i32, 0, 
/*115456*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*115475*/    /*Scope*/ 24, /*->115500*/
/*115476*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115478*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*115485*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*115493*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*115500*/    0, /*End of Scope*/
/*115501*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->115568
/*115504*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115505*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115506*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115507*/    OPC_RecordChild3, // #3 = physreg input VCC
/*115508*/    OPC_CheckChild3Type, MVT::i1,
/*115510*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->115539
/*115513*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115516*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*115519*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*115522*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*115525*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115539*/    /*SwitchType*/ 26, MVT::f64,// ->115567
/*115541*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115544*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*115547*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*115550*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*115553*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115567*/    0, // EndSwitchType
/*115568*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMIN3),// ->115626
/*115571*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115572*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115573*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115574*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->115600
/*115577*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115580*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115583*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115586*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115600*/    /*SwitchType*/ 23, MVT::f16,// ->115625
/*115602*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115605*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115608*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115611*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmin3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MIN3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115625*/    0, // EndSwitchType
/*115626*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMAX3),// ->115684
/*115629*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115630*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115631*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115632*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->115658
/*115635*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115638*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115641*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115644*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115658*/    /*SwitchType*/ 23, MVT::f16,// ->115683
/*115660*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115663*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115666*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115669*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmax3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAX3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115683*/    0, // EndSwitchType
/*115684*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMED3),// ->115742
/*115687*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115688*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115689*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115690*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->115716
/*115693*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115696*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115699*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115702*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115716*/    /*SwitchType*/ 23, MVT::f16,// ->115741
/*115718*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115721*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115724*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115727*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115741*/    0, // EndSwitchType
/*115742*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->115825
/*115745*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115746*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115747*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115748*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->115774
/*115751*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115754*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115757*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115760*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115774*/    /*SwitchType*/ 23, MVT::f64,// ->115799
/*115776*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115779*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115782*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115785*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115799*/    /*SwitchType*/ 23, MVT::f16,// ->115824
/*115801*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115804*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115807*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115810*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115824*/    0, // EndSwitchType
/*115825*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->115872
/*115828*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115829*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115830*/    OPC_CheckType, MVT::f32,
/*115832*/    OPC_Scope, 18, /*->115852*/ // 2 children in Scope
/*115834*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115837*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115840*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115852*/    /*Scope*/ 18, /*->115871*/
/*115853*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115856*/      OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115859*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115871*/    0, /*End of Scope*/
/*115872*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->115941
/*115875*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115876*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115877*/    OPC_CheckChild1Type, MVT::i32,
/*115879*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->115900
/*115882*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115885*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115888*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115900*/    /*SwitchType*/ 18, MVT::f16,// ->115920
/*115902*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115905*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115908*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115920*/    /*SwitchType*/ 18, MVT::f64,// ->115940
/*115922*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115925*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115928*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115940*/    0, // EndSwitchType
/*115941*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->115968
/*115944*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115945*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115946*/    OPC_CheckChild1Type, MVT::i32,
/*115948*/    OPC_CheckType, MVT::f64,
/*115950*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115953*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115956*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115968*/  /*SwitchOpcode*/ 35, TARGET_VAL(ISD::FP_ROUND),// ->116006
/*115971*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115972*/    OPC_SwitchType /*2 cases */, 15, MVT::f16,// ->115990
/*115975*/      OPC_CheckChild0Type, MVT::f32,
/*115977*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115980*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f16 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:f16 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115990*/    /*SwitchType*/ 13, MVT::f32,// ->116005
/*115992*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115995*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116005*/    0, // EndSwitchType
/*116006*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->116025
/*116009*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*116010*/    OPC_CheckType, MVT::f32,
/*116012*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116015*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116025*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->116044
/*116028*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*116029*/    OPC_CheckType, MVT::f32,
/*116031*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116034*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116044*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->116064
/*116047*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*116048*/    OPC_CheckChild0Type, MVT::i32,
/*116050*/    OPC_CheckType, MVT::f32,
/*116052*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*116055*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116064*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->116084
/*116067*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*116068*/    OPC_CheckChild0Type, MVT::i32,
/*116070*/    OPC_CheckType, MVT::f32,
/*116072*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*116075*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116084*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->116104
/*116087*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*116088*/    OPC_CheckChild0Type, MVT::i32,
/*116090*/    OPC_CheckType, MVT::f32,
/*116092*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*116095*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116104*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->116124
/*116107*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*116108*/    OPC_CheckChild0Type, MVT::i32,
/*116110*/    OPC_CheckType, MVT::f32,
/*116112*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*116115*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116124*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::BUILD_VECTOR),// ->116262
/*116128*/    OPC_Scope, 54, /*->116184*/ // 2 children in Scope
/*116130*/      OPC_MoveChild0,
/*116131*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*116134*/      OPC_MoveChild0,
/*116135*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*116138*/      OPC_RecordChild0, // #0 = $src0
/*116139*/      OPC_CheckChild1Integer, 16, 
/*116141*/      OPC_CheckChild1Type, MVT::i32,
/*116143*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*116145*/      OPC_CheckType, MVT::i32,
/*116147*/      OPC_MoveParent,
/*116148*/      OPC_CheckType, MVT::i16,
/*116150*/      OPC_MoveParent,
/*116151*/      OPC_MoveChild1,
/*116152*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*116155*/      OPC_MoveChild0,
/*116156*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*116159*/      OPC_RecordChild0, // #1 = $src1
/*116160*/      OPC_CheckChild1Integer, 16, 
/*116162*/      OPC_CheckChild1Type, MVT::i32,
/*116164*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*116166*/      OPC_CheckType, MVT::i32,
/*116168*/      OPC_MoveParent,
/*116169*/      OPC_CheckType, MVT::i16,
/*116171*/      OPC_MoveParent,
/*116172*/      OPC_CheckType, MVT::v2i16,
/*116174*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116176*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_HH_B32_B16), 0,
                    MVT::v2i16, 2/*#Ops*/, 0, 1, 
                // Src: (build_vector:v2i16 (trunc:i16 (srl:i32 i32:i32:$src0, 16:i32)<<P:Predicate_srl_oneuse>>), (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 27
                // Dst: (S_PACK_HH_B32_B16:v2i16 ?:i32:$src0, ?:i32:$src1)
/*116184*/    /*Scope*/ 76, /*->116261*/
/*116185*/      OPC_RecordChild0, // #0 = $src0
/*116186*/      OPC_Scope, 54, /*->116242*/ // 2 children in Scope
/*116188*/        OPC_CheckChild0Type, MVT::i16,
/*116190*/        OPC_Scope, 33, /*->116225*/ // 2 children in Scope
/*116192*/          OPC_MoveChild1,
/*116193*/          OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*116196*/          OPC_MoveChild0,
/*116197*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*116200*/          OPC_RecordChild0, // #1 = $src1
/*116201*/          OPC_CheckChild1Integer, 16, 
/*116203*/          OPC_CheckChild1Type, MVT::i32,
/*116205*/          OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*116207*/          OPC_CheckType, MVT::i32,
/*116209*/          OPC_MoveParent,
/*116210*/          OPC_CheckType, MVT::i16,
/*116212*/          OPC_MoveParent,
/*116213*/          OPC_CheckType, MVT::v2i16,
/*116215*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116217*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LH_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 15
                    // Dst: (S_PACK_LH_B32_B16:v2i16 i16:i16:$src0, i32:i32:$src1)
/*116225*/        /*Scope*/ 15, /*->116241*/
/*116226*/          OPC_RecordChild1, // #1 = $src1
/*116227*/          OPC_CheckChild1Type, MVT::i16,
/*116229*/          OPC_CheckType, MVT::v2i16,
/*116231*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116233*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (S_PACK_LL_B32_B16:v2i16 ?:i16:$src0, ?:i16:$src1)
/*116241*/        0, /*End of Scope*/
/*116242*/      /*Scope*/ 17, /*->116260*/
/*116243*/        OPC_CheckChild0Type, MVT::f16,
/*116245*/        OPC_RecordChild1, // #1 = $src1
/*116246*/        OPC_CheckChild1Type, MVT::f16,
/*116248*/        OPC_CheckType, MVT::v2f16,
/*116250*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116252*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                      MVT::v2f16, 2/*#Ops*/, 0, 1, 
                  // Src: (build_vector:v2f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (S_PACK_LL_B32_B16:v2f16 ?:f16:$src0, ?:f16:$src1)
/*116260*/      0, /*End of Scope*/
/*116261*/    0, /*End of Scope*/
/*116262*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->117817
/*116266*/    OPC_RecordChild0, // #0 = $src
/*116267*/    OPC_RecordChild1, // #1 = $val
/*116268*/    OPC_Scope, 71, /*->116341*/ // 35 children in Scope
/*116270*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*116271*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->116289
/*116274*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116276*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116279*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*116289*/      /*SwitchType*/ 15, MVT::v4i32,// ->116306
/*116291*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116293*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116296*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*116306*/      /*SwitchType*/ 15, MVT::v8i32,// ->116323
/*116308*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116310*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116313*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*116323*/      /*SwitchType*/ 15, MVT::v16i32,// ->116340
/*116325*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116327*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116330*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*116340*/      0, // EndSwitchType
/*116341*/    /*Scope*/ 104, /*->116446*/
/*116342*/      OPC_CheckChild2Integer, 0, 
/*116344*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->116379
/*116347*/        OPC_Scope, 14, /*->116363*/ // 2 children in Scope
/*116349*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116351*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116354*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*116363*/        /*Scope*/ 14, /*->116378*/
/*116364*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116366*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116369*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*116378*/        0, /*End of Scope*/
/*116379*/      /*SwitchType*/ 32, MVT::v2i32,// ->116413
/*116381*/        OPC_Scope, 14, /*->116397*/ // 2 children in Scope
/*116383*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116385*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116388*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*116397*/        /*Scope*/ 14, /*->116412*/
/*116398*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116400*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116403*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*116412*/        0, /*End of Scope*/
/*116413*/      /*SwitchType*/ 14, MVT::v8i32,// ->116429
/*116415*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116417*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116420*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*116429*/      /*SwitchType*/ 14, MVT::v16i32,// ->116445
/*116431*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116433*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116436*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*116445*/      0, // EndSwitchType
/*116446*/    /*Scope*/ 104, /*->116551*/
/*116447*/      OPC_CheckChild2Integer, 1, 
/*116449*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->116484
/*116452*/        OPC_Scope, 14, /*->116468*/ // 2 children in Scope
/*116454*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116456*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116459*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*116468*/        /*Scope*/ 14, /*->116483*/
/*116469*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116471*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116474*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*116483*/        0, /*End of Scope*/
/*116484*/      /*SwitchType*/ 32, MVT::v2i32,// ->116518
/*116486*/        OPC_Scope, 14, /*->116502*/ // 2 children in Scope
/*116488*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116490*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116493*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*116502*/        /*Scope*/ 14, /*->116517*/
/*116503*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116505*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116508*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*116517*/        0, /*End of Scope*/
/*116518*/      /*SwitchType*/ 14, MVT::v8i32,// ->116534
/*116520*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116522*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116525*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*116534*/      /*SwitchType*/ 14, MVT::v16i32,// ->116550
/*116536*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116538*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116541*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*116550*/      0, // EndSwitchType
/*116551*/    /*Scope*/ 86, /*->116638*/
/*116552*/      OPC_CheckChild2Integer, 2, 
/*116554*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->116589
/*116557*/        OPC_Scope, 14, /*->116573*/ // 2 children in Scope
/*116559*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116561*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116564*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*116573*/        /*Scope*/ 14, /*->116588*/
/*116574*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116576*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116579*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*116588*/        0, /*End of Scope*/
/*116589*/      /*SwitchType*/ 14, MVT::v2i32,// ->116605
/*116591*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116593*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116596*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*116605*/      /*SwitchType*/ 14, MVT::v8i32,// ->116621
/*116607*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116609*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116612*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*116621*/      /*SwitchType*/ 14, MVT::v16i32,// ->116637
/*116623*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116625*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116628*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*116637*/      0, // EndSwitchType
/*116638*/    /*Scope*/ 70, /*->116709*/
/*116639*/      OPC_CheckChild2Integer, 3, 
/*116641*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->116676
/*116644*/        OPC_Scope, 14, /*->116660*/ // 2 children in Scope
/*116646*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116648*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116651*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*116660*/        /*Scope*/ 14, /*->116675*/
/*116661*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116663*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116666*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*116675*/        0, /*End of Scope*/
/*116676*/      /*SwitchType*/ 14, MVT::v8i32,// ->116692
/*116678*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116680*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116683*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*116692*/      /*SwitchType*/ 14, MVT::v16i32,// ->116708
/*116694*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116696*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116699*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*116708*/      0, // EndSwitchType
/*116709*/    /*Scope*/ 36, /*->116746*/
/*116710*/      OPC_CheckChild2Integer, 4, 
/*116712*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116729
/*116715*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116717*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116720*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*116729*/      /*SwitchType*/ 14, MVT::v16i32,// ->116745
/*116731*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116733*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116736*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*116745*/      0, // EndSwitchType
/*116746*/    /*Scope*/ 36, /*->116783*/
/*116747*/      OPC_CheckChild2Integer, 5, 
/*116749*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116766
/*116752*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116754*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116757*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*116766*/      /*SwitchType*/ 14, MVT::v16i32,// ->116782
/*116768*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116770*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116773*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*116782*/      0, // EndSwitchType
/*116783*/    /*Scope*/ 36, /*->116820*/
/*116784*/      OPC_CheckChild2Integer, 6, 
/*116786*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116803
/*116789*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116791*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116794*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*116803*/      /*SwitchType*/ 14, MVT::v16i32,// ->116819
/*116805*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116807*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116810*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*116819*/      0, // EndSwitchType
/*116820*/    /*Scope*/ 36, /*->116857*/
/*116821*/      OPC_CheckChild2Integer, 7, 
/*116823*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116840
/*116826*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116828*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116831*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*116840*/      /*SwitchType*/ 14, MVT::v16i32,// ->116856
/*116842*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116844*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116847*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*116856*/      0, // EndSwitchType
/*116857*/    /*Scope*/ 18, /*->116876*/
/*116858*/      OPC_CheckChild2Integer, 8, 
/*116860*/      OPC_CheckType, MVT::v16i32,
/*116862*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116864*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*116867*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*116876*/    /*Scope*/ 18, /*->116895*/
/*116877*/      OPC_CheckChild2Integer, 9, 
/*116879*/      OPC_CheckType, MVT::v16i32,
/*116881*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116883*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*116886*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*116895*/    /*Scope*/ 18, /*->116914*/
/*116896*/      OPC_CheckChild2Integer, 10, 
/*116898*/      OPC_CheckType, MVT::v16i32,
/*116900*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116902*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*116905*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*116914*/    /*Scope*/ 18, /*->116933*/
/*116915*/      OPC_CheckChild2Integer, 11, 
/*116917*/      OPC_CheckType, MVT::v16i32,
/*116919*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116921*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*116924*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*116933*/    /*Scope*/ 18, /*->116952*/
/*116934*/      OPC_CheckChild2Integer, 12, 
/*116936*/      OPC_CheckType, MVT::v16i32,
/*116938*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116940*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*116943*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*116952*/    /*Scope*/ 18, /*->116971*/
/*116953*/      OPC_CheckChild2Integer, 13, 
/*116955*/      OPC_CheckType, MVT::v16i32,
/*116957*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116959*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*116962*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*116971*/    /*Scope*/ 18, /*->116990*/
/*116972*/      OPC_CheckChild2Integer, 14, 
/*116974*/      OPC_CheckType, MVT::v16i32,
/*116976*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116978*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*116981*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*116990*/    /*Scope*/ 18, /*->117009*/
/*116991*/      OPC_CheckChild2Integer, 15, 
/*116993*/      OPC_CheckType, MVT::v16i32,
/*116995*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116997*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*117000*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*117009*/    /*Scope*/ 106, /*->117116*/
/*117010*/      OPC_RecordChild2, // #2 = $index
/*117011*/      OPC_Scope, 30, /*->117043*/ // 5 children in Scope
/*117013*/        OPC_CheckChild2Type, MVT::i32,
/*117015*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->117029
/*117018*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117020*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*117029*/        /*SwitchType*/ 11, MVT::v4i32,// ->117042
/*117031*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117033*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*117042*/        0, // EndSwitchType
/*117043*/      /*Scope*/ 17, /*->117061*/
/*117044*/        OPC_CheckType, MVT::v2f32,
/*117046*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117048*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*117051*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*117061*/      /*Scope*/ 17, /*->117079*/
/*117062*/        OPC_CheckType, MVT::v4f32,
/*117064*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117066*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*117069*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*117079*/      /*Scope*/ 17, /*->117097*/
/*117080*/        OPC_CheckType, MVT::v8f32,
/*117082*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117084*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*117087*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*117097*/      /*Scope*/ 17, /*->117115*/
/*117098*/        OPC_CheckType, MVT::v16f32,
/*117100*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117102*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*117105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*117115*/      0, /*End of Scope*/
/*117116*/    /*Scope*/ 104, /*->117221*/
/*117117*/      OPC_CheckChild2Integer, 0, 
/*117119*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->117154
/*117122*/        OPC_Scope, 14, /*->117138*/ // 2 children in Scope
/*117124*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117126*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117129*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*117138*/        /*Scope*/ 14, /*->117153*/
/*117139*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117141*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117144*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*117153*/        0, /*End of Scope*/
/*117154*/      /*SwitchType*/ 32, MVT::v2f32,// ->117188
/*117156*/        OPC_Scope, 14, /*->117172*/ // 2 children in Scope
/*117158*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117160*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117163*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*117172*/        /*Scope*/ 14, /*->117187*/
/*117173*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117175*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117178*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*117187*/        0, /*End of Scope*/
/*117188*/      /*SwitchType*/ 14, MVT::v8f32,// ->117204
/*117190*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117192*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117195*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*117204*/      /*SwitchType*/ 14, MVT::v16f32,// ->117220
/*117206*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117208*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117211*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*117220*/      0, // EndSwitchType
/*117221*/    /*Scope*/ 104, /*->117326*/
/*117222*/      OPC_CheckChild2Integer, 1, 
/*117224*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->117259
/*117227*/        OPC_Scope, 14, /*->117243*/ // 2 children in Scope
/*117229*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117231*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117234*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*117243*/        /*Scope*/ 14, /*->117258*/
/*117244*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117246*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117249*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*117258*/        0, /*End of Scope*/
/*117259*/      /*SwitchType*/ 32, MVT::v2f32,// ->117293
/*117261*/        OPC_Scope, 14, /*->117277*/ // 2 children in Scope
/*117263*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117265*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117268*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*117277*/        /*Scope*/ 14, /*->117292*/
/*117278*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117280*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117283*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*117292*/        0, /*End of Scope*/
/*117293*/      /*SwitchType*/ 14, MVT::v8f32,// ->117309
/*117295*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117297*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117300*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*117309*/      /*SwitchType*/ 14, MVT::v16f32,// ->117325
/*117311*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117313*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117316*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*117325*/      0, // EndSwitchType
/*117326*/    /*Scope*/ 86, /*->117413*/
/*117327*/      OPC_CheckChild2Integer, 2, 
/*117329*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->117364
/*117332*/        OPC_Scope, 14, /*->117348*/ // 2 children in Scope
/*117334*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117336*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*117339*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*117348*/        /*Scope*/ 14, /*->117363*/
/*117349*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117351*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*117354*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*117363*/        0, /*End of Scope*/
/*117364*/      /*SwitchType*/ 14, MVT::v2f32,// ->117380
/*117366*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117368*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*117371*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*117380*/      /*SwitchType*/ 14, MVT::v8f32,// ->117396
/*117382*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117384*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*117387*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*117396*/      /*SwitchType*/ 14, MVT::v16f32,// ->117412
/*117398*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117400*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*117403*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*117412*/      0, // EndSwitchType
/*117413*/    /*Scope*/ 70, /*->117484*/
/*117414*/      OPC_CheckChild2Integer, 3, 
/*117416*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->117451
/*117419*/        OPC_Scope, 14, /*->117435*/ // 2 children in Scope
/*117421*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117423*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*117426*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*117435*/        /*Scope*/ 14, /*->117450*/
/*117436*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117438*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*117441*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*117450*/        0, /*End of Scope*/
/*117451*/      /*SwitchType*/ 14, MVT::v8f32,// ->117467
/*117453*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117455*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*117458*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*117467*/      /*SwitchType*/ 14, MVT::v16f32,// ->117483
/*117469*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117471*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*117474*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*117483*/      0, // EndSwitchType
/*117484*/    /*Scope*/ 36, /*->117521*/
/*117485*/      OPC_CheckChild2Integer, 4, 
/*117487*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->117504
/*117490*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117492*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*117495*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*117504*/      /*SwitchType*/ 14, MVT::v16f32,// ->117520
/*117506*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117508*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*117511*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*117520*/      0, // EndSwitchType
/*117521*/    /*Scope*/ 36, /*->117558*/
/*117522*/      OPC_CheckChild2Integer, 5, 
/*117524*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->117541
/*117527*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117529*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*117532*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*117541*/      /*SwitchType*/ 14, MVT::v16f32,// ->117557
/*117543*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117545*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*117548*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*117557*/      0, // EndSwitchType
/*117558*/    /*Scope*/ 36, /*->117595*/
/*117559*/      OPC_CheckChild2Integer, 6, 
/*117561*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->117578
/*117564*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117566*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*117569*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*117578*/      /*SwitchType*/ 14, MVT::v16f32,// ->117594
/*117580*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117582*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*117585*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*117594*/      0, // EndSwitchType
/*117595*/    /*Scope*/ 36, /*->117632*/
/*117596*/      OPC_CheckChild2Integer, 7, 
/*117598*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->117615
/*117601*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117603*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*117606*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*117615*/      /*SwitchType*/ 14, MVT::v16f32,// ->117631
/*117617*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117619*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*117622*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*117631*/      0, // EndSwitchType
/*117632*/    /*Scope*/ 18, /*->117651*/
/*117633*/      OPC_CheckChild2Integer, 8, 
/*117635*/      OPC_CheckType, MVT::v16f32,
/*117637*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117639*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*117642*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*117651*/    /*Scope*/ 18, /*->117670*/
/*117652*/      OPC_CheckChild2Integer, 9, 
/*117654*/      OPC_CheckType, MVT::v16f32,
/*117656*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117658*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*117661*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*117670*/    /*Scope*/ 18, /*->117689*/
/*117671*/      OPC_CheckChild2Integer, 10, 
/*117673*/      OPC_CheckType, MVT::v16f32,
/*117675*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117677*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*117680*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*117689*/    /*Scope*/ 18, /*->117708*/
/*117690*/      OPC_CheckChild2Integer, 11, 
/*117692*/      OPC_CheckType, MVT::v16f32,
/*117694*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117696*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*117699*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*117708*/    /*Scope*/ 18, /*->117727*/
/*117709*/      OPC_CheckChild2Integer, 12, 
/*117711*/      OPC_CheckType, MVT::v16f32,
/*117713*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117715*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*117718*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*117727*/    /*Scope*/ 18, /*->117746*/
/*117728*/      OPC_CheckChild2Integer, 13, 
/*117730*/      OPC_CheckType, MVT::v16f32,
/*117732*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117734*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*117737*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*117746*/    /*Scope*/ 18, /*->117765*/
/*117747*/      OPC_CheckChild2Integer, 14, 
/*117749*/      OPC_CheckType, MVT::v16f32,
/*117751*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117753*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*117756*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*117765*/    /*Scope*/ 18, /*->117784*/
/*117766*/      OPC_CheckChild2Integer, 15, 
/*117768*/      OPC_CheckType, MVT::v16f32,
/*117770*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117772*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*117775*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*117784*/    /*Scope*/ 31, /*->117816*/
/*117785*/      OPC_RecordChild2, // #2 = $index
/*117786*/      OPC_CheckChild2Type, MVT::i32,
/*117788*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->117802
/*117791*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117793*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*117802*/      /*SwitchType*/ 11, MVT::v4f32,// ->117815
/*117804*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*117815*/      0, // EndSwitchType
/*117816*/    0, /*End of Scope*/
/*117817*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->120221
/*117821*/    OPC_Scope, 88|128,1/*216*/, /*->118040*/ // 11 children in Scope
/*117824*/      OPC_CheckChild0Integer, 0, 
/*117826*/      OPC_CheckChild0Type, MVT::i32,
/*117828*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*117829*/      OPC_CheckChild1Type, MVT::v4f32,
/*117831*/      OPC_RecordChild2, // #1 = $srcx
/*117832*/      OPC_MoveChild2,
/*117833*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117836*/      OPC_CheckType, MVT::i32,
/*117838*/      OPC_MoveParent,
/*117839*/      OPC_RecordChild3, // #2 = $srcy
/*117840*/      OPC_MoveChild3,
/*117841*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117844*/      OPC_CheckType, MVT::i32,
/*117846*/      OPC_MoveParent,
/*117847*/      OPC_RecordChild4, // #3 = $srcz
/*117848*/      OPC_MoveChild4,
/*117849*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117852*/      OPC_CheckType, MVT::i32,
/*117854*/      OPC_MoveParent,
/*117855*/      OPC_RecordChild5, // #4 = $srcw
/*117856*/      OPC_MoveChild5,
/*117857*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117860*/      OPC_CheckType, MVT::i32,
/*117862*/      OPC_MoveParent,
/*117863*/      OPC_RecordChild6, // #5 = $offsetx
/*117864*/      OPC_MoveChild6,
/*117865*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117868*/      OPC_CheckType, MVT::i32,
/*117870*/      OPC_MoveParent,
/*117871*/      OPC_RecordChild7, // #6 = $offsety
/*117872*/      OPC_MoveChild7,
/*117873*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117876*/      OPC_CheckType, MVT::i32,
/*117878*/      OPC_MoveParent,
/*117879*/      OPC_MoveChild, 8,
/*117881*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117884*/      OPC_RecordNode, // #7 = $offsetz
/*117885*/      OPC_CheckType, MVT::i32,
/*117887*/      OPC_MoveParent,
/*117888*/      OPC_MoveChild, 9,
/*117890*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117893*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*117894*/      OPC_CheckType, MVT::i32,
/*117896*/      OPC_MoveParent,
/*117897*/      OPC_MoveChild, 10,
/*117899*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117902*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*117903*/      OPC_CheckType, MVT::i32,
/*117905*/      OPC_MoveParent,
/*117906*/      OPC_MoveChild, 11,
/*117908*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117911*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*117912*/      OPC_CheckType, MVT::i32,
/*117914*/      OPC_MoveParent,
/*117915*/      OPC_MoveChild, 12,
/*117917*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117920*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*117921*/      OPC_CheckType, MVT::i32,
/*117923*/      OPC_MoveParent,
/*117924*/      OPC_MoveChild, 13,
/*117926*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117929*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*117930*/      OPC_CheckType, MVT::i32,
/*117932*/      OPC_MoveParent,
/*117933*/      OPC_MoveChild, 14,
/*117935*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117938*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*117939*/      OPC_CheckType, MVT::i32,
/*117941*/      OPC_MoveParent,
/*117942*/      OPC_MoveChild, 15,
/*117944*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117947*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*117948*/      OPC_CheckType, MVT::i32,
/*117950*/      OPC_MoveParent,
/*117951*/      OPC_MoveChild, 16,
/*117953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117956*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*117957*/      OPC_CheckType, MVT::i32,
/*117959*/      OPC_MoveParent,
/*117960*/      OPC_MoveChild, 17,
/*117962*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117965*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*117966*/      OPC_CheckType, MVT::i32,
/*117968*/      OPC_MoveParent,
/*117969*/      OPC_MoveChild, 18,
/*117971*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117974*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*117975*/      OPC_CheckType, MVT::i32,
/*117977*/      OPC_MoveParent,
/*117978*/      OPC_CheckType, MVT::v4f32,
/*117980*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117982*/      OPC_EmitConvertToTarget, 1,
/*117984*/      OPC_EmitConvertToTarget, 2,
/*117986*/      OPC_EmitConvertToTarget, 3,
/*117988*/      OPC_EmitConvertToTarget, 4,
/*117990*/      OPC_EmitConvertToTarget, 5,
/*117992*/      OPC_EmitConvertToTarget, 6,
/*117994*/      OPC_EmitConvertToTarget, 7,
/*117996*/      OPC_EmitConvertToTarget, 8,
/*117998*/      OPC_EmitConvertToTarget, 9,
/*118000*/      OPC_EmitConvertToTarget, 10,
/*118002*/      OPC_EmitConvertToTarget, 11,
/*118004*/      OPC_EmitConvertToTarget, 12,
/*118006*/      OPC_EmitConvertToTarget, 13,
/*118008*/      OPC_EmitConvertToTarget, 14,
/*118010*/      OPC_EmitConvertToTarget, 15,
/*118012*/      OPC_EmitConvertToTarget, 16,
/*118014*/      OPC_EmitConvertToTarget, 17,
/*118016*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118040*/    /*Scope*/ 88|128,1/*216*/, /*->118258*/
/*118042*/      OPC_CheckChild0Integer, 1, 
/*118044*/      OPC_CheckChild0Type, MVT::i32,
/*118046*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118047*/      OPC_CheckChild1Type, MVT::v4f32,
/*118049*/      OPC_RecordChild2, // #1 = $srcx
/*118050*/      OPC_MoveChild2,
/*118051*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118054*/      OPC_CheckType, MVT::i32,
/*118056*/      OPC_MoveParent,
/*118057*/      OPC_RecordChild3, // #2 = $srcy
/*118058*/      OPC_MoveChild3,
/*118059*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118062*/      OPC_CheckType, MVT::i32,
/*118064*/      OPC_MoveParent,
/*118065*/      OPC_RecordChild4, // #3 = $srcz
/*118066*/      OPC_MoveChild4,
/*118067*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118070*/      OPC_CheckType, MVT::i32,
/*118072*/      OPC_MoveParent,
/*118073*/      OPC_RecordChild5, // #4 = $srcw
/*118074*/      OPC_MoveChild5,
/*118075*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118078*/      OPC_CheckType, MVT::i32,
/*118080*/      OPC_MoveParent,
/*118081*/      OPC_RecordChild6, // #5 = $offsetx
/*118082*/      OPC_MoveChild6,
/*118083*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118086*/      OPC_CheckType, MVT::i32,
/*118088*/      OPC_MoveParent,
/*118089*/      OPC_RecordChild7, // #6 = $offsety
/*118090*/      OPC_MoveChild7,
/*118091*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118094*/      OPC_CheckType, MVT::i32,
/*118096*/      OPC_MoveParent,
/*118097*/      OPC_MoveChild, 8,
/*118099*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118102*/      OPC_RecordNode, // #7 = $offsetz
/*118103*/      OPC_CheckType, MVT::i32,
/*118105*/      OPC_MoveParent,
/*118106*/      OPC_MoveChild, 9,
/*118108*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118111*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118112*/      OPC_CheckType, MVT::i32,
/*118114*/      OPC_MoveParent,
/*118115*/      OPC_MoveChild, 10,
/*118117*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118120*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118121*/      OPC_CheckType, MVT::i32,
/*118123*/      OPC_MoveParent,
/*118124*/      OPC_MoveChild, 11,
/*118126*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118129*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118130*/      OPC_CheckType, MVT::i32,
/*118132*/      OPC_MoveParent,
/*118133*/      OPC_MoveChild, 12,
/*118135*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118138*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118139*/      OPC_CheckType, MVT::i32,
/*118141*/      OPC_MoveParent,
/*118142*/      OPC_MoveChild, 13,
/*118144*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118147*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118148*/      OPC_CheckType, MVT::i32,
/*118150*/      OPC_MoveParent,
/*118151*/      OPC_MoveChild, 14,
/*118153*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118156*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118157*/      OPC_CheckType, MVT::i32,
/*118159*/      OPC_MoveParent,
/*118160*/      OPC_MoveChild, 15,
/*118162*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118165*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118166*/      OPC_CheckType, MVT::i32,
/*118168*/      OPC_MoveParent,
/*118169*/      OPC_MoveChild, 16,
/*118171*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118174*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118175*/      OPC_CheckType, MVT::i32,
/*118177*/      OPC_MoveParent,
/*118178*/      OPC_MoveChild, 17,
/*118180*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118183*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118184*/      OPC_CheckType, MVT::i32,
/*118186*/      OPC_MoveParent,
/*118187*/      OPC_MoveChild, 18,
/*118189*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118192*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118193*/      OPC_CheckType, MVT::i32,
/*118195*/      OPC_MoveParent,
/*118196*/      OPC_CheckType, MVT::v4f32,
/*118198*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118200*/      OPC_EmitConvertToTarget, 1,
/*118202*/      OPC_EmitConvertToTarget, 2,
/*118204*/      OPC_EmitConvertToTarget, 3,
/*118206*/      OPC_EmitConvertToTarget, 4,
/*118208*/      OPC_EmitConvertToTarget, 5,
/*118210*/      OPC_EmitConvertToTarget, 6,
/*118212*/      OPC_EmitConvertToTarget, 7,
/*118214*/      OPC_EmitConvertToTarget, 8,
/*118216*/      OPC_EmitConvertToTarget, 9,
/*118218*/      OPC_EmitConvertToTarget, 10,
/*118220*/      OPC_EmitConvertToTarget, 11,
/*118222*/      OPC_EmitConvertToTarget, 12,
/*118224*/      OPC_EmitConvertToTarget, 13,
/*118226*/      OPC_EmitConvertToTarget, 14,
/*118228*/      OPC_EmitConvertToTarget, 15,
/*118230*/      OPC_EmitConvertToTarget, 16,
/*118232*/      OPC_EmitConvertToTarget, 17,
/*118234*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118258*/    /*Scope*/ 88|128,1/*216*/, /*->118476*/
/*118260*/      OPC_CheckChild0Integer, 2, 
/*118262*/      OPC_CheckChild0Type, MVT::i32,
/*118264*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118265*/      OPC_CheckChild1Type, MVT::v4f32,
/*118267*/      OPC_RecordChild2, // #1 = $srcx
/*118268*/      OPC_MoveChild2,
/*118269*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118272*/      OPC_CheckType, MVT::i32,
/*118274*/      OPC_MoveParent,
/*118275*/      OPC_RecordChild3, // #2 = $srcy
/*118276*/      OPC_MoveChild3,
/*118277*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118280*/      OPC_CheckType, MVT::i32,
/*118282*/      OPC_MoveParent,
/*118283*/      OPC_RecordChild4, // #3 = $srcz
/*118284*/      OPC_MoveChild4,
/*118285*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118288*/      OPC_CheckType, MVT::i32,
/*118290*/      OPC_MoveParent,
/*118291*/      OPC_RecordChild5, // #4 = $srcw
/*118292*/      OPC_MoveChild5,
/*118293*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118296*/      OPC_CheckType, MVT::i32,
/*118298*/      OPC_MoveParent,
/*118299*/      OPC_RecordChild6, // #5 = $offsetx
/*118300*/      OPC_MoveChild6,
/*118301*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118304*/      OPC_CheckType, MVT::i32,
/*118306*/      OPC_MoveParent,
/*118307*/      OPC_RecordChild7, // #6 = $offsety
/*118308*/      OPC_MoveChild7,
/*118309*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118312*/      OPC_CheckType, MVT::i32,
/*118314*/      OPC_MoveParent,
/*118315*/      OPC_MoveChild, 8,
/*118317*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118320*/      OPC_RecordNode, // #7 = $offsetz
/*118321*/      OPC_CheckType, MVT::i32,
/*118323*/      OPC_MoveParent,
/*118324*/      OPC_MoveChild, 9,
/*118326*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118329*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118330*/      OPC_CheckType, MVT::i32,
/*118332*/      OPC_MoveParent,
/*118333*/      OPC_MoveChild, 10,
/*118335*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118338*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118339*/      OPC_CheckType, MVT::i32,
/*118341*/      OPC_MoveParent,
/*118342*/      OPC_MoveChild, 11,
/*118344*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118347*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118348*/      OPC_CheckType, MVT::i32,
/*118350*/      OPC_MoveParent,
/*118351*/      OPC_MoveChild, 12,
/*118353*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118356*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118357*/      OPC_CheckType, MVT::i32,
/*118359*/      OPC_MoveParent,
/*118360*/      OPC_MoveChild, 13,
/*118362*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118365*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118366*/      OPC_CheckType, MVT::i32,
/*118368*/      OPC_MoveParent,
/*118369*/      OPC_MoveChild, 14,
/*118371*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118374*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118375*/      OPC_CheckType, MVT::i32,
/*118377*/      OPC_MoveParent,
/*118378*/      OPC_MoveChild, 15,
/*118380*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118383*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118384*/      OPC_CheckType, MVT::i32,
/*118386*/      OPC_MoveParent,
/*118387*/      OPC_MoveChild, 16,
/*118389*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118392*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118393*/      OPC_CheckType, MVT::i32,
/*118395*/      OPC_MoveParent,
/*118396*/      OPC_MoveChild, 17,
/*118398*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118401*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118402*/      OPC_CheckType, MVT::i32,
/*118404*/      OPC_MoveParent,
/*118405*/      OPC_MoveChild, 18,
/*118407*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118410*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118411*/      OPC_CheckType, MVT::i32,
/*118413*/      OPC_MoveParent,
/*118414*/      OPC_CheckType, MVT::v4f32,
/*118416*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118418*/      OPC_EmitConvertToTarget, 1,
/*118420*/      OPC_EmitConvertToTarget, 2,
/*118422*/      OPC_EmitConvertToTarget, 3,
/*118424*/      OPC_EmitConvertToTarget, 4,
/*118426*/      OPC_EmitConvertToTarget, 5,
/*118428*/      OPC_EmitConvertToTarget, 6,
/*118430*/      OPC_EmitConvertToTarget, 7,
/*118432*/      OPC_EmitConvertToTarget, 8,
/*118434*/      OPC_EmitConvertToTarget, 9,
/*118436*/      OPC_EmitConvertToTarget, 10,
/*118438*/      OPC_EmitConvertToTarget, 11,
/*118440*/      OPC_EmitConvertToTarget, 12,
/*118442*/      OPC_EmitConvertToTarget, 13,
/*118444*/      OPC_EmitConvertToTarget, 14,
/*118446*/      OPC_EmitConvertToTarget, 15,
/*118448*/      OPC_EmitConvertToTarget, 16,
/*118450*/      OPC_EmitConvertToTarget, 17,
/*118452*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118476*/    /*Scope*/ 88|128,1/*216*/, /*->118694*/
/*118478*/      OPC_CheckChild0Integer, 3, 
/*118480*/      OPC_CheckChild0Type, MVT::i32,
/*118482*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118483*/      OPC_CheckChild1Type, MVT::v4f32,
/*118485*/      OPC_RecordChild2, // #1 = $srcx
/*118486*/      OPC_MoveChild2,
/*118487*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118490*/      OPC_CheckType, MVT::i32,
/*118492*/      OPC_MoveParent,
/*118493*/      OPC_RecordChild3, // #2 = $srcy
/*118494*/      OPC_MoveChild3,
/*118495*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118498*/      OPC_CheckType, MVT::i32,
/*118500*/      OPC_MoveParent,
/*118501*/      OPC_RecordChild4, // #3 = $srcz
/*118502*/      OPC_MoveChild4,
/*118503*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118506*/      OPC_CheckType, MVT::i32,
/*118508*/      OPC_MoveParent,
/*118509*/      OPC_RecordChild5, // #4 = $srcw
/*118510*/      OPC_MoveChild5,
/*118511*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118514*/      OPC_CheckType, MVT::i32,
/*118516*/      OPC_MoveParent,
/*118517*/      OPC_RecordChild6, // #5 = $offsetx
/*118518*/      OPC_MoveChild6,
/*118519*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118522*/      OPC_CheckType, MVT::i32,
/*118524*/      OPC_MoveParent,
/*118525*/      OPC_RecordChild7, // #6 = $offsety
/*118526*/      OPC_MoveChild7,
/*118527*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118530*/      OPC_CheckType, MVT::i32,
/*118532*/      OPC_MoveParent,
/*118533*/      OPC_MoveChild, 8,
/*118535*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118538*/      OPC_RecordNode, // #7 = $offsetz
/*118539*/      OPC_CheckType, MVT::i32,
/*118541*/      OPC_MoveParent,
/*118542*/      OPC_MoveChild, 9,
/*118544*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118547*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118548*/      OPC_CheckType, MVT::i32,
/*118550*/      OPC_MoveParent,
/*118551*/      OPC_MoveChild, 10,
/*118553*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118556*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118557*/      OPC_CheckType, MVT::i32,
/*118559*/      OPC_MoveParent,
/*118560*/      OPC_MoveChild, 11,
/*118562*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118565*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118566*/      OPC_CheckType, MVT::i32,
/*118568*/      OPC_MoveParent,
/*118569*/      OPC_MoveChild, 12,
/*118571*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118574*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118575*/      OPC_CheckType, MVT::i32,
/*118577*/      OPC_MoveParent,
/*118578*/      OPC_MoveChild, 13,
/*118580*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118583*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118584*/      OPC_CheckType, MVT::i32,
/*118586*/      OPC_MoveParent,
/*118587*/      OPC_MoveChild, 14,
/*118589*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118592*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118593*/      OPC_CheckType, MVT::i32,
/*118595*/      OPC_MoveParent,
/*118596*/      OPC_MoveChild, 15,
/*118598*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118601*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118602*/      OPC_CheckType, MVT::i32,
/*118604*/      OPC_MoveParent,
/*118605*/      OPC_MoveChild, 16,
/*118607*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118610*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118611*/      OPC_CheckType, MVT::i32,
/*118613*/      OPC_MoveParent,
/*118614*/      OPC_MoveChild, 17,
/*118616*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118619*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118620*/      OPC_CheckType, MVT::i32,
/*118622*/      OPC_MoveParent,
/*118623*/      OPC_MoveChild, 18,
/*118625*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118628*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118629*/      OPC_CheckType, MVT::i32,
/*118631*/      OPC_MoveParent,
/*118632*/      OPC_CheckType, MVT::v4f32,
/*118634*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118636*/      OPC_EmitConvertToTarget, 1,
/*118638*/      OPC_EmitConvertToTarget, 2,
/*118640*/      OPC_EmitConvertToTarget, 3,
/*118642*/      OPC_EmitConvertToTarget, 4,
/*118644*/      OPC_EmitConvertToTarget, 5,
/*118646*/      OPC_EmitConvertToTarget, 6,
/*118648*/      OPC_EmitConvertToTarget, 7,
/*118650*/      OPC_EmitConvertToTarget, 8,
/*118652*/      OPC_EmitConvertToTarget, 9,
/*118654*/      OPC_EmitConvertToTarget, 10,
/*118656*/      OPC_EmitConvertToTarget, 11,
/*118658*/      OPC_EmitConvertToTarget, 12,
/*118660*/      OPC_EmitConvertToTarget, 13,
/*118662*/      OPC_EmitConvertToTarget, 14,
/*118664*/      OPC_EmitConvertToTarget, 15,
/*118666*/      OPC_EmitConvertToTarget, 16,
/*118668*/      OPC_EmitConvertToTarget, 17,
/*118670*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118694*/    /*Scope*/ 88|128,1/*216*/, /*->118912*/
/*118696*/      OPC_CheckChild0Integer, 4, 
/*118698*/      OPC_CheckChild0Type, MVT::i32,
/*118700*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118701*/      OPC_CheckChild1Type, MVT::v4f32,
/*118703*/      OPC_RecordChild2, // #1 = $srcx
/*118704*/      OPC_MoveChild2,
/*118705*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118708*/      OPC_CheckType, MVT::i32,
/*118710*/      OPC_MoveParent,
/*118711*/      OPC_RecordChild3, // #2 = $srcy
/*118712*/      OPC_MoveChild3,
/*118713*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118716*/      OPC_CheckType, MVT::i32,
/*118718*/      OPC_MoveParent,
/*118719*/      OPC_RecordChild4, // #3 = $srcz
/*118720*/      OPC_MoveChild4,
/*118721*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118724*/      OPC_CheckType, MVT::i32,
/*118726*/      OPC_MoveParent,
/*118727*/      OPC_RecordChild5, // #4 = $srcw
/*118728*/      OPC_MoveChild5,
/*118729*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118732*/      OPC_CheckType, MVT::i32,
/*118734*/      OPC_MoveParent,
/*118735*/      OPC_RecordChild6, // #5 = $offsetx
/*118736*/      OPC_MoveChild6,
/*118737*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118740*/      OPC_CheckType, MVT::i32,
/*118742*/      OPC_MoveParent,
/*118743*/      OPC_RecordChild7, // #6 = $offsety
/*118744*/      OPC_MoveChild7,
/*118745*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118748*/      OPC_CheckType, MVT::i32,
/*118750*/      OPC_MoveParent,
/*118751*/      OPC_MoveChild, 8,
/*118753*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118756*/      OPC_RecordNode, // #7 = $offsetz
/*118757*/      OPC_CheckType, MVT::i32,
/*118759*/      OPC_MoveParent,
/*118760*/      OPC_MoveChild, 9,
/*118762*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118765*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118766*/      OPC_CheckType, MVT::i32,
/*118768*/      OPC_MoveParent,
/*118769*/      OPC_MoveChild, 10,
/*118771*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118774*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118775*/      OPC_CheckType, MVT::i32,
/*118777*/      OPC_MoveParent,
/*118778*/      OPC_MoveChild, 11,
/*118780*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118783*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118784*/      OPC_CheckType, MVT::i32,
/*118786*/      OPC_MoveParent,
/*118787*/      OPC_MoveChild, 12,
/*118789*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118792*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118793*/      OPC_CheckType, MVT::i32,
/*118795*/      OPC_MoveParent,
/*118796*/      OPC_MoveChild, 13,
/*118798*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118801*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118802*/      OPC_CheckType, MVT::i32,
/*118804*/      OPC_MoveParent,
/*118805*/      OPC_MoveChild, 14,
/*118807*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118810*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118811*/      OPC_CheckType, MVT::i32,
/*118813*/      OPC_MoveParent,
/*118814*/      OPC_MoveChild, 15,
/*118816*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118819*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118820*/      OPC_CheckType, MVT::i32,
/*118822*/      OPC_MoveParent,
/*118823*/      OPC_MoveChild, 16,
/*118825*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118828*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118829*/      OPC_CheckType, MVT::i32,
/*118831*/      OPC_MoveParent,
/*118832*/      OPC_MoveChild, 17,
/*118834*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118837*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118838*/      OPC_CheckType, MVT::i32,
/*118840*/      OPC_MoveParent,
/*118841*/      OPC_MoveChild, 18,
/*118843*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118846*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118847*/      OPC_CheckType, MVT::i32,
/*118849*/      OPC_MoveParent,
/*118850*/      OPC_CheckType, MVT::v4f32,
/*118852*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118854*/      OPC_EmitConvertToTarget, 1,
/*118856*/      OPC_EmitConvertToTarget, 2,
/*118858*/      OPC_EmitConvertToTarget, 3,
/*118860*/      OPC_EmitConvertToTarget, 4,
/*118862*/      OPC_EmitConvertToTarget, 5,
/*118864*/      OPC_EmitConvertToTarget, 6,
/*118866*/      OPC_EmitConvertToTarget, 7,
/*118868*/      OPC_EmitConvertToTarget, 8,
/*118870*/      OPC_EmitConvertToTarget, 9,
/*118872*/      OPC_EmitConvertToTarget, 10,
/*118874*/      OPC_EmitConvertToTarget, 11,
/*118876*/      OPC_EmitConvertToTarget, 12,
/*118878*/      OPC_EmitConvertToTarget, 13,
/*118880*/      OPC_EmitConvertToTarget, 14,
/*118882*/      OPC_EmitConvertToTarget, 15,
/*118884*/      OPC_EmitConvertToTarget, 16,
/*118886*/      OPC_EmitConvertToTarget, 17,
/*118888*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118912*/    /*Scope*/ 88|128,1/*216*/, /*->119130*/
/*118914*/      OPC_CheckChild0Integer, 5, 
/*118916*/      OPC_CheckChild0Type, MVT::i32,
/*118918*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118919*/      OPC_CheckChild1Type, MVT::v4f32,
/*118921*/      OPC_RecordChild2, // #1 = $srcx
/*118922*/      OPC_MoveChild2,
/*118923*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118926*/      OPC_CheckType, MVT::i32,
/*118928*/      OPC_MoveParent,
/*118929*/      OPC_RecordChild3, // #2 = $srcy
/*118930*/      OPC_MoveChild3,
/*118931*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118934*/      OPC_CheckType, MVT::i32,
/*118936*/      OPC_MoveParent,
/*118937*/      OPC_RecordChild4, // #3 = $srcz
/*118938*/      OPC_MoveChild4,
/*118939*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118942*/      OPC_CheckType, MVT::i32,
/*118944*/      OPC_MoveParent,
/*118945*/      OPC_RecordChild5, // #4 = $srcw
/*118946*/      OPC_MoveChild5,
/*118947*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118950*/      OPC_CheckType, MVT::i32,
/*118952*/      OPC_MoveParent,
/*118953*/      OPC_RecordChild6, // #5 = $offsetx
/*118954*/      OPC_MoveChild6,
/*118955*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118958*/      OPC_CheckType, MVT::i32,
/*118960*/      OPC_MoveParent,
/*118961*/      OPC_RecordChild7, // #6 = $offsety
/*118962*/      OPC_MoveChild7,
/*118963*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118966*/      OPC_CheckType, MVT::i32,
/*118968*/      OPC_MoveParent,
/*118969*/      OPC_MoveChild, 8,
/*118971*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118974*/      OPC_RecordNode, // #7 = $offsetz
/*118975*/      OPC_CheckType, MVT::i32,
/*118977*/      OPC_MoveParent,
/*118978*/      OPC_MoveChild, 9,
/*118980*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118983*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118984*/      OPC_CheckType, MVT::i32,
/*118986*/      OPC_MoveParent,
/*118987*/      OPC_MoveChild, 10,
/*118989*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118992*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118993*/      OPC_CheckType, MVT::i32,
/*118995*/      OPC_MoveParent,
/*118996*/      OPC_MoveChild, 11,
/*118998*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119001*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119002*/      OPC_CheckType, MVT::i32,
/*119004*/      OPC_MoveParent,
/*119005*/      OPC_MoveChild, 12,
/*119007*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119010*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119011*/      OPC_CheckType, MVT::i32,
/*119013*/      OPC_MoveParent,
/*119014*/      OPC_MoveChild, 13,
/*119016*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119019*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119020*/      OPC_CheckType, MVT::i32,
/*119022*/      OPC_MoveParent,
/*119023*/      OPC_MoveChild, 14,
/*119025*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119028*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119029*/      OPC_CheckType, MVT::i32,
/*119031*/      OPC_MoveParent,
/*119032*/      OPC_MoveChild, 15,
/*119034*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119037*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119038*/      OPC_CheckType, MVT::i32,
/*119040*/      OPC_MoveParent,
/*119041*/      OPC_MoveChild, 16,
/*119043*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119046*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119047*/      OPC_CheckType, MVT::i32,
/*119049*/      OPC_MoveParent,
/*119050*/      OPC_MoveChild, 17,
/*119052*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119055*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119056*/      OPC_CheckType, MVT::i32,
/*119058*/      OPC_MoveParent,
/*119059*/      OPC_MoveChild, 18,
/*119061*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119064*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119065*/      OPC_CheckType, MVT::i32,
/*119067*/      OPC_MoveParent,
/*119068*/      OPC_CheckType, MVT::v4f32,
/*119070*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119072*/      OPC_EmitConvertToTarget, 1,
/*119074*/      OPC_EmitConvertToTarget, 2,
/*119076*/      OPC_EmitConvertToTarget, 3,
/*119078*/      OPC_EmitConvertToTarget, 4,
/*119080*/      OPC_EmitConvertToTarget, 5,
/*119082*/      OPC_EmitConvertToTarget, 6,
/*119084*/      OPC_EmitConvertToTarget, 7,
/*119086*/      OPC_EmitConvertToTarget, 8,
/*119088*/      OPC_EmitConvertToTarget, 9,
/*119090*/      OPC_EmitConvertToTarget, 10,
/*119092*/      OPC_EmitConvertToTarget, 11,
/*119094*/      OPC_EmitConvertToTarget, 12,
/*119096*/      OPC_EmitConvertToTarget, 13,
/*119098*/      OPC_EmitConvertToTarget, 14,
/*119100*/      OPC_EmitConvertToTarget, 15,
/*119102*/      OPC_EmitConvertToTarget, 16,
/*119104*/      OPC_EmitConvertToTarget, 17,
/*119106*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119130*/    /*Scope*/ 88|128,1/*216*/, /*->119348*/
/*119132*/      OPC_CheckChild0Integer, 6, 
/*119134*/      OPC_CheckChild0Type, MVT::i32,
/*119136*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119137*/      OPC_CheckChild1Type, MVT::v4i32,
/*119139*/      OPC_RecordChild2, // #1 = $srcx
/*119140*/      OPC_MoveChild2,
/*119141*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119144*/      OPC_CheckType, MVT::i32,
/*119146*/      OPC_MoveParent,
/*119147*/      OPC_RecordChild3, // #2 = $srcy
/*119148*/      OPC_MoveChild3,
/*119149*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119152*/      OPC_CheckType, MVT::i32,
/*119154*/      OPC_MoveParent,
/*119155*/      OPC_RecordChild4, // #3 = $srcz
/*119156*/      OPC_MoveChild4,
/*119157*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119160*/      OPC_CheckType, MVT::i32,
/*119162*/      OPC_MoveParent,
/*119163*/      OPC_RecordChild5, // #4 = $srcw
/*119164*/      OPC_MoveChild5,
/*119165*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119168*/      OPC_CheckType, MVT::i32,
/*119170*/      OPC_MoveParent,
/*119171*/      OPC_RecordChild6, // #5 = $offsetx
/*119172*/      OPC_MoveChild6,
/*119173*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119176*/      OPC_CheckType, MVT::i32,
/*119178*/      OPC_MoveParent,
/*119179*/      OPC_RecordChild7, // #6 = $offsety
/*119180*/      OPC_MoveChild7,
/*119181*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119184*/      OPC_CheckType, MVT::i32,
/*119186*/      OPC_MoveParent,
/*119187*/      OPC_MoveChild, 8,
/*119189*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119192*/      OPC_RecordNode, // #7 = $offsetz
/*119193*/      OPC_CheckType, MVT::i32,
/*119195*/      OPC_MoveParent,
/*119196*/      OPC_MoveChild, 9,
/*119198*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119201*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119202*/      OPC_CheckType, MVT::i32,
/*119204*/      OPC_MoveParent,
/*119205*/      OPC_MoveChild, 10,
/*119207*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119210*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119211*/      OPC_CheckType, MVT::i32,
/*119213*/      OPC_MoveParent,
/*119214*/      OPC_MoveChild, 11,
/*119216*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119219*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119220*/      OPC_CheckType, MVT::i32,
/*119222*/      OPC_MoveParent,
/*119223*/      OPC_MoveChild, 12,
/*119225*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119228*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119229*/      OPC_CheckType, MVT::i32,
/*119231*/      OPC_MoveParent,
/*119232*/      OPC_MoveChild, 13,
/*119234*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119237*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119238*/      OPC_CheckType, MVT::i32,
/*119240*/      OPC_MoveParent,
/*119241*/      OPC_MoveChild, 14,
/*119243*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119246*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119247*/      OPC_CheckType, MVT::i32,
/*119249*/      OPC_MoveParent,
/*119250*/      OPC_MoveChild, 15,
/*119252*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119255*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119256*/      OPC_CheckType, MVT::i32,
/*119258*/      OPC_MoveParent,
/*119259*/      OPC_MoveChild, 16,
/*119261*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119264*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119265*/      OPC_CheckType, MVT::i32,
/*119267*/      OPC_MoveParent,
/*119268*/      OPC_MoveChild, 17,
/*119270*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119273*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119274*/      OPC_CheckType, MVT::i32,
/*119276*/      OPC_MoveParent,
/*119277*/      OPC_MoveChild, 18,
/*119279*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119282*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119283*/      OPC_CheckType, MVT::i32,
/*119285*/      OPC_MoveParent,
/*119286*/      OPC_CheckType, MVT::v4f32,
/*119288*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119290*/      OPC_EmitConvertToTarget, 1,
/*119292*/      OPC_EmitConvertToTarget, 2,
/*119294*/      OPC_EmitConvertToTarget, 3,
/*119296*/      OPC_EmitConvertToTarget, 4,
/*119298*/      OPC_EmitConvertToTarget, 5,
/*119300*/      OPC_EmitConvertToTarget, 6,
/*119302*/      OPC_EmitConvertToTarget, 7,
/*119304*/      OPC_EmitConvertToTarget, 8,
/*119306*/      OPC_EmitConvertToTarget, 9,
/*119308*/      OPC_EmitConvertToTarget, 10,
/*119310*/      OPC_EmitConvertToTarget, 11,
/*119312*/      OPC_EmitConvertToTarget, 12,
/*119314*/      OPC_EmitConvertToTarget, 13,
/*119316*/      OPC_EmitConvertToTarget, 14,
/*119318*/      OPC_EmitConvertToTarget, 15,
/*119320*/      OPC_EmitConvertToTarget, 16,
/*119322*/      OPC_EmitConvertToTarget, 17,
/*119324*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119348*/    /*Scope*/ 88|128,1/*216*/, /*->119566*/
/*119350*/      OPC_CheckChild0Integer, 7, 
/*119352*/      OPC_CheckChild0Type, MVT::i32,
/*119354*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119355*/      OPC_CheckChild1Type, MVT::v4i32,
/*119357*/      OPC_RecordChild2, // #1 = $srcx
/*119358*/      OPC_MoveChild2,
/*119359*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119362*/      OPC_CheckType, MVT::i32,
/*119364*/      OPC_MoveParent,
/*119365*/      OPC_RecordChild3, // #2 = $srcy
/*119366*/      OPC_MoveChild3,
/*119367*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119370*/      OPC_CheckType, MVT::i32,
/*119372*/      OPC_MoveParent,
/*119373*/      OPC_RecordChild4, // #3 = $srcz
/*119374*/      OPC_MoveChild4,
/*119375*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119378*/      OPC_CheckType, MVT::i32,
/*119380*/      OPC_MoveParent,
/*119381*/      OPC_RecordChild5, // #4 = $srcw
/*119382*/      OPC_MoveChild5,
/*119383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119386*/      OPC_CheckType, MVT::i32,
/*119388*/      OPC_MoveParent,
/*119389*/      OPC_RecordChild6, // #5 = $offsetx
/*119390*/      OPC_MoveChild6,
/*119391*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119394*/      OPC_CheckType, MVT::i32,
/*119396*/      OPC_MoveParent,
/*119397*/      OPC_RecordChild7, // #6 = $offsety
/*119398*/      OPC_MoveChild7,
/*119399*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119402*/      OPC_CheckType, MVT::i32,
/*119404*/      OPC_MoveParent,
/*119405*/      OPC_MoveChild, 8,
/*119407*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119410*/      OPC_RecordNode, // #7 = $offsetz
/*119411*/      OPC_CheckType, MVT::i32,
/*119413*/      OPC_MoveParent,
/*119414*/      OPC_MoveChild, 9,
/*119416*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119419*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119420*/      OPC_CheckType, MVT::i32,
/*119422*/      OPC_MoveParent,
/*119423*/      OPC_MoveChild, 10,
/*119425*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119428*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119429*/      OPC_CheckType, MVT::i32,
/*119431*/      OPC_MoveParent,
/*119432*/      OPC_MoveChild, 11,
/*119434*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119437*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119438*/      OPC_CheckType, MVT::i32,
/*119440*/      OPC_MoveParent,
/*119441*/      OPC_MoveChild, 12,
/*119443*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119446*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119447*/      OPC_CheckType, MVT::i32,
/*119449*/      OPC_MoveParent,
/*119450*/      OPC_MoveChild, 13,
/*119452*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119455*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119456*/      OPC_CheckType, MVT::i32,
/*119458*/      OPC_MoveParent,
/*119459*/      OPC_MoveChild, 14,
/*119461*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119464*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119465*/      OPC_CheckType, MVT::i32,
/*119467*/      OPC_MoveParent,
/*119468*/      OPC_MoveChild, 15,
/*119470*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119473*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119474*/      OPC_CheckType, MVT::i32,
/*119476*/      OPC_MoveParent,
/*119477*/      OPC_MoveChild, 16,
/*119479*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119482*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119483*/      OPC_CheckType, MVT::i32,
/*119485*/      OPC_MoveParent,
/*119486*/      OPC_MoveChild, 17,
/*119488*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119491*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119492*/      OPC_CheckType, MVT::i32,
/*119494*/      OPC_MoveParent,
/*119495*/      OPC_MoveChild, 18,
/*119497*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119500*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119501*/      OPC_CheckType, MVT::i32,
/*119503*/      OPC_MoveParent,
/*119504*/      OPC_CheckType, MVT::v4f32,
/*119506*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119508*/      OPC_EmitConvertToTarget, 1,
/*119510*/      OPC_EmitConvertToTarget, 2,
/*119512*/      OPC_EmitConvertToTarget, 3,
/*119514*/      OPC_EmitConvertToTarget, 4,
/*119516*/      OPC_EmitConvertToTarget, 5,
/*119518*/      OPC_EmitConvertToTarget, 6,
/*119520*/      OPC_EmitConvertToTarget, 7,
/*119522*/      OPC_EmitConvertToTarget, 8,
/*119524*/      OPC_EmitConvertToTarget, 9,
/*119526*/      OPC_EmitConvertToTarget, 10,
/*119528*/      OPC_EmitConvertToTarget, 11,
/*119530*/      OPC_EmitConvertToTarget, 12,
/*119532*/      OPC_EmitConvertToTarget, 13,
/*119534*/      OPC_EmitConvertToTarget, 14,
/*119536*/      OPC_EmitConvertToTarget, 15,
/*119538*/      OPC_EmitConvertToTarget, 16,
/*119540*/      OPC_EmitConvertToTarget, 17,
/*119542*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119566*/    /*Scope*/ 88|128,1/*216*/, /*->119784*/
/*119568*/      OPC_CheckChild0Integer, 8, 
/*119570*/      OPC_CheckChild0Type, MVT::i32,
/*119572*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119573*/      OPC_CheckChild1Type, MVT::v4f32,
/*119575*/      OPC_RecordChild2, // #1 = $srcx
/*119576*/      OPC_MoveChild2,
/*119577*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119580*/      OPC_CheckType, MVT::i32,
/*119582*/      OPC_MoveParent,
/*119583*/      OPC_RecordChild3, // #2 = $srcy
/*119584*/      OPC_MoveChild3,
/*119585*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119588*/      OPC_CheckType, MVT::i32,
/*119590*/      OPC_MoveParent,
/*119591*/      OPC_RecordChild4, // #3 = $srcz
/*119592*/      OPC_MoveChild4,
/*119593*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119596*/      OPC_CheckType, MVT::i32,
/*119598*/      OPC_MoveParent,
/*119599*/      OPC_RecordChild5, // #4 = $srcw
/*119600*/      OPC_MoveChild5,
/*119601*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119604*/      OPC_CheckType, MVT::i32,
/*119606*/      OPC_MoveParent,
/*119607*/      OPC_RecordChild6, // #5 = $offsetx
/*119608*/      OPC_MoveChild6,
/*119609*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119612*/      OPC_CheckType, MVT::i32,
/*119614*/      OPC_MoveParent,
/*119615*/      OPC_RecordChild7, // #6 = $offsety
/*119616*/      OPC_MoveChild7,
/*119617*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119620*/      OPC_CheckType, MVT::i32,
/*119622*/      OPC_MoveParent,
/*119623*/      OPC_MoveChild, 8,
/*119625*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119628*/      OPC_RecordNode, // #7 = $offsetz
/*119629*/      OPC_CheckType, MVT::i32,
/*119631*/      OPC_MoveParent,
/*119632*/      OPC_MoveChild, 9,
/*119634*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119637*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119638*/      OPC_CheckType, MVT::i32,
/*119640*/      OPC_MoveParent,
/*119641*/      OPC_MoveChild, 10,
/*119643*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119646*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119647*/      OPC_CheckType, MVT::i32,
/*119649*/      OPC_MoveParent,
/*119650*/      OPC_MoveChild, 11,
/*119652*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119655*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119656*/      OPC_CheckType, MVT::i32,
/*119658*/      OPC_MoveParent,
/*119659*/      OPC_MoveChild, 12,
/*119661*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119664*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119665*/      OPC_CheckType, MVT::i32,
/*119667*/      OPC_MoveParent,
/*119668*/      OPC_MoveChild, 13,
/*119670*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119673*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119674*/      OPC_CheckType, MVT::i32,
/*119676*/      OPC_MoveParent,
/*119677*/      OPC_MoveChild, 14,
/*119679*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119682*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119683*/      OPC_CheckType, MVT::i32,
/*119685*/      OPC_MoveParent,
/*119686*/      OPC_MoveChild, 15,
/*119688*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119691*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119692*/      OPC_CheckType, MVT::i32,
/*119694*/      OPC_MoveParent,
/*119695*/      OPC_MoveChild, 16,
/*119697*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119700*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119701*/      OPC_CheckType, MVT::i32,
/*119703*/      OPC_MoveParent,
/*119704*/      OPC_MoveChild, 17,
/*119706*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119709*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119710*/      OPC_CheckType, MVT::i32,
/*119712*/      OPC_MoveParent,
/*119713*/      OPC_MoveChild, 18,
/*119715*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119718*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119719*/      OPC_CheckType, MVT::i32,
/*119721*/      OPC_MoveParent,
/*119722*/      OPC_CheckType, MVT::v4f32,
/*119724*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119726*/      OPC_EmitConvertToTarget, 1,
/*119728*/      OPC_EmitConvertToTarget, 2,
/*119730*/      OPC_EmitConvertToTarget, 3,
/*119732*/      OPC_EmitConvertToTarget, 4,
/*119734*/      OPC_EmitConvertToTarget, 5,
/*119736*/      OPC_EmitConvertToTarget, 6,
/*119738*/      OPC_EmitConvertToTarget, 7,
/*119740*/      OPC_EmitConvertToTarget, 8,
/*119742*/      OPC_EmitConvertToTarget, 9,
/*119744*/      OPC_EmitConvertToTarget, 10,
/*119746*/      OPC_EmitConvertToTarget, 11,
/*119748*/      OPC_EmitConvertToTarget, 12,
/*119750*/      OPC_EmitConvertToTarget, 13,
/*119752*/      OPC_EmitConvertToTarget, 14,
/*119754*/      OPC_EmitConvertToTarget, 15,
/*119756*/      OPC_EmitConvertToTarget, 16,
/*119758*/      OPC_EmitConvertToTarget, 17,
/*119760*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119784*/    /*Scope*/ 88|128,1/*216*/, /*->120002*/
/*119786*/      OPC_CheckChild0Integer, 9, 
/*119788*/      OPC_CheckChild0Type, MVT::i32,
/*119790*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119791*/      OPC_CheckChild1Type, MVT::v4f32,
/*119793*/      OPC_RecordChild2, // #1 = $srcx
/*119794*/      OPC_MoveChild2,
/*119795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119798*/      OPC_CheckType, MVT::i32,
/*119800*/      OPC_MoveParent,
/*119801*/      OPC_RecordChild3, // #2 = $srcy
/*119802*/      OPC_MoveChild3,
/*119803*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119806*/      OPC_CheckType, MVT::i32,
/*119808*/      OPC_MoveParent,
/*119809*/      OPC_RecordChild4, // #3 = $srcz
/*119810*/      OPC_MoveChild4,
/*119811*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119814*/      OPC_CheckType, MVT::i32,
/*119816*/      OPC_MoveParent,
/*119817*/      OPC_RecordChild5, // #4 = $srcw
/*119818*/      OPC_MoveChild5,
/*119819*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119822*/      OPC_CheckType, MVT::i32,
/*119824*/      OPC_MoveParent,
/*119825*/      OPC_RecordChild6, // #5 = $offsetx
/*119826*/      OPC_MoveChild6,
/*119827*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119830*/      OPC_CheckType, MVT::i32,
/*119832*/      OPC_MoveParent,
/*119833*/      OPC_RecordChild7, // #6 = $offsety
/*119834*/      OPC_MoveChild7,
/*119835*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119838*/      OPC_CheckType, MVT::i32,
/*119840*/      OPC_MoveParent,
/*119841*/      OPC_MoveChild, 8,
/*119843*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119846*/      OPC_RecordNode, // #7 = $offsetz
/*119847*/      OPC_CheckType, MVT::i32,
/*119849*/      OPC_MoveParent,
/*119850*/      OPC_MoveChild, 9,
/*119852*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119855*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119856*/      OPC_CheckType, MVT::i32,
/*119858*/      OPC_MoveParent,
/*119859*/      OPC_MoveChild, 10,
/*119861*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119864*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119865*/      OPC_CheckType, MVT::i32,
/*119867*/      OPC_MoveParent,
/*119868*/      OPC_MoveChild, 11,
/*119870*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119873*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119874*/      OPC_CheckType, MVT::i32,
/*119876*/      OPC_MoveParent,
/*119877*/      OPC_MoveChild, 12,
/*119879*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119882*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119883*/      OPC_CheckType, MVT::i32,
/*119885*/      OPC_MoveParent,
/*119886*/      OPC_MoveChild, 13,
/*119888*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119891*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119892*/      OPC_CheckType, MVT::i32,
/*119894*/      OPC_MoveParent,
/*119895*/      OPC_MoveChild, 14,
/*119897*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119900*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119901*/      OPC_CheckType, MVT::i32,
/*119903*/      OPC_MoveParent,
/*119904*/      OPC_MoveChild, 15,
/*119906*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119909*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119910*/      OPC_CheckType, MVT::i32,
/*119912*/      OPC_MoveParent,
/*119913*/      OPC_MoveChild, 16,
/*119915*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119918*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119919*/      OPC_CheckType, MVT::i32,
/*119921*/      OPC_MoveParent,
/*119922*/      OPC_MoveChild, 17,
/*119924*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119927*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119928*/      OPC_CheckType, MVT::i32,
/*119930*/      OPC_MoveParent,
/*119931*/      OPC_MoveChild, 18,
/*119933*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119936*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119937*/      OPC_CheckType, MVT::i32,
/*119939*/      OPC_MoveParent,
/*119940*/      OPC_CheckType, MVT::v4f32,
/*119942*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119944*/      OPC_EmitConvertToTarget, 1,
/*119946*/      OPC_EmitConvertToTarget, 2,
/*119948*/      OPC_EmitConvertToTarget, 3,
/*119950*/      OPC_EmitConvertToTarget, 4,
/*119952*/      OPC_EmitConvertToTarget, 5,
/*119954*/      OPC_EmitConvertToTarget, 6,
/*119956*/      OPC_EmitConvertToTarget, 7,
/*119958*/      OPC_EmitConvertToTarget, 8,
/*119960*/      OPC_EmitConvertToTarget, 9,
/*119962*/      OPC_EmitConvertToTarget, 10,
/*119964*/      OPC_EmitConvertToTarget, 11,
/*119966*/      OPC_EmitConvertToTarget, 12,
/*119968*/      OPC_EmitConvertToTarget, 13,
/*119970*/      OPC_EmitConvertToTarget, 14,
/*119972*/      OPC_EmitConvertToTarget, 15,
/*119974*/      OPC_EmitConvertToTarget, 16,
/*119976*/      OPC_EmitConvertToTarget, 17,
/*119978*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*120002*/    /*Scope*/ 88|128,1/*216*/, /*->120220*/
/*120004*/      OPC_CheckChild0Integer, 10, 
/*120006*/      OPC_CheckChild0Type, MVT::i32,
/*120008*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*120009*/      OPC_CheckChild1Type, MVT::v4i32,
/*120011*/      OPC_RecordChild2, // #1 = $srcx
/*120012*/      OPC_MoveChild2,
/*120013*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120016*/      OPC_CheckType, MVT::i32,
/*120018*/      OPC_MoveParent,
/*120019*/      OPC_RecordChild3, // #2 = $srcy
/*120020*/      OPC_MoveChild3,
/*120021*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120024*/      OPC_CheckType, MVT::i32,
/*120026*/      OPC_MoveParent,
/*120027*/      OPC_RecordChild4, // #3 = $srcz
/*120028*/      OPC_MoveChild4,
/*120029*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120032*/      OPC_CheckType, MVT::i32,
/*120034*/      OPC_MoveParent,
/*120035*/      OPC_RecordChild5, // #4 = $srcw
/*120036*/      OPC_MoveChild5,
/*120037*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120040*/      OPC_CheckType, MVT::i32,
/*120042*/      OPC_MoveParent,
/*120043*/      OPC_RecordChild6, // #5 = $offsetx
/*120044*/      OPC_MoveChild6,
/*120045*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120048*/      OPC_CheckType, MVT::i32,
/*120050*/      OPC_MoveParent,
/*120051*/      OPC_RecordChild7, // #6 = $offsety
/*120052*/      OPC_MoveChild7,
/*120053*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120056*/      OPC_CheckType, MVT::i32,
/*120058*/      OPC_MoveParent,
/*120059*/      OPC_MoveChild, 8,
/*120061*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120064*/      OPC_RecordNode, // #7 = $offsetz
/*120065*/      OPC_CheckType, MVT::i32,
/*120067*/      OPC_MoveParent,
/*120068*/      OPC_MoveChild, 9,
/*120070*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120073*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*120074*/      OPC_CheckType, MVT::i32,
/*120076*/      OPC_MoveParent,
/*120077*/      OPC_MoveChild, 10,
/*120079*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120082*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*120083*/      OPC_CheckType, MVT::i32,
/*120085*/      OPC_MoveParent,
/*120086*/      OPC_MoveChild, 11,
/*120088*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120091*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*120092*/      OPC_CheckType, MVT::i32,
/*120094*/      OPC_MoveParent,
/*120095*/      OPC_MoveChild, 12,
/*120097*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120100*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*120101*/      OPC_CheckType, MVT::i32,
/*120103*/      OPC_MoveParent,
/*120104*/      OPC_MoveChild, 13,
/*120106*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120109*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*120110*/      OPC_CheckType, MVT::i32,
/*120112*/      OPC_MoveParent,
/*120113*/      OPC_MoveChild, 14,
/*120115*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120118*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*120119*/      OPC_CheckType, MVT::i32,
/*120121*/      OPC_MoveParent,
/*120122*/      OPC_MoveChild, 15,
/*120124*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120127*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*120128*/      OPC_CheckType, MVT::i32,
/*120130*/      OPC_MoveParent,
/*120131*/      OPC_MoveChild, 16,
/*120133*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120136*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*120137*/      OPC_CheckType, MVT::i32,
/*120139*/      OPC_MoveParent,
/*120140*/      OPC_MoveChild, 17,
/*120142*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120145*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*120146*/      OPC_CheckType, MVT::i32,
/*120148*/      OPC_MoveParent,
/*120149*/      OPC_MoveChild, 18,
/*120151*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120154*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*120155*/      OPC_CheckType, MVT::i32,
/*120157*/      OPC_MoveParent,
/*120158*/      OPC_CheckType, MVT::v4f32,
/*120160*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120162*/      OPC_EmitConvertToTarget, 1,
/*120164*/      OPC_EmitConvertToTarget, 2,
/*120166*/      OPC_EmitConvertToTarget, 3,
/*120168*/      OPC_EmitConvertToTarget, 4,
/*120170*/      OPC_EmitConvertToTarget, 5,
/*120172*/      OPC_EmitConvertToTarget, 6,
/*120174*/      OPC_EmitConvertToTarget, 7,
/*120176*/      OPC_EmitConvertToTarget, 8,
/*120178*/      OPC_EmitConvertToTarget, 9,
/*120180*/      OPC_EmitConvertToTarget, 10,
/*120182*/      OPC_EmitConvertToTarget, 11,
/*120184*/      OPC_EmitConvertToTarget, 12,
/*120186*/      OPC_EmitConvertToTarget, 13,
/*120188*/      OPC_EmitConvertToTarget, 14,
/*120190*/      OPC_EmitConvertToTarget, 15,
/*120192*/      OPC_EmitConvertToTarget, 16,
/*120194*/      OPC_EmitConvertToTarget, 17,
/*120196*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*120220*/    0, /*End of Scope*/
/*120221*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->121219
/*120225*/    OPC_RecordChild0, // #0 = $addr
/*120226*/    OPC_Scope, 105|128,1/*233*/, /*->120462*/ // 5 children in Scope
/*120229*/      OPC_CheckChild0Type, MVT::v2i32,
/*120231*/      OPC_RecordChild1, // #1 = $rsrc
/*120232*/      OPC_RecordChild2, // #2 = $sampler
/*120233*/      OPC_MoveChild3,
/*120234*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120237*/      OPC_Scope, 44, /*->120283*/ // 5 children in Scope
/*120239*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120241*/        OPC_MoveParent,
/*120242*/        OPC_EmitInteger, MVT::i16, 15, 
/*120245*/        OPC_EmitInteger, MVT::i1, 1, 
/*120248*/        OPC_EmitInteger, MVT::i1, 0, 
/*120251*/        OPC_EmitInteger, MVT::i1, 0, 
/*120254*/        OPC_EmitInteger, MVT::i1, 0, 
/*120257*/        OPC_EmitInteger, MVT::i1, 0, 
/*120260*/        OPC_EmitInteger, MVT::i1, 0, 
/*120263*/        OPC_EmitInteger, MVT::i1, 0, 
/*120266*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120283*/      /*Scope*/ 44, /*->120328*/
/*120284*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120286*/        OPC_MoveParent,
/*120287*/        OPC_EmitInteger, MVT::i16, 15, 
/*120290*/        OPC_EmitInteger, MVT::i1, 0, 
/*120293*/        OPC_EmitInteger, MVT::i1, 0, 
/*120296*/        OPC_EmitInteger, MVT::i1, 0, 
/*120299*/        OPC_EmitInteger, MVT::i1, 0, 
/*120302*/        OPC_EmitInteger, MVT::i1, 0, 
/*120305*/        OPC_EmitInteger, MVT::i1, 0, 
/*120308*/        OPC_EmitInteger, MVT::i1, 1, 
/*120311*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120328*/      /*Scope*/ 44, /*->120373*/
/*120329*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120331*/        OPC_MoveParent,
/*120332*/        OPC_EmitInteger, MVT::i16, 15, 
/*120335*/        OPC_EmitInteger, MVT::i1, 0, 
/*120338*/        OPC_EmitInteger, MVT::i1, 0, 
/*120341*/        OPC_EmitInteger, MVT::i1, 0, 
/*120344*/        OPC_EmitInteger, MVT::i1, 0, 
/*120347*/        OPC_EmitInteger, MVT::i1, 0, 
/*120350*/        OPC_EmitInteger, MVT::i1, 0, 
/*120353*/        OPC_EmitInteger, MVT::i1, 0, 
/*120356*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120373*/      /*Scope*/ 44, /*->120418*/
/*120374*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120376*/        OPC_MoveParent,
/*120377*/        OPC_EmitInteger, MVT::i16, 15, 
/*120380*/        OPC_EmitInteger, MVT::i1, 0, 
/*120383*/        OPC_EmitInteger, MVT::i1, 0, 
/*120386*/        OPC_EmitInteger, MVT::i1, 0, 
/*120389*/        OPC_EmitInteger, MVT::i1, 0, 
/*120392*/        OPC_EmitInteger, MVT::i1, 0, 
/*120395*/        OPC_EmitInteger, MVT::i1, 0, 
/*120398*/        OPC_EmitInteger, MVT::i1, 1, 
/*120401*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120418*/      /*Scope*/ 42, /*->120461*/
/*120419*/        OPC_MoveParent,
/*120420*/        OPC_EmitInteger, MVT::i16, 15, 
/*120423*/        OPC_EmitInteger, MVT::i1, 0, 
/*120426*/        OPC_EmitInteger, MVT::i1, 0, 
/*120429*/        OPC_EmitInteger, MVT::i1, 0, 
/*120432*/        OPC_EmitInteger, MVT::i1, 0, 
/*120435*/        OPC_EmitInteger, MVT::i1, 0, 
/*120438*/        OPC_EmitInteger, MVT::i1, 0, 
/*120441*/        OPC_EmitInteger, MVT::i1, 0, 
/*120444*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120461*/      0, /*End of Scope*/
/*120462*/    /*Scope*/ 105|128,1/*233*/, /*->120697*/
/*120464*/      OPC_CheckChild0Type, MVT::v4i32,
/*120466*/      OPC_RecordChild1, // #1 = $rsrc
/*120467*/      OPC_RecordChild2, // #2 = $sampler
/*120468*/      OPC_MoveChild3,
/*120469*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120472*/      OPC_Scope, 44, /*->120518*/ // 5 children in Scope
/*120474*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120476*/        OPC_MoveParent,
/*120477*/        OPC_EmitInteger, MVT::i16, 15, 
/*120480*/        OPC_EmitInteger, MVT::i1, 1, 
/*120483*/        OPC_EmitInteger, MVT::i1, 0, 
/*120486*/        OPC_EmitInteger, MVT::i1, 0, 
/*120489*/        OPC_EmitInteger, MVT::i1, 0, 
/*120492*/        OPC_EmitInteger, MVT::i1, 0, 
/*120495*/        OPC_EmitInteger, MVT::i1, 0, 
/*120498*/        OPC_EmitInteger, MVT::i1, 0, 
/*120501*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120518*/      /*Scope*/ 44, /*->120563*/
/*120519*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120521*/        OPC_MoveParent,
/*120522*/        OPC_EmitInteger, MVT::i16, 15, 
/*120525*/        OPC_EmitInteger, MVT::i1, 0, 
/*120528*/        OPC_EmitInteger, MVT::i1, 0, 
/*120531*/        OPC_EmitInteger, MVT::i1, 0, 
/*120534*/        OPC_EmitInteger, MVT::i1, 0, 
/*120537*/        OPC_EmitInteger, MVT::i1, 0, 
/*120540*/        OPC_EmitInteger, MVT::i1, 0, 
/*120543*/        OPC_EmitInteger, MVT::i1, 1, 
/*120546*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120563*/      /*Scope*/ 44, /*->120608*/
/*120564*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120566*/        OPC_MoveParent,
/*120567*/        OPC_EmitInteger, MVT::i16, 15, 
/*120570*/        OPC_EmitInteger, MVT::i1, 0, 
/*120573*/        OPC_EmitInteger, MVT::i1, 0, 
/*120576*/        OPC_EmitInteger, MVT::i1, 0, 
/*120579*/        OPC_EmitInteger, MVT::i1, 0, 
/*120582*/        OPC_EmitInteger, MVT::i1, 0, 
/*120585*/        OPC_EmitInteger, MVT::i1, 0, 
/*120588*/        OPC_EmitInteger, MVT::i1, 0, 
/*120591*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120608*/      /*Scope*/ 44, /*->120653*/
/*120609*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120611*/        OPC_MoveParent,
/*120612*/        OPC_EmitInteger, MVT::i16, 15, 
/*120615*/        OPC_EmitInteger, MVT::i1, 0, 
/*120618*/        OPC_EmitInteger, MVT::i1, 0, 
/*120621*/        OPC_EmitInteger, MVT::i1, 0, 
/*120624*/        OPC_EmitInteger, MVT::i1, 0, 
/*120627*/        OPC_EmitInteger, MVT::i1, 0, 
/*120630*/        OPC_EmitInteger, MVT::i1, 0, 
/*120633*/        OPC_EmitInteger, MVT::i1, 1, 
/*120636*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120653*/      /*Scope*/ 42, /*->120696*/
/*120654*/        OPC_MoveParent,
/*120655*/        OPC_EmitInteger, MVT::i16, 15, 
/*120658*/        OPC_EmitInteger, MVT::i1, 0, 
/*120661*/        OPC_EmitInteger, MVT::i1, 0, 
/*120664*/        OPC_EmitInteger, MVT::i1, 0, 
/*120667*/        OPC_EmitInteger, MVT::i1, 0, 
/*120670*/        OPC_EmitInteger, MVT::i1, 0, 
/*120673*/        OPC_EmitInteger, MVT::i1, 0, 
/*120676*/        OPC_EmitInteger, MVT::i1, 0, 
/*120679*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120696*/      0, /*End of Scope*/
/*120697*/    /*Scope*/ 105|128,1/*233*/, /*->120932*/
/*120699*/      OPC_CheckChild0Type, MVT::v8i32,
/*120701*/      OPC_RecordChild1, // #1 = $rsrc
/*120702*/      OPC_RecordChild2, // #2 = $sampler
/*120703*/      OPC_MoveChild3,
/*120704*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120707*/      OPC_Scope, 44, /*->120753*/ // 5 children in Scope
/*120709*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120711*/        OPC_MoveParent,
/*120712*/        OPC_EmitInteger, MVT::i16, 15, 
/*120715*/        OPC_EmitInteger, MVT::i1, 1, 
/*120718*/        OPC_EmitInteger, MVT::i1, 0, 
/*120721*/        OPC_EmitInteger, MVT::i1, 0, 
/*120724*/        OPC_EmitInteger, MVT::i1, 0, 
/*120727*/        OPC_EmitInteger, MVT::i1, 0, 
/*120730*/        OPC_EmitInteger, MVT::i1, 0, 
/*120733*/        OPC_EmitInteger, MVT::i1, 0, 
/*120736*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120753*/      /*Scope*/ 44, /*->120798*/
/*120754*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120756*/        OPC_MoveParent,
/*120757*/        OPC_EmitInteger, MVT::i16, 15, 
/*120760*/        OPC_EmitInteger, MVT::i1, 0, 
/*120763*/        OPC_EmitInteger, MVT::i1, 0, 
/*120766*/        OPC_EmitInteger, MVT::i1, 0, 
/*120769*/        OPC_EmitInteger, MVT::i1, 0, 
/*120772*/        OPC_EmitInteger, MVT::i1, 0, 
/*120775*/        OPC_EmitInteger, MVT::i1, 0, 
/*120778*/        OPC_EmitInteger, MVT::i1, 1, 
/*120781*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120798*/      /*Scope*/ 44, /*->120843*/
/*120799*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120801*/        OPC_MoveParent,
/*120802*/        OPC_EmitInteger, MVT::i16, 15, 
/*120805*/        OPC_EmitInteger, MVT::i1, 0, 
/*120808*/        OPC_EmitInteger, MVT::i1, 0, 
/*120811*/        OPC_EmitInteger, MVT::i1, 0, 
/*120814*/        OPC_EmitInteger, MVT::i1, 0, 
/*120817*/        OPC_EmitInteger, MVT::i1, 0, 
/*120820*/        OPC_EmitInteger, MVT::i1, 0, 
/*120823*/        OPC_EmitInteger, MVT::i1, 0, 
/*120826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120843*/      /*Scope*/ 44, /*->120888*/
/*120844*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120846*/        OPC_MoveParent,
/*120847*/        OPC_EmitInteger, MVT::i16, 15, 
/*120850*/        OPC_EmitInteger, MVT::i1, 0, 
/*120853*/        OPC_EmitInteger, MVT::i1, 0, 
/*120856*/        OPC_EmitInteger, MVT::i1, 0, 
/*120859*/        OPC_EmitInteger, MVT::i1, 0, 
/*120862*/        OPC_EmitInteger, MVT::i1, 0, 
/*120865*/        OPC_EmitInteger, MVT::i1, 0, 
/*120868*/        OPC_EmitInteger, MVT::i1, 1, 
/*120871*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120888*/      /*Scope*/ 42, /*->120931*/
/*120889*/        OPC_MoveParent,
/*120890*/        OPC_EmitInteger, MVT::i16, 15, 
/*120893*/        OPC_EmitInteger, MVT::i1, 0, 
/*120896*/        OPC_EmitInteger, MVT::i1, 0, 
/*120899*/        OPC_EmitInteger, MVT::i1, 0, 
/*120902*/        OPC_EmitInteger, MVT::i1, 0, 
/*120905*/        OPC_EmitInteger, MVT::i1, 0, 
/*120908*/        OPC_EmitInteger, MVT::i1, 0, 
/*120911*/        OPC_EmitInteger, MVT::i1, 0, 
/*120914*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120931*/      0, /*End of Scope*/
/*120932*/    /*Scope*/ 105|128,1/*233*/, /*->121167*/
/*120934*/      OPC_CheckChild0Type, MVT::v16i32,
/*120936*/      OPC_RecordChild1, // #1 = $rsrc
/*120937*/      OPC_RecordChild2, // #2 = $sampler
/*120938*/      OPC_MoveChild3,
/*120939*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120942*/      OPC_Scope, 44, /*->120988*/ // 5 children in Scope
/*120944*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120946*/        OPC_MoveParent,
/*120947*/        OPC_EmitInteger, MVT::i16, 15, 
/*120950*/        OPC_EmitInteger, MVT::i1, 1, 
/*120953*/        OPC_EmitInteger, MVT::i1, 0, 
/*120956*/        OPC_EmitInteger, MVT::i1, 0, 
/*120959*/        OPC_EmitInteger, MVT::i1, 0, 
/*120962*/        OPC_EmitInteger, MVT::i1, 0, 
/*120965*/        OPC_EmitInteger, MVT::i1, 0, 
/*120968*/        OPC_EmitInteger, MVT::i1, 0, 
/*120971*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120988*/      /*Scope*/ 44, /*->121033*/
/*120989*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120991*/        OPC_MoveParent,
/*120992*/        OPC_EmitInteger, MVT::i16, 15, 
/*120995*/        OPC_EmitInteger, MVT::i1, 0, 
/*120998*/        OPC_EmitInteger, MVT::i1, 0, 
/*121001*/        OPC_EmitInteger, MVT::i1, 0, 
/*121004*/        OPC_EmitInteger, MVT::i1, 0, 
/*121007*/        OPC_EmitInteger, MVT::i1, 0, 
/*121010*/        OPC_EmitInteger, MVT::i1, 0, 
/*121013*/        OPC_EmitInteger, MVT::i1, 1, 
/*121016*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121033*/      /*Scope*/ 44, /*->121078*/
/*121034*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121036*/        OPC_MoveParent,
/*121037*/        OPC_EmitInteger, MVT::i16, 15, 
/*121040*/        OPC_EmitInteger, MVT::i1, 0, 
/*121043*/        OPC_EmitInteger, MVT::i1, 0, 
/*121046*/        OPC_EmitInteger, MVT::i1, 0, 
/*121049*/        OPC_EmitInteger, MVT::i1, 0, 
/*121052*/        OPC_EmitInteger, MVT::i1, 0, 
/*121055*/        OPC_EmitInteger, MVT::i1, 0, 
/*121058*/        OPC_EmitInteger, MVT::i1, 0, 
/*121061*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121078*/      /*Scope*/ 44, /*->121123*/
/*121079*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121081*/        OPC_MoveParent,
/*121082*/        OPC_EmitInteger, MVT::i16, 15, 
/*121085*/        OPC_EmitInteger, MVT::i1, 0, 
/*121088*/        OPC_EmitInteger, MVT::i1, 0, 
/*121091*/        OPC_EmitInteger, MVT::i1, 0, 
/*121094*/        OPC_EmitInteger, MVT::i1, 0, 
/*121097*/        OPC_EmitInteger, MVT::i1, 0, 
/*121100*/        OPC_EmitInteger, MVT::i1, 0, 
/*121103*/        OPC_EmitInteger, MVT::i1, 1, 
/*121106*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121123*/      /*Scope*/ 42, /*->121166*/
/*121124*/        OPC_MoveParent,
/*121125*/        OPC_EmitInteger, MVT::i16, 15, 
/*121128*/        OPC_EmitInteger, MVT::i1, 0, 
/*121131*/        OPC_EmitInteger, MVT::i1, 0, 
/*121134*/        OPC_EmitInteger, MVT::i1, 0, 
/*121137*/        OPC_EmitInteger, MVT::i1, 0, 
/*121140*/        OPC_EmitInteger, MVT::i1, 0, 
/*121143*/        OPC_EmitInteger, MVT::i1, 0, 
/*121146*/        OPC_EmitInteger, MVT::i1, 0, 
/*121149*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121166*/      0, /*End of Scope*/
/*121167*/    /*Scope*/ 50, /*->121218*/
/*121168*/      OPC_CheckChild0Type, MVT::i32,
/*121170*/      OPC_RecordChild1, // #1 = $rsrc
/*121171*/      OPC_RecordChild2, // #2 = $sampler
/*121172*/      OPC_MoveChild3,
/*121173*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121176*/      OPC_MoveParent,
/*121177*/      OPC_EmitInteger, MVT::i16, 15, 
/*121180*/      OPC_EmitInteger, MVT::i1, 0, 
/*121183*/      OPC_EmitInteger, MVT::i1, 0, 
/*121186*/      OPC_EmitInteger, MVT::i1, 0, 
/*121189*/      OPC_EmitInteger, MVT::i1, 0, 
/*121192*/      OPC_EmitInteger, MVT::i1, 0, 
/*121195*/      OPC_EmitInteger, MVT::i1, 0, 
/*121198*/      OPC_EmitInteger, MVT::i1, 0, 
/*121201*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121218*/    0, /*End of Scope*/
/*121219*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->121986
/*121223*/    OPC_RecordChild0, // #0 = $addr
/*121224*/    OPC_Scope, 60|128,1/*188*/, /*->121415*/ // 4 children in Scope
/*121227*/      OPC_CheckChild0Type, MVT::v2i32,
/*121229*/      OPC_RecordChild1, // #1 = $rsrc
/*121230*/      OPC_RecordChild2, // #2 = $sampler
/*121231*/      OPC_MoveChild3,
/*121232*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121235*/      OPC_Scope, 44, /*->121281*/ // 4 children in Scope
/*121237*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121239*/        OPC_MoveParent,
/*121240*/        OPC_EmitInteger, MVT::i16, 15, 
/*121243*/        OPC_EmitInteger, MVT::i1, 0, 
/*121246*/        OPC_EmitInteger, MVT::i1, 0, 
/*121249*/        OPC_EmitInteger, MVT::i1, 0, 
/*121252*/        OPC_EmitInteger, MVT::i1, 0, 
/*121255*/        OPC_EmitInteger, MVT::i1, 0, 
/*121258*/        OPC_EmitInteger, MVT::i1, 0, 
/*121261*/        OPC_EmitInteger, MVT::i1, 1, 
/*121264*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121281*/      /*Scope*/ 44, /*->121326*/
/*121282*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121284*/        OPC_MoveParent,
/*121285*/        OPC_EmitInteger, MVT::i16, 15, 
/*121288*/        OPC_EmitInteger, MVT::i1, 0, 
/*121291*/        OPC_EmitInteger, MVT::i1, 0, 
/*121294*/        OPC_EmitInteger, MVT::i1, 0, 
/*121297*/        OPC_EmitInteger, MVT::i1, 0, 
/*121300*/        OPC_EmitInteger, MVT::i1, 0, 
/*121303*/        OPC_EmitInteger, MVT::i1, 0, 
/*121306*/        OPC_EmitInteger, MVT::i1, 0, 
/*121309*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121326*/      /*Scope*/ 44, /*->121371*/
/*121327*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121329*/        OPC_MoveParent,
/*121330*/        OPC_EmitInteger, MVT::i16, 15, 
/*121333*/        OPC_EmitInteger, MVT::i1, 0, 
/*121336*/        OPC_EmitInteger, MVT::i1, 0, 
/*121339*/        OPC_EmitInteger, MVT::i1, 0, 
/*121342*/        OPC_EmitInteger, MVT::i1, 0, 
/*121345*/        OPC_EmitInteger, MVT::i1, 0, 
/*121348*/        OPC_EmitInteger, MVT::i1, 0, 
/*121351*/        OPC_EmitInteger, MVT::i1, 1, 
/*121354*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121371*/      /*Scope*/ 42, /*->121414*/
/*121372*/        OPC_MoveParent,
/*121373*/        OPC_EmitInteger, MVT::i16, 15, 
/*121376*/        OPC_EmitInteger, MVT::i1, 0, 
/*121379*/        OPC_EmitInteger, MVT::i1, 0, 
/*121382*/        OPC_EmitInteger, MVT::i1, 0, 
/*121385*/        OPC_EmitInteger, MVT::i1, 0, 
/*121388*/        OPC_EmitInteger, MVT::i1, 0, 
/*121391*/        OPC_EmitInteger, MVT::i1, 0, 
/*121394*/        OPC_EmitInteger, MVT::i1, 0, 
/*121397*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121414*/      0, /*End of Scope*/
/*121415*/    /*Scope*/ 60|128,1/*188*/, /*->121605*/
/*121417*/      OPC_CheckChild0Type, MVT::v4i32,
/*121419*/      OPC_RecordChild1, // #1 = $rsrc
/*121420*/      OPC_RecordChild2, // #2 = $sampler
/*121421*/      OPC_MoveChild3,
/*121422*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121425*/      OPC_Scope, 44, /*->121471*/ // 4 children in Scope
/*121427*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121429*/        OPC_MoveParent,
/*121430*/        OPC_EmitInteger, MVT::i16, 15, 
/*121433*/        OPC_EmitInteger, MVT::i1, 0, 
/*121436*/        OPC_EmitInteger, MVT::i1, 0, 
/*121439*/        OPC_EmitInteger, MVT::i1, 0, 
/*121442*/        OPC_EmitInteger, MVT::i1, 0, 
/*121445*/        OPC_EmitInteger, MVT::i1, 0, 
/*121448*/        OPC_EmitInteger, MVT::i1, 0, 
/*121451*/        OPC_EmitInteger, MVT::i1, 1, 
/*121454*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121471*/      /*Scope*/ 44, /*->121516*/
/*121472*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121474*/        OPC_MoveParent,
/*121475*/        OPC_EmitInteger, MVT::i16, 15, 
/*121478*/        OPC_EmitInteger, MVT::i1, 0, 
/*121481*/        OPC_EmitInteger, MVT::i1, 0, 
/*121484*/        OPC_EmitInteger, MVT::i1, 0, 
/*121487*/        OPC_EmitInteger, MVT::i1, 0, 
/*121490*/        OPC_EmitInteger, MVT::i1, 0, 
/*121493*/        OPC_EmitInteger, MVT::i1, 0, 
/*121496*/        OPC_EmitInteger, MVT::i1, 0, 
/*121499*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121516*/      /*Scope*/ 44, /*->121561*/
/*121517*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121519*/        OPC_MoveParent,
/*121520*/        OPC_EmitInteger, MVT::i16, 15, 
/*121523*/        OPC_EmitInteger, MVT::i1, 0, 
/*121526*/        OPC_EmitInteger, MVT::i1, 0, 
/*121529*/        OPC_EmitInteger, MVT::i1, 0, 
/*121532*/        OPC_EmitInteger, MVT::i1, 0, 
/*121535*/        OPC_EmitInteger, MVT::i1, 0, 
/*121538*/        OPC_EmitInteger, MVT::i1, 0, 
/*121541*/        OPC_EmitInteger, MVT::i1, 1, 
/*121544*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121561*/      /*Scope*/ 42, /*->121604*/
/*121562*/        OPC_MoveParent,
/*121563*/        OPC_EmitInteger, MVT::i16, 15, 
/*121566*/        OPC_EmitInteger, MVT::i1, 0, 
/*121569*/        OPC_EmitInteger, MVT::i1, 0, 
/*121572*/        OPC_EmitInteger, MVT::i1, 0, 
/*121575*/        OPC_EmitInteger, MVT::i1, 0, 
/*121578*/        OPC_EmitInteger, MVT::i1, 0, 
/*121581*/        OPC_EmitInteger, MVT::i1, 0, 
/*121584*/        OPC_EmitInteger, MVT::i1, 0, 
/*121587*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121604*/      0, /*End of Scope*/
/*121605*/    /*Scope*/ 60|128,1/*188*/, /*->121795*/
/*121607*/      OPC_CheckChild0Type, MVT::v8i32,
/*121609*/      OPC_RecordChild1, // #1 = $rsrc
/*121610*/      OPC_RecordChild2, // #2 = $sampler
/*121611*/      OPC_MoveChild3,
/*121612*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121615*/      OPC_Scope, 44, /*->121661*/ // 4 children in Scope
/*121617*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121619*/        OPC_MoveParent,
/*121620*/        OPC_EmitInteger, MVT::i16, 15, 
/*121623*/        OPC_EmitInteger, MVT::i1, 0, 
/*121626*/        OPC_EmitInteger, MVT::i1, 0, 
/*121629*/        OPC_EmitInteger, MVT::i1, 0, 
/*121632*/        OPC_EmitInteger, MVT::i1, 0, 
/*121635*/        OPC_EmitInteger, MVT::i1, 0, 
/*121638*/        OPC_EmitInteger, MVT::i1, 0, 
/*121641*/        OPC_EmitInteger, MVT::i1, 1, 
/*121644*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121661*/      /*Scope*/ 44, /*->121706*/
/*121662*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121664*/        OPC_MoveParent,
/*121665*/        OPC_EmitInteger, MVT::i16, 15, 
/*121668*/        OPC_EmitInteger, MVT::i1, 0, 
/*121671*/        OPC_EmitInteger, MVT::i1, 0, 
/*121674*/        OPC_EmitInteger, MVT::i1, 0, 
/*121677*/        OPC_EmitInteger, MVT::i1, 0, 
/*121680*/        OPC_EmitInteger, MVT::i1, 0, 
/*121683*/        OPC_EmitInteger, MVT::i1, 0, 
/*121686*/        OPC_EmitInteger, MVT::i1, 0, 
/*121689*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121706*/      /*Scope*/ 44, /*->121751*/
/*121707*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121709*/        OPC_MoveParent,
/*121710*/        OPC_EmitInteger, MVT::i16, 15, 
/*121713*/        OPC_EmitInteger, MVT::i1, 0, 
/*121716*/        OPC_EmitInteger, MVT::i1, 0, 
/*121719*/        OPC_EmitInteger, MVT::i1, 0, 
/*121722*/        OPC_EmitInteger, MVT::i1, 0, 
/*121725*/        OPC_EmitInteger, MVT::i1, 0, 
/*121728*/        OPC_EmitInteger, MVT::i1, 0, 
/*121731*/        OPC_EmitInteger, MVT::i1, 1, 
/*121734*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121751*/      /*Scope*/ 42, /*->121794*/
/*121752*/        OPC_MoveParent,
/*121753*/        OPC_EmitInteger, MVT::i16, 15, 
/*121756*/        OPC_EmitInteger, MVT::i1, 0, 
/*121759*/        OPC_EmitInteger, MVT::i1, 0, 
/*121762*/        OPC_EmitInteger, MVT::i1, 0, 
/*121765*/        OPC_EmitInteger, MVT::i1, 0, 
/*121768*/        OPC_EmitInteger, MVT::i1, 0, 
/*121771*/        OPC_EmitInteger, MVT::i1, 0, 
/*121774*/        OPC_EmitInteger, MVT::i1, 0, 
/*121777*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121794*/      0, /*End of Scope*/
/*121795*/    /*Scope*/ 60|128,1/*188*/, /*->121985*/
/*121797*/      OPC_CheckChild0Type, MVT::v16i32,
/*121799*/      OPC_RecordChild1, // #1 = $rsrc
/*121800*/      OPC_RecordChild2, // #2 = $sampler
/*121801*/      OPC_MoveChild3,
/*121802*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121805*/      OPC_Scope, 44, /*->121851*/ // 4 children in Scope
/*121807*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121809*/        OPC_MoveParent,
/*121810*/        OPC_EmitInteger, MVT::i16, 15, 
/*121813*/        OPC_EmitInteger, MVT::i1, 0, 
/*121816*/        OPC_EmitInteger, MVT::i1, 0, 
/*121819*/        OPC_EmitInteger, MVT::i1, 0, 
/*121822*/        OPC_EmitInteger, MVT::i1, 0, 
/*121825*/        OPC_EmitInteger, MVT::i1, 0, 
/*121828*/        OPC_EmitInteger, MVT::i1, 0, 
/*121831*/        OPC_EmitInteger, MVT::i1, 1, 
/*121834*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121851*/      /*Scope*/ 44, /*->121896*/
/*121852*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121854*/        OPC_MoveParent,
/*121855*/        OPC_EmitInteger, MVT::i16, 15, 
/*121858*/        OPC_EmitInteger, MVT::i1, 0, 
/*121861*/        OPC_EmitInteger, MVT::i1, 0, 
/*121864*/        OPC_EmitInteger, MVT::i1, 0, 
/*121867*/        OPC_EmitInteger, MVT::i1, 0, 
/*121870*/        OPC_EmitInteger, MVT::i1, 0, 
/*121873*/        OPC_EmitInteger, MVT::i1, 0, 
/*121876*/        OPC_EmitInteger, MVT::i1, 0, 
/*121879*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121896*/      /*Scope*/ 44, /*->121941*/
/*121897*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121899*/        OPC_MoveParent,
/*121900*/        OPC_EmitInteger, MVT::i16, 15, 
/*121903*/        OPC_EmitInteger, MVT::i1, 0, 
/*121906*/        OPC_EmitInteger, MVT::i1, 0, 
/*121909*/        OPC_EmitInteger, MVT::i1, 0, 
/*121912*/        OPC_EmitInteger, MVT::i1, 0, 
/*121915*/        OPC_EmitInteger, MVT::i1, 0, 
/*121918*/        OPC_EmitInteger, MVT::i1, 0, 
/*121921*/        OPC_EmitInteger, MVT::i1, 1, 
/*121924*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121941*/      /*Scope*/ 42, /*->121984*/
/*121942*/        OPC_MoveParent,
/*121943*/        OPC_EmitInteger, MVT::i16, 15, 
/*121946*/        OPC_EmitInteger, MVT::i1, 0, 
/*121949*/        OPC_EmitInteger, MVT::i1, 0, 
/*121952*/        OPC_EmitInteger, MVT::i1, 0, 
/*121955*/        OPC_EmitInteger, MVT::i1, 0, 
/*121958*/        OPC_EmitInteger, MVT::i1, 0, 
/*121961*/        OPC_EmitInteger, MVT::i1, 0, 
/*121964*/        OPC_EmitInteger, MVT::i1, 0, 
/*121967*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121984*/      0, /*End of Scope*/
/*121985*/    0, /*End of Scope*/
/*121986*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->122753
/*121990*/    OPC_RecordChild0, // #0 = $addr
/*121991*/    OPC_Scope, 60|128,1/*188*/, /*->122182*/ // 4 children in Scope
/*121994*/      OPC_CheckChild0Type, MVT::v2i32,
/*121996*/      OPC_RecordChild1, // #1 = $rsrc
/*121997*/      OPC_RecordChild2, // #2 = $sampler
/*121998*/      OPC_MoveChild3,
/*121999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122002*/      OPC_Scope, 44, /*->122048*/ // 4 children in Scope
/*122004*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122006*/        OPC_MoveParent,
/*122007*/        OPC_EmitInteger, MVT::i16, 15, 
/*122010*/        OPC_EmitInteger, MVT::i1, 0, 
/*122013*/        OPC_EmitInteger, MVT::i1, 0, 
/*122016*/        OPC_EmitInteger, MVT::i1, 0, 
/*122019*/        OPC_EmitInteger, MVT::i1, 0, 
/*122022*/        OPC_EmitInteger, MVT::i1, 0, 
/*122025*/        OPC_EmitInteger, MVT::i1, 0, 
/*122028*/        OPC_EmitInteger, MVT::i1, 1, 
/*122031*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122048*/      /*Scope*/ 44, /*->122093*/
/*122049*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122051*/        OPC_MoveParent,
/*122052*/        OPC_EmitInteger, MVT::i16, 15, 
/*122055*/        OPC_EmitInteger, MVT::i1, 0, 
/*122058*/        OPC_EmitInteger, MVT::i1, 0, 
/*122061*/        OPC_EmitInteger, MVT::i1, 0, 
/*122064*/        OPC_EmitInteger, MVT::i1, 0, 
/*122067*/        OPC_EmitInteger, MVT::i1, 0, 
/*122070*/        OPC_EmitInteger, MVT::i1, 0, 
/*122073*/        OPC_EmitInteger, MVT::i1, 0, 
/*122076*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122093*/      /*Scope*/ 44, /*->122138*/
/*122094*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122096*/        OPC_MoveParent,
/*122097*/        OPC_EmitInteger, MVT::i16, 15, 
/*122100*/        OPC_EmitInteger, MVT::i1, 0, 
/*122103*/        OPC_EmitInteger, MVT::i1, 0, 
/*122106*/        OPC_EmitInteger, MVT::i1, 0, 
/*122109*/        OPC_EmitInteger, MVT::i1, 0, 
/*122112*/        OPC_EmitInteger, MVT::i1, 0, 
/*122115*/        OPC_EmitInteger, MVT::i1, 0, 
/*122118*/        OPC_EmitInteger, MVT::i1, 1, 
/*122121*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122138*/      /*Scope*/ 42, /*->122181*/
/*122139*/        OPC_MoveParent,
/*122140*/        OPC_EmitInteger, MVT::i16, 15, 
/*122143*/        OPC_EmitInteger, MVT::i1, 0, 
/*122146*/        OPC_EmitInteger, MVT::i1, 0, 
/*122149*/        OPC_EmitInteger, MVT::i1, 0, 
/*122152*/        OPC_EmitInteger, MVT::i1, 0, 
/*122155*/        OPC_EmitInteger, MVT::i1, 0, 
/*122158*/        OPC_EmitInteger, MVT::i1, 0, 
/*122161*/        OPC_EmitInteger, MVT::i1, 0, 
/*122164*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122181*/      0, /*End of Scope*/
/*122182*/    /*Scope*/ 60|128,1/*188*/, /*->122372*/
/*122184*/      OPC_CheckChild0Type, MVT::v4i32,
/*122186*/      OPC_RecordChild1, // #1 = $rsrc
/*122187*/      OPC_RecordChild2, // #2 = $sampler
/*122188*/      OPC_MoveChild3,
/*122189*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122192*/      OPC_Scope, 44, /*->122238*/ // 4 children in Scope
/*122194*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122196*/        OPC_MoveParent,
/*122197*/        OPC_EmitInteger, MVT::i16, 15, 
/*122200*/        OPC_EmitInteger, MVT::i1, 0, 
/*122203*/        OPC_EmitInteger, MVT::i1, 0, 
/*122206*/        OPC_EmitInteger, MVT::i1, 0, 
/*122209*/        OPC_EmitInteger, MVT::i1, 0, 
/*122212*/        OPC_EmitInteger, MVT::i1, 0, 
/*122215*/        OPC_EmitInteger, MVT::i1, 0, 
/*122218*/        OPC_EmitInteger, MVT::i1, 1, 
/*122221*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122238*/      /*Scope*/ 44, /*->122283*/
/*122239*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122241*/        OPC_MoveParent,
/*122242*/        OPC_EmitInteger, MVT::i16, 15, 
/*122245*/        OPC_EmitInteger, MVT::i1, 0, 
/*122248*/        OPC_EmitInteger, MVT::i1, 0, 
/*122251*/        OPC_EmitInteger, MVT::i1, 0, 
/*122254*/        OPC_EmitInteger, MVT::i1, 0, 
/*122257*/        OPC_EmitInteger, MVT::i1, 0, 
/*122260*/        OPC_EmitInteger, MVT::i1, 0, 
/*122263*/        OPC_EmitInteger, MVT::i1, 0, 
/*122266*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122283*/      /*Scope*/ 44, /*->122328*/
/*122284*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122286*/        OPC_MoveParent,
/*122287*/        OPC_EmitInteger, MVT::i16, 15, 
/*122290*/        OPC_EmitInteger, MVT::i1, 0, 
/*122293*/        OPC_EmitInteger, MVT::i1, 0, 
/*122296*/        OPC_EmitInteger, MVT::i1, 0, 
/*122299*/        OPC_EmitInteger, MVT::i1, 0, 
/*122302*/        OPC_EmitInteger, MVT::i1, 0, 
/*122305*/        OPC_EmitInteger, MVT::i1, 0, 
/*122308*/        OPC_EmitInteger, MVT::i1, 1, 
/*122311*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122328*/      /*Scope*/ 42, /*->122371*/
/*122329*/        OPC_MoveParent,
/*122330*/        OPC_EmitInteger, MVT::i16, 15, 
/*122333*/        OPC_EmitInteger, MVT::i1, 0, 
/*122336*/        OPC_EmitInteger, MVT::i1, 0, 
/*122339*/        OPC_EmitInteger, MVT::i1, 0, 
/*122342*/        OPC_EmitInteger, MVT::i1, 0, 
/*122345*/        OPC_EmitInteger, MVT::i1, 0, 
/*122348*/        OPC_EmitInteger, MVT::i1, 0, 
/*122351*/        OPC_EmitInteger, MVT::i1, 0, 
/*122354*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122371*/      0, /*End of Scope*/
/*122372*/    /*Scope*/ 60|128,1/*188*/, /*->122562*/
/*122374*/      OPC_CheckChild0Type, MVT::v8i32,
/*122376*/      OPC_RecordChild1, // #1 = $rsrc
/*122377*/      OPC_RecordChild2, // #2 = $sampler
/*122378*/      OPC_MoveChild3,
/*122379*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122382*/      OPC_Scope, 44, /*->122428*/ // 4 children in Scope
/*122384*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122386*/        OPC_MoveParent,
/*122387*/        OPC_EmitInteger, MVT::i16, 15, 
/*122390*/        OPC_EmitInteger, MVT::i1, 0, 
/*122393*/        OPC_EmitInteger, MVT::i1, 0, 
/*122396*/        OPC_EmitInteger, MVT::i1, 0, 
/*122399*/        OPC_EmitInteger, MVT::i1, 0, 
/*122402*/        OPC_EmitInteger, MVT::i1, 0, 
/*122405*/        OPC_EmitInteger, MVT::i1, 0, 
/*122408*/        OPC_EmitInteger, MVT::i1, 1, 
/*122411*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122428*/      /*Scope*/ 44, /*->122473*/
/*122429*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122431*/        OPC_MoveParent,
/*122432*/        OPC_EmitInteger, MVT::i16, 15, 
/*122435*/        OPC_EmitInteger, MVT::i1, 0, 
/*122438*/        OPC_EmitInteger, MVT::i1, 0, 
/*122441*/        OPC_EmitInteger, MVT::i1, 0, 
/*122444*/        OPC_EmitInteger, MVT::i1, 0, 
/*122447*/        OPC_EmitInteger, MVT::i1, 0, 
/*122450*/        OPC_EmitInteger, MVT::i1, 0, 
/*122453*/        OPC_EmitInteger, MVT::i1, 0, 
/*122456*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122473*/      /*Scope*/ 44, /*->122518*/
/*122474*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122476*/        OPC_MoveParent,
/*122477*/        OPC_EmitInteger, MVT::i16, 15, 
/*122480*/        OPC_EmitInteger, MVT::i1, 0, 
/*122483*/        OPC_EmitInteger, MVT::i1, 0, 
/*122486*/        OPC_EmitInteger, MVT::i1, 0, 
/*122489*/        OPC_EmitInteger, MVT::i1, 0, 
/*122492*/        OPC_EmitInteger, MVT::i1, 0, 
/*122495*/        OPC_EmitInteger, MVT::i1, 0, 
/*122498*/        OPC_EmitInteger, MVT::i1, 1, 
/*122501*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122518*/      /*Scope*/ 42, /*->122561*/
/*122519*/        OPC_MoveParent,
/*122520*/        OPC_EmitInteger, MVT::i16, 15, 
/*122523*/        OPC_EmitInteger, MVT::i1, 0, 
/*122526*/        OPC_EmitInteger, MVT::i1, 0, 
/*122529*/        OPC_EmitInteger, MVT::i1, 0, 
/*122532*/        OPC_EmitInteger, MVT::i1, 0, 
/*122535*/        OPC_EmitInteger, MVT::i1, 0, 
/*122538*/        OPC_EmitInteger, MVT::i1, 0, 
/*122541*/        OPC_EmitInteger, MVT::i1, 0, 
/*122544*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122561*/      0, /*End of Scope*/
/*122562*/    /*Scope*/ 60|128,1/*188*/, /*->122752*/
/*122564*/      OPC_CheckChild0Type, MVT::v16i32,
/*122566*/      OPC_RecordChild1, // #1 = $rsrc
/*122567*/      OPC_RecordChild2, // #2 = $sampler
/*122568*/      OPC_MoveChild3,
/*122569*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122572*/      OPC_Scope, 44, /*->122618*/ // 4 children in Scope
/*122574*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122576*/        OPC_MoveParent,
/*122577*/        OPC_EmitInteger, MVT::i16, 15, 
/*122580*/        OPC_EmitInteger, MVT::i1, 0, 
/*122583*/        OPC_EmitInteger, MVT::i1, 0, 
/*122586*/        OPC_EmitInteger, MVT::i1, 0, 
/*122589*/        OPC_EmitInteger, MVT::i1, 0, 
/*122592*/        OPC_EmitInteger, MVT::i1, 0, 
/*122595*/        OPC_EmitInteger, MVT::i1, 0, 
/*122598*/        OPC_EmitInteger, MVT::i1, 1, 
/*122601*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122618*/      /*Scope*/ 44, /*->122663*/
/*122619*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122621*/        OPC_MoveParent,
/*122622*/        OPC_EmitInteger, MVT::i16, 15, 
/*122625*/        OPC_EmitInteger, MVT::i1, 0, 
/*122628*/        OPC_EmitInteger, MVT::i1, 0, 
/*122631*/        OPC_EmitInteger, MVT::i1, 0, 
/*122634*/        OPC_EmitInteger, MVT::i1, 0, 
/*122637*/        OPC_EmitInteger, MVT::i1, 0, 
/*122640*/        OPC_EmitInteger, MVT::i1, 0, 
/*122643*/        OPC_EmitInteger, MVT::i1, 0, 
/*122646*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122663*/      /*Scope*/ 44, /*->122708*/
/*122664*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122666*/        OPC_MoveParent,
/*122667*/        OPC_EmitInteger, MVT::i16, 15, 
/*122670*/        OPC_EmitInteger, MVT::i1, 0, 
/*122673*/        OPC_EmitInteger, MVT::i1, 0, 
/*122676*/        OPC_EmitInteger, MVT::i1, 0, 
/*122679*/        OPC_EmitInteger, MVT::i1, 0, 
/*122682*/        OPC_EmitInteger, MVT::i1, 0, 
/*122685*/        OPC_EmitInteger, MVT::i1, 0, 
/*122688*/        OPC_EmitInteger, MVT::i1, 1, 
/*122691*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122708*/      /*Scope*/ 42, /*->122751*/
/*122709*/        OPC_MoveParent,
/*122710*/        OPC_EmitInteger, MVT::i16, 15, 
/*122713*/        OPC_EmitInteger, MVT::i1, 0, 
/*122716*/        OPC_EmitInteger, MVT::i1, 0, 
/*122719*/        OPC_EmitInteger, MVT::i1, 0, 
/*122722*/        OPC_EmitInteger, MVT::i1, 0, 
/*122725*/        OPC_EmitInteger, MVT::i1, 0, 
/*122728*/        OPC_EmitInteger, MVT::i1, 0, 
/*122731*/        OPC_EmitInteger, MVT::i1, 0, 
/*122734*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122751*/      0, /*End of Scope*/
/*122752*/    0, /*End of Scope*/
/*122753*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->123520
/*122757*/    OPC_RecordChild0, // #0 = $addr
/*122758*/    OPC_Scope, 60|128,1/*188*/, /*->122949*/ // 4 children in Scope
/*122761*/      OPC_CheckChild0Type, MVT::v2i32,
/*122763*/      OPC_RecordChild1, // #1 = $rsrc
/*122764*/      OPC_RecordChild2, // #2 = $sampler
/*122765*/      OPC_MoveChild3,
/*122766*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122769*/      OPC_Scope, 44, /*->122815*/ // 4 children in Scope
/*122771*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122773*/        OPC_MoveParent,
/*122774*/        OPC_EmitInteger, MVT::i16, 15, 
/*122777*/        OPC_EmitInteger, MVT::i1, 0, 
/*122780*/        OPC_EmitInteger, MVT::i1, 0, 
/*122783*/        OPC_EmitInteger, MVT::i1, 0, 
/*122786*/        OPC_EmitInteger, MVT::i1, 0, 
/*122789*/        OPC_EmitInteger, MVT::i1, 0, 
/*122792*/        OPC_EmitInteger, MVT::i1, 0, 
/*122795*/        OPC_EmitInteger, MVT::i1, 1, 
/*122798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122815*/      /*Scope*/ 44, /*->122860*/
/*122816*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122818*/        OPC_MoveParent,
/*122819*/        OPC_EmitInteger, MVT::i16, 15, 
/*122822*/        OPC_EmitInteger, MVT::i1, 0, 
/*122825*/        OPC_EmitInteger, MVT::i1, 0, 
/*122828*/        OPC_EmitInteger, MVT::i1, 0, 
/*122831*/        OPC_EmitInteger, MVT::i1, 0, 
/*122834*/        OPC_EmitInteger, MVT::i1, 0, 
/*122837*/        OPC_EmitInteger, MVT::i1, 0, 
/*122840*/        OPC_EmitInteger, MVT::i1, 0, 
/*122843*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122860*/      /*Scope*/ 44, /*->122905*/
/*122861*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122863*/        OPC_MoveParent,
/*122864*/        OPC_EmitInteger, MVT::i16, 15, 
/*122867*/        OPC_EmitInteger, MVT::i1, 0, 
/*122870*/        OPC_EmitInteger, MVT::i1, 0, 
/*122873*/        OPC_EmitInteger, MVT::i1, 0, 
/*122876*/        OPC_EmitInteger, MVT::i1, 0, 
/*122879*/        OPC_EmitInteger, MVT::i1, 0, 
/*122882*/        OPC_EmitInteger, MVT::i1, 0, 
/*122885*/        OPC_EmitInteger, MVT::i1, 1, 
/*122888*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122905*/      /*Scope*/ 42, /*->122948*/
/*122906*/        OPC_MoveParent,
/*122907*/        OPC_EmitInteger, MVT::i16, 15, 
/*122910*/        OPC_EmitInteger, MVT::i1, 0, 
/*122913*/        OPC_EmitInteger, MVT::i1, 0, 
/*122916*/        OPC_EmitInteger, MVT::i1, 0, 
/*122919*/        OPC_EmitInteger, MVT::i1, 0, 
/*122922*/        OPC_EmitInteger, MVT::i1, 0, 
/*122925*/        OPC_EmitInteger, MVT::i1, 0, 
/*122928*/        OPC_EmitInteger, MVT::i1, 0, 
/*122931*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122948*/      0, /*End of Scope*/
/*122949*/    /*Scope*/ 60|128,1/*188*/, /*->123139*/
/*122951*/      OPC_CheckChild0Type, MVT::v4i32,
/*122953*/      OPC_RecordChild1, // #1 = $rsrc
/*122954*/      OPC_RecordChild2, // #2 = $sampler
/*122955*/      OPC_MoveChild3,
/*122956*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122959*/      OPC_Scope, 44, /*->123005*/ // 4 children in Scope
/*122961*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122963*/        OPC_MoveParent,
/*122964*/        OPC_EmitInteger, MVT::i16, 15, 
/*122967*/        OPC_EmitInteger, MVT::i1, 0, 
/*122970*/        OPC_EmitInteger, MVT::i1, 0, 
/*122973*/        OPC_EmitInteger, MVT::i1, 0, 
/*122976*/        OPC_EmitInteger, MVT::i1, 0, 
/*122979*/        OPC_EmitInteger, MVT::i1, 0, 
/*122982*/        OPC_EmitInteger, MVT::i1, 0, 
/*122985*/        OPC_EmitInteger, MVT::i1, 1, 
/*122988*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123005*/      /*Scope*/ 44, /*->123050*/
/*123006*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*123008*/        OPC_MoveParent,
/*123009*/        OPC_EmitInteger, MVT::i16, 15, 
/*123012*/        OPC_EmitInteger, MVT::i1, 0, 
/*123015*/        OPC_EmitInteger, MVT::i1, 0, 
/*123018*/        OPC_EmitInteger, MVT::i1, 0, 
/*123021*/        OPC_EmitInteger, MVT::i1, 0, 
/*123024*/        OPC_EmitInteger, MVT::i1, 0, 
/*123027*/        OPC_EmitInteger, MVT::i1, 0, 
/*123030*/        OPC_EmitInteger, MVT::i1, 0, 
/*123033*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123050*/      /*Scope*/ 44, /*->123095*/
/*123051*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*123053*/        OPC_MoveParent,
/*123054*/        OPC_EmitInteger, MVT::i16, 15, 
/*123057*/        OPC_EmitInteger, MVT::i1, 0, 
/*123060*/        OPC_EmitInteger, MVT::i1, 0, 
/*123063*/        OPC_EmitInteger, MVT::i1, 0, 
/*123066*/        OPC_EmitInteger, MVT::i1, 0, 
/*123069*/        OPC_EmitInteger, MVT::i1, 0, 
/*123072*/        OPC_EmitInteger, MVT::i1, 0, 
/*123075*/        OPC_EmitInteger, MVT::i1, 1, 
/*123078*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123095*/      /*Scope*/ 42, /*->123138*/
/*123096*/        OPC_MoveParent,
/*123097*/        OPC_EmitInteger, MVT::i16, 15, 
/*123100*/        OPC_EmitInteger, MVT::i1, 0, 
/*123103*/        OPC_EmitInteger, MVT::i1, 0, 
/*123106*/        OPC_EmitInteger, MVT::i1, 0, 
/*123109*/        OPC_EmitInteger, MVT::i1, 0, 
/*123112*/        OPC_EmitInteger, MVT::i1, 0, 
/*123115*/        OPC_EmitInteger, MVT::i1, 0, 
/*123118*/        OPC_EmitInteger, MVT::i1, 0, 
/*123121*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123138*/      0, /*End of Scope*/
/*123139*/    /*Scope*/ 60|128,1/*188*/, /*->123329*/
/*123141*/      OPC_CheckChild0Type, MVT::v8i32,
/*123143*/      OPC_RecordChild1, // #1 = $rsrc
/*123144*/      OPC_RecordChild2, // #2 = $sampler
/*123145*/      OPC_MoveChild3,
/*123146*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123149*/      OPC_Scope, 44, /*->123195*/ // 4 children in Scope
/*123151*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*123153*/        OPC_MoveParent,
/*123154*/        OPC_EmitInteger, MVT::i16, 15, 
/*123157*/        OPC_EmitInteger, MVT::i1, 0, 
/*123160*/        OPC_EmitInteger, MVT::i1, 0, 
/*123163*/        OPC_EmitInteger, MVT::i1, 0, 
/*123166*/        OPC_EmitInteger, MVT::i1, 0, 
/*123169*/        OPC_EmitInteger, MVT::i1, 0, 
/*123172*/        OPC_EmitInteger, MVT::i1, 0, 
/*123175*/        OPC_EmitInteger, MVT::i1, 1, 
/*123178*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123195*/      /*Scope*/ 44, /*->123240*/
/*123196*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*123198*/        OPC_MoveParent,
/*123199*/        OPC_EmitInteger, MVT::i16, 15, 
/*123202*/        OPC_EmitInteger, MVT::i1, 0, 
/*123205*/        OPC_EmitInteger, MVT::i1, 0, 
/*123208*/        OPC_EmitInteger, MVT::i1, 0, 
/*123211*/        OPC_EmitInteger, MVT::i1, 0, 
/*123214*/        OPC_EmitInteger, MVT::i1, 0, 
/*123217*/        OPC_EmitInteger, MVT::i1, 0, 
/*123220*/        OPC_EmitInteger, MVT::i1, 0, 
/*123223*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123240*/      /*Scope*/ 44, /*->123285*/
/*123241*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*123243*/        OPC_MoveParent,
/*123244*/        OPC_EmitInteger, MVT::i16, 15, 
/*123247*/        OPC_EmitInteger, MVT::i1, 0, 
/*123250*/        OPC_EmitInteger, MVT::i1, 0, 
/*123253*/        OPC_EmitInteger, MVT::i1, 0, 
/*123256*/        OPC_EmitInteger, MVT::i1, 0, 
/*123259*/        OPC_EmitInteger, MVT::i1, 0, 
/*123262*/        OPC_EmitInteger, MVT::i1, 0, 
/*123265*/        OPC_EmitInteger, MVT::i1, 1, 
/*123268*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123285*/      /*Scope*/ 42, /*->123328*/
/*123286*/        OPC_MoveParent,
/*123287*/        OPC_EmitInteger, MVT::i16, 15, 
/*123290*/        OPC_EmitInteger, MVT::i1, 0, 
/*123293*/        OPC_EmitInteger, MVT::i1, 0, 
/*123296*/        OPC_EmitInteger, MVT::i1, 0, 
/*123299*/        OPC_EmitInteger, MVT::i1, 0, 
/*123302*/        OPC_EmitInteger, MVT::i1, 0, 
/*123305*/        OPC_EmitInteger, MVT::i1, 0, 
/*123308*/        OPC_EmitInteger, MVT::i1, 0, 
/*123311*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123328*/      0, /*End of Scope*/
/*123329*/    /*Scope*/ 60|128,1/*188*/, /*->123519*/
/*123331*/      OPC_CheckChild0Type, MVT::v16i32,
/*123333*/      OPC_RecordChild1, // #1 = $rsrc
/*123334*/      OPC_RecordChild2, // #2 = $sampler
/*123335*/      OPC_MoveChild3,
/*123336*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123339*/      OPC_Scope, 44, /*->123385*/ // 4 children in Scope
/*123341*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*123343*/        OPC_MoveParent,
/*123344*/        OPC_EmitInteger, MVT::i16, 15, 
/*123347*/        OPC_EmitInteger, MVT::i1, 0, 
/*123350*/        OPC_EmitInteger, MVT::i1, 0, 
/*123353*/        OPC_EmitInteger, MVT::i1, 0, 
/*123356*/        OPC_EmitInteger, MVT::i1, 0, 
/*123359*/        OPC_EmitInteger, MVT::i1, 0, 
/*123362*/        OPC_EmitInteger, MVT::i1, 0, 
/*123365*/        OPC_EmitInteger, MVT::i1, 1, 
/*123368*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123385*/      /*Scope*/ 44, /*->123430*/
/*123386*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*123388*/        OPC_MoveParent,
/*123389*/        OPC_EmitInteger, MVT::i16, 15, 
/*123392*/        OPC_EmitInteger, MVT::i1, 0, 
/*123395*/        OPC_EmitInteger, MVT::i1, 0, 
/*123398*/        OPC_EmitInteger, MVT::i1, 0, 
/*123401*/        OPC_EmitInteger, MVT::i1, 0, 
/*123404*/        OPC_EmitInteger, MVT::i1, 0, 
/*123407*/        OPC_EmitInteger, MVT::i1, 0, 
/*123410*/        OPC_EmitInteger, MVT::i1, 0, 
/*123413*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123430*/      /*Scope*/ 44, /*->123475*/
/*123431*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*123433*/        OPC_MoveParent,
/*123434*/        OPC_EmitInteger, MVT::i16, 15, 
/*123437*/        OPC_EmitInteger, MVT::i1, 0, 
/*123440*/        OPC_EmitInteger, MVT::i1, 0, 
/*123443*/        OPC_EmitInteger, MVT::i1, 0, 
/*123446*/        OPC_EmitInteger, MVT::i1, 0, 
/*123449*/        OPC_EmitInteger, MVT::i1, 0, 
/*123452*/        OPC_EmitInteger, MVT::i1, 0, 
/*123455*/        OPC_EmitInteger, MVT::i1, 1, 
/*123458*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*123475*/      /*Scope*/ 42, /*->123518*/
/*123476*/        OPC_MoveParent,
/*123477*/        OPC_EmitInteger, MVT::i16, 15, 
/*123480*/        OPC_EmitInteger, MVT::i1, 0, 
/*123483*/        OPC_EmitInteger, MVT::i1, 0, 
/*123486*/        OPC_EmitInteger, MVT::i1, 0, 
/*123489*/        OPC_EmitInteger, MVT::i1, 0, 
/*123492*/        OPC_EmitInteger, MVT::i1, 0, 
/*123495*/        OPC_EmitInteger, MVT::i1, 0, 
/*123498*/        OPC_EmitInteger, MVT::i1, 0, 
/*123501*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*123518*/      0, /*End of Scope*/
/*123519*/    0, /*End of Scope*/
/*123520*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 123522 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 690
  // #OPC_RecordNode                     = 1247
  // #OPC_RecordChild                    = 3090
  // #OPC_RecordMemRef                   = 23
  // #OPC_CaptureGlueInput               = 33
  // #OPC_MoveChild                      = 1727
  // #OPC_MoveParent                     = 2139
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 273
  // #OPC_CheckPatternPredicate          = 1244
  // #OPC_CheckPredicate                 = 838
  // #OPC_CheckOpcode                    = 683
  // #OPC_SwitchOpcode                   = 6
  // #OPC_CheckType                      = 740
  // #OPC_SwitchType                     = 534
  // #OPC_CheckChildType                 = 1015
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 325
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 911
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6736
  // #OPC_EmitStringInteger              = 402
  // #OPC_EmitRegister                   = 243
  // #OPC_EmitConvertToTarget            = 243
  // #OPC_EmitMergeInputChains           = 1560
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 281
  // #OPC_EmitNodeXForm                  = 6569
  // #OPC_CompleteMatch                  = 53
  // #OPC_MorphNodeTo                    = 2871

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 9: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9);
  case 16: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 21: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS &&
    !Ld->isVolatile() &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 18: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_shl_oneuse
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    // Predicate_fminnum_oneuse
    // Predicate_fmaxnum_oneuse
    // Predicate_and_oneuse
    // Predicate_or_oneuse
    // Predicate_xor_oneuse
    // Predicate_srl_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 31: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;
  }
  case 32: { 
    // Predicate_atomic_swap_global_noret
    // Predicate_atomic_add_global_noret
    // Predicate_atomic_sub_global_noret
    // Predicate_atomic_min_global_noret
    // Predicate_atomic_umin_global_noret
    // Predicate_atomic_max_global_noret
    // Predicate_atomic_umax_global_noret
    // Predicate_atomic_and_global_noret
    // Predicate_atomic_or_global_noret
    // Predicate_atomic_xor_global_noret
    // Predicate_atomic_cmp_swap_global_noret
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
  }
  case 33: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.FLAT_ADDRESS;
  }
  case 34: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 35: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 37: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 38: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 39: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 40: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 41: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 42: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 43: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 44: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 45: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 46: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 47: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 48: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 49: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_NegSubInlineConst16
    // Predicate_NegSubInlineConst32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm < -16 && Imm >= -64;

  }
  case 53: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 54: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 55: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 56: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 57: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 58: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 59: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 60: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 61: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 62: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 63: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 64: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 65: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 66: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 67: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 68: { 
    // Predicate_anonymous_1601
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 69: { 
    // Predicate_anonymous_1611
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 70: { 
    // Predicate_anonymous_1603
    // Predicate_anonymous_1606
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 71: { 
    // Predicate_anonymous_1615
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 72: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 73: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 75: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
  return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectMUBUFScratchOffset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+6);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 6:
    Result.resize(NextRes+4);
  return SelectMUBUFScratchOffen(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 7:
    Result.resize(NextRes+2);
  return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
  return SelectFlatAtomic(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+3);
  return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+3);
  return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+3);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+2);
  return SelectVOP3PMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectVOP3PMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+5);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 18:
    Result.resize(NextRes+4);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 19:
    Result.resize(NextRes+2);
  return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 21:
    Result.resize(NextRes+2);
  return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+1);
  return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+2);
  return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 25:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 26:
    Result.resize(NextRes+1);
  return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 27:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 28:
    Result.resize(NextRes+2);
  return SelectVOP3Mods_NNaN(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+1);
  return SelectVOP3NoMods(N, Result[NextRes+0].first);
  case 30:
    Result.resize(NextRes+3);
  return SelectVOP3OMods(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // NegateImm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getConstant(-N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 9: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

