
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.96

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.23    0.43    0.43 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         prescale_reg[9] (net)
                  0.23    0.00    0.43 ^ _616_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.09    0.07    0.50 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _042_ (net)
                  0.09    0.00    0.50 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.13    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.13    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.46 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.46 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.18    0.24    1.70 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.18    0.00    1.70 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.09    0.13    0.10    1.81 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.13    0.00    1.81 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.09    0.21    0.35    2.16 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.16 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.48 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.48 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.68 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.68 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.21    2.89 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.29    0.00    2.89 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.89   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.13    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.13    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.46 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.46 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.18    0.24    1.70 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.18    0.00    1.70 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.09    0.13    0.10    1.81 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.13    0.00    1.81 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.09    0.21    0.35    2.16 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.16 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.48 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.48 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.68 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.68 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.21    2.89 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.29    0.00    2.89 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.89   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.10e-03   2.44e-03   2.61e-08   1.15e-02  22.0%
Combinational          2.51e-02   1.58e-02   7.52e-08   4.09e-02  78.0%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.42e-02   1.83e-02   1.09e-07   5.25e-02 100.0%
                          65.2%      34.8%       0.0%
