// Seed: 1538030351
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    inout supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    output supply1 id_11,
    input tri id_12
);
  wire id_14;
  assign id_6 = {1'b0, 1'b0 - 1'b0, id_3};
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input wand id_3
    , id_18,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output logic id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16
);
  always begin
    id_7 <= 1;
    fork
      id_1 <= id_2 == id_6;
      $display(id_13, 1 == 1, id_6 > id_15, id_18);
      id_19;
    join_none
  end
  module_0(
      id_15, id_16, id_18, id_2, id_18, id_13, id_4, id_10, id_11, id_18, id_2, id_4, id_15
  );
  wire id_20;
  assign id_18 = id_9;
  xor (id_14, id_6, id_16, id_8, id_11, id_10, id_13, id_18, id_9, id_12, id_3, id_2);
endmodule
