// Seed: 2554300447
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3
    , id_8,
    output id_4,
    output id_5,
    input logic id_6,
    input logic id_7
);
  assign id_4 = 1;
endmodule
