// Seed: 1454721234
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    output wire id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    input wire id_10,
    input wire id_11,
    output wire id_12,
    input tri0 id_13,
    output wor id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    input wand id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output supply1 module_0,
    input wire id_23,
    input uwire id_24,
    input uwire id_25,
    output tri id_26
);
  wire id_28;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  tri0 id_4 = id_4 & id_4;
  assign id_2 = id_0;
  module_0(
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
