---
title: "SoC and Memory Specification"
draft: false
menu:
  docs:
    title:
    parent: "Ox64/Further_information"
    identifier: "Ox64/Further_information/SoC_and_Memory_Specification"
    weight: 
---


image:/documentation/images/Bouffalo_Lab_icon.png[right,title="right"]

Based on the https://en.bouffalolab.com/product/[Bouffalo Lab BL808]

image:/documentation/images/BL808_Block_Diagram.jpg[width=500]

=== CPU Architecture

image:/documentation/images/T-Head.png[width=200]

T-Head C906 480MHz 64-bit RISC-V CPU:

* Supports RISC-V RV64IMAFCV instruction architecture
* Five-stage single-issue sequentially executed pipeline
* Level-1 instruction and data cache of Harvard architecture, with a size of 32 KB and a cache line of 64B
* Sv39 memory management unit, realizing the conversion of virtual and real addresses and memory management
* jTLB that supports 128 entries
* Supports AXI 4.0 128-bit master interface
* Supports core local interrupt (CLINT) and platform-level interrupt controller (PLIC)
* With 80 external interrupt sources, 3 bits for configuring interrupt priority
* Supports BHT (8K) and BTB
* Compatible with RISC-V PMP, 8 configurable areas
* Supports hardware performance monitor (HPM) units
* See https://www.t-head.cn/product/c906?lang=en[here]

T-Head E907 320MHz 32-bit RISC-V CPU:

* Supports RISC-V RV32IMAFCP instruction set
* Supports RISC-V 32-bit/16-bit mixed instruction set
* Supports RISC-V machine mode and user mode
* Thirty-two 32-bit integer general purpose registers (GPR) and thirty-two 32-bit/64-bit floating-point GPRs
* Integer (5-stage)/floating-point (7-stage), single-issue, sequentially executed pipeline
* Supports AXI 4.0 main device interface and AHB 5.0 peripheral interface
* 32K instruction cache, two-way set associative structure
* 16K data cache, two-way set associative structure
* See https://www.t-head.cn/product/e907?lang=en[here]

T-Head E902 150MHz 32-bit RISC-V CPU:

* See https://www.t-head.cn/product/e902?lang=en[here]

=== System Memory

* Embedded 64MB PSRAM

