[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919677 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919677 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919677 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13063304 heartbeat IPC: 0.9858 cumulative IPC: 0.9858 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22015413 heartbeat IPC: 1.117 cumulative IPC: 1.047 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29815316 heartbeat IPC: 1.282 cumulative IPC: 1.115 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35861041 cumulative IPC: 1.115 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35861041 cumulative IPC: 1.115 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.115 instructions: 40000002 cycles: 35861041
CPU 0 Branch Prediction Accuracy: 94.29% MPKI: 12.69 Average ROB Occupancy at Mispredict: 38.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.905
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331450 HIT:     329902 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331450 HIT:     329902 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 349.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875310 HIT:     831674 MISS:      43636 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711662 HIT:     679240 MISS:      32422 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43577 HIT:      35493 MISS:       8084 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116853 HIT:     116761 MISS:         92 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        180 MISS:       3038 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4594061 HIT:    4180917 MISS:     413144 MSHR_MERGE:     106494
cpu0->cpu0_L1I LOAD         ACCESS:    4594061 HIT:    4180917 MISS:     413144 MSHR_MERGE:     106494
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.854 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14296373 HIT:   13684143 MISS:     612230 MSHR_MERGE:     160420
cpu0->cpu0_L1D LOAD         ACCESS:    7959615 HIT:    7466925 MISS:     492690 MSHR_MERGE:      87677
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333291 HIT:    6216976 MISS:     116315 MSHR_MERGE:      72736
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        242 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4028961 HIT:    3929203 MISS:      99758 MSHR_MERGE:      62684
cpu0->cpu0_ITLB LOAD         ACCESS:    4028961 HIT:    3929203 MISS:      99758 MSHR_MERGE:      62684
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.874 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13562175 HIT:   13186090 MISS:     376085 MSHR_MERGE:      81709
cpu0->cpu0_DTLB LOAD         ACCESS:   13562175 HIT:   13186090 MISS:     376085 MSHR_MERGE:      81709
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.736 cycles
cpu0->LLC TOTAL        ACCESS:      57753 HIT:      45674 MISS:      12079 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32422 HIT:      24849 MISS:       7573 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8084 HIT:       5240 MISS:       2844 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14209 HIT:      14176 MISS:         33 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3038 HIT:       1409 MISS:       1629 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        738
  ROW_BUFFER_MISS:      11308
  AVG DBUS CONGESTED CYCLE: 19.2
Channel 0 WQ ROW_BUFFER_HIT:        260
  ROW_BUFFER_MISS:        863
  FULL:          0
Channel 0 REFRESHES ISSUED:       2988
