{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701179219823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701179219823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 22:46:46 2023 " "Processing started: Tue Nov 28 22:46:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701179219823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179219823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1PTEST -c 1PTEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1PTEST -c 1PTEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179219823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701179220119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701179220119 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7DEC_TEN.v " "Can't analyze file -- file SEG7DEC_TEN.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7DEC_ONE.v " "Can't analyze file -- file SEG7DEC_ONE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 READY.v(32) " "Verilog HDL Expression warning at READY.v(32): truncated literal to match 2 bits" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 READY " "Found entity 1: READY" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MANAGE_HP.v(14) " "Verilog HDL Expression warning at MANAGE_HP.v(14): truncated literal to match 3 bits" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MANAGE_HP.v(15) " "Verilog HDL Expression warning at MANAGE_HP.v(15): truncated literal to match 3 bits" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_hp.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MANAGE_HP " "Found entity 1: MANAGE_HP" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.v 1 1 " "Found 1 design units, including 1 entities, in source file input.v" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT " "Found entity 1: INPUT" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "good_ouch.v 1 1 " "Found 1 design units, including 1 entities, in source file good_ouch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GOOD_OUCH " "Found entity 1: GOOD_OUCH" {  } { { "GOOD_OUCH.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/GOOD_OUCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 DB " "Found entity 1: DB" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHECK " "Found entity 1: CHECK" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CHECK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "BTN_IN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/BTN_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[9..1\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179226279 "|DE10_LITE_Golden_Top"}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 1 1 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "test.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179226294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "que2 test.v(20) " "Verilog HDL Implicit Net warning at test.v(20): created implicit net for \"que2\"" {  } { { "test.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:test " "Elaborating entity \"TEST\" for hierarchy \"TEST:test\"" {  } { { "DE10_LITE_Golden_Top.v" "test" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN TEST:test\|BTN_IN:b0 " "Elaborating entity \"BTN_IN\" for hierarchy \"TEST:test\|BTN_IN:b0\"" {  } { { "test.v" "b0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL TEST:test\|CONTROL:c0 " "Elaborating entity \"CONTROL\" for hierarchy \"TEST:test\|CONTROL:c0\"" {  } { { "test.v" "c0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CONTROL.v(150) " "Verilog HDL Case Statement information at CONTROL.v(150): all case item expressions in this case statement are onehot" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|CONTROL:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READY TEST:test\|READY:r0 " "Elaborating entity \"READY\" for hierarchy \"TEST:test\|READY:r0\"" {  } { { "test.v" "r0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DB TEST:test\|DB:d0 " "Elaborating entity \"DB\" for hierarchy \"TEST:test\|DB:d0\"" {  } { { "test.v" "d0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.data_a 0 DB.v(15) " "Net \"Q_table.data_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.waddr_a 0 DB.v(15) " "Net \"Q_table.waddr_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.we_a 0 DB.v(15) " "Net \"Q_table.we_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT TEST:test\|INPUT:i0 " "Elaborating entity \"INPUT\" for hierarchy \"TEST:test\|INPUT:i0\"" {  } { { "test.v" "i0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 INPUT.v(111) " "Verilog HDL assignment warning at INPUT.v(111): truncated value with size 13 to match size of target (12)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(182) " "Verilog HDL assignment warning at INPUT.v(182): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(188) " "Verilog HDL assignment warning at INPUT.v(188): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(194) " "Verilog HDL assignment warning at INPUT.v(194): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179226310 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dec_1.v 1 1 " "Using design file seg7dec_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_1 " "Found entity 1: SEG7DEC_1" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_1 TEST:test\|SEG7DEC_1:s0 " "Elaborating entity \"SEG7DEC_1\" for hierarchy \"TEST:test\|SEG7DEC_1:s0\"" {  } { { "test.v" "s0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX seg7dec_1.v(51) " "Verilog HDL Always Construct warning at seg7dec_1.v(51): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[0\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[1\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[2\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[3\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[4\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[5\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[6\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dec_2.v 1 1 " "Using design file seg7dec_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_2 " "Found entity 1: SEG7DEC_2" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179226325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_2 TEST:test\|SEG7DEC_2:s1 " "Elaborating entity \"SEG7DEC_2\" for hierarchy \"TEST:test\|SEG7DEC_2:s1\"" {  } { { "test.v" "s1" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX seg7dec_2.v(52) " "Verilog HDL Always Construct warning at seg7dec_2.v(52): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[0\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[1\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[2\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[3\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[4\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[5\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[6\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179226325 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/db/1PTEST.ram0_DB_897.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/db/1PTEST.ram0_DB_897.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701179226497 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "TEST:test\|DB:d0\|Q_table " "RAM logic \"TEST:test\|DB:d0\|Q_table\" is uninferred because MIF is not supported for the selected family" {  } { { "DB.v" "Q_table" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1701179226513 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701179226513 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701179226685 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s1\|nHEX\[3\] TEST:test\|SEG7DEC_2:s1\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s1\|nHEX\[3\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s1\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s1\|nHEX\[4\] TEST:test\|SEG7DEC_2:s1\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s1\|nHEX\[4\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s1\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s3\|nHEX\[3\] TEST:test\|SEG7DEC_2:s3\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s3\|nHEX\[3\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s3\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s3\|nHEX\[4\] TEST:test\|SEG7DEC_2:s3\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s3\|nHEX\[4\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s3\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s5\|nHEX\[4\] TEST:test\|SEG7DEC_2:s5\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s5\|nHEX\[4\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s5\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEST:test\|SEG7DEC_2:s5\|nHEX\[3\] TEST:test\|SEG7DEC_2:s5\|nHEX\[0\] " "Duplicate LATCH primitive \"TEST:test\|SEG7DEC_2:s5\|nHEX\[3\]\" merged with LATCH primitive \"TEST:test\|SEG7DEC_2:s5\|nHEX\[0\]\"" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701179226685 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[3\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[4\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s0\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_1:s0\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s1\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_2:s1\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s1\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_2:s1\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s1\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_2:s1\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s1\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_2:s1\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s1\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_2:s1\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[3\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[4\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s2\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_1:s2\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s3\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_2:s3\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s3\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_2:s3\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s3\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_2:s3\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s3\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_2:s3\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s3\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_2:s3\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[3\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[4\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_1:s4\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_1:s4\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s5\|nHEX\[0\] " "Latch TEST:test\|SEG7DEC_2:s5\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s5\|nHEX\[1\] " "Latch TEST:test\|SEG7DEC_2:s5\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s5\|nHEX\[2\] " "Latch TEST:test\|SEG7DEC_2:s5\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and CLR on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s5\|nHEX\[5\] " "Latch TEST:test\|SEG7DEC_2:s5\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEST:test\|SEG7DEC_2:s5\|nHEX\[6\] " "Latch TEST:test\|SEG7DEC_2:s5\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE TEST:test\|CONTROL:c0\|STATE\[0\] " "Ports ENA and PRE on the latch are fed by the same signal TEST:test\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701179226685 ""}  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701179226685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701179226716 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701179226716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701179226778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701179227041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701179227213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179227213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701179227260 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701179227260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "459 " "Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701179227260 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701179227260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701179227260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701179227260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701179227260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701179227276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 22:47:07 2023 " "Processing ended: Tue Nov 28 22:47:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701179227276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701179227276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701179227276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179227276 ""}
