// Seed: 182042739
module module_0 #(
    parameter id_1 = 32'd33,
    parameter id_4 = 32'd97,
    parameter id_5 = 32'd96,
    parameter id_6 = 32'd18,
    parameter id_7 = 32'd41,
    parameter id_8 = 32'd53
);
  wire _id_1, id_2, id_3, _id_4, _id_5, _id_6, _id_7, _id_8;
  wire id_9;
  wire id_10;
  wire [1 : id_4] id_11;
  logic id_12[id_1  -  -1 : id_7  ==  id_5  /  id_8];
  supply1 id_13 = -1;
  wire [1 : id_6] id_14;
  supply1 id_15;
  assign id_15 = -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire _id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_23;
  logic [1 : id_19] id_24;
  assign #id_25 id_23 = id_13;
endmodule
