INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'tiago' on host 'desktop-g74gfk5' (Windows NT_amd64 version 6.2) on Fri Jul 29 18:20:53 +0100 2022
INFO: [HLS 200-10] In directory 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis'
Sourcing Tcl script 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project Testing 
INFO: [HLS 200-10] Opening project 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing'.
INFO: [HLS 200-1510] Running: set_top master_fix 
INFO: [HLS 200-1510] Running: add_files master.cpp 
INFO: [HLS 200-10] Adding design file 'master.cpp' to the project
INFO: [HLS 200-1510] Running: add_files master.h 
INFO: [HLS 200-10] Adding design file 'master.h' to the project
INFO: [HLS 200-1510] Running: add_files model_functions.cpp 
INFO: [HLS 200-10] Adding design file 'model_functions.cpp' to the project
INFO: [HLS 200-1510] Running: add_files model_functions.h 
INFO: [HLS 200-10] Adding design file 'model_functions.h' to the project
INFO: [HLS 200-1510] Running: add_files parameters.h 
INFO: [HLS 200-10] Adding design file 'parameters.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb file.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'file.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb file.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'file.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb utils.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb utils.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'utils.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.41ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10.41 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master_fix master_fix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1018.533 MB.
INFO: [HLS 200-10] Analyzing design file 'model_functions.cpp' ... 
