Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 20:41:39 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_colorbar_methodology_drc_routed.rpt -pb hdmi_colorbar_methodology_drc_routed.pb -rpx hdmi_colorbar_methodology_drc_routed.rpx
| Design       : hdmi_colorbar
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_ctrl_inst/cnt_v_reg[2]/CLR, vga_ctrl_inst/cnt_v_reg[3]/CLR,
vga_ctrl_inst/cnt_v_reg[4]/CLR, vga_ctrl_inst/cnt_v_reg[5]/CLR,
vga_ctrl_inst/cnt_v_reg[6]/CLR, vga_ctrl_inst/cnt_v_reg[7]/CLR,
vga_ctrl_inst/cnt_v_reg[8]/CLR, vga_ctrl_inst/cnt_v_reg[9]/CLR,
vga_pic_inst/pix_data_reg[0]/CLR, vga_pic_inst/pix_data_reg[10]/CLR,
vga_pic_inst/pix_data_reg[11]/CLR, vga_pic_inst/pix_data_reg[12]/CLR,
vga_pic_inst/pix_data_reg[1]/CLR, vga_pic_inst/pix_data_reg[6]/CLR,
vga_pic_inst/pix_data_reg[7]/CLR (the first 15 of 116 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


