<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (LPC11Uxx): Src/Peripheral/Ethernet_ENC28J60.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (LPC11Uxx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_ethernet___e_n_c28_j60_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Ethernet_ENC28J60.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//#include &lt;avr/io.h&gt;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">#include &quot;lib.h&quot;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">#include &quot;net.h&quot;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">#include &quot;enc28j60.h&quot;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">#include &quot;lowlevel.h&quot;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">#include &quot;NetARP.h&quot;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">#include &quot;NetIP.h&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;Com/Hardware/Ethernet.h&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//#include &quot;ip_arp_udp_tcp.h&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;   <span class="comment">// ENC28J60 Control Registers</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;   <span class="comment">// Control register definitions are a combination of address,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;   <span class="comment">// bank number, and Ethernet/MAC/PHY indicator bits.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;   <span class="comment">// - Register address        (bits 0-4)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;   <span class="comment">// - Bank number        (bits 5-6)</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;   <span class="comment">// - MAC/PHY indicator        (bit 7)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">   #define ADDR_MASK        0x1F</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">   #define BANK_MASK        0x60</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">   #define SPRD_MASK        0x80</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;   <span class="comment">// All-bank registers</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">   #define EIE              0x1B</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">   #define EIR              0x1C</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">   #define ESTAT            0x1D</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">   #define ECON2            0x1E</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">   #define ECON1            0x1F</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;   <span class="comment">// Bank 0 registers</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">   #define ERDPT           (0x00|0x00)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">   #define ERDPTL           (0x00|0x00)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">   #define ERDPTH           (0x01|0x00)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">   #define EWRPT           (0x02|0x00)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">   #define EWRPTL           (0x02|0x00)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">   #define EWRPTH           (0x03|0x00)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">   #define ETXST           (0x04|0x00)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">   #define ETXSTL           (0x04|0x00)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">   #define ETXSTH           (0x05|0x00)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">   #define ETXND           (0x06|0x00)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">   #define ETXNDL           (0x06|0x00)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">   #define ETXNDH           (0x07|0x00)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">   #define ERXST           (0x08|0x00)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">   #define ERXSTL           (0x08|0x00)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">   #define ERXSTH           (0x09|0x00)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">   #define ERXND           (0x0A|0x00)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">   #define ERXNDL           (0x0A|0x00)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">   #define ERXNDH           (0x0B|0x00)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">   #define ERXRDPT         (0x0C|0x00)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">   #define ERXRDPTL         (0x0C|0x00)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">   #define ERXRDPTH         (0x0D|0x00)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">   #define ERXWRPTL         (0x0E|0x00)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">   #define ERXWRPTH         (0x0F|0x00)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">   #define EDMASTL          (0x10|0x00)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">   #define EDMASTH          (0x11|0x00)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">   #define EDMANDL          (0x12|0x00)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">   #define EDMANDH          (0x13|0x00)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">   #define EDMADSTL         (0x14|0x00)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">   #define EDMADSTH         (0x15|0x00)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">   #define EDMACSL          (0x16|0x00)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">   #define EDMACSH          (0x17|0x00)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;   <span class="comment">// Bank 1 registers</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">   #define EHT0             (0x00|0x20)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">   #define EHT1             (0x01|0x20)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">   #define EHT2             (0x02|0x20)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">   #define EHT3             (0x03|0x20)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">   #define EHT4             (0x04|0x20)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">   #define EHT5             (0x05|0x20)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">   #define EHT6             (0x06|0x20)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">   #define EHT7             (0x07|0x20)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">   #define EPMM0            (0x08|0x20)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">   #define EPMM1            (0x09|0x20)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">   #define EPMM2            (0x0A|0x20)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">   #define EPMM3            (0x0B|0x20)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">   #define EPMM4            (0x0C|0x20)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">   #define EPMM5            (0x0D|0x20)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">   #define EPMM6            (0x0E|0x20)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">   #define EPMM7            (0x0F|0x20)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">   #define EPMCSL           (0x10|0x20)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">   #define EPMCSH           (0x11|0x20)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">   #define EPMOL            (0x14|0x20)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">   #define EPMOH            (0x15|0x20)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">   #define EWOLIE           (0x16|0x20)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">   #define EWOLIR           (0x17|0x20)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">   #define ERXFCON          (0x18|0x20)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">   #define EPKTCNT          (0x19|0x20)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   <span class="comment">// Bank 2 registers</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">   #define MACON1           (0x00|0x40|0x80)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">   #define MACON2           (0x01|0x40|0x80)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">   #define MACON3           (0x02|0x40|0x80)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">   #define MACON4           (0x03|0x40|0x80)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">   #define MABBIPG          (0x04|0x40|0x80)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">   #define MAIPGL           (0x06|0x40|0x80)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">   #define MAIPGH           (0x07|0x40|0x80)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">   #define MACLCON1         (0x08|0x40|0x80)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">   #define MACLCON2         (0x09|0x40|0x80)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">   #define MAMXFL          (0x0A|0x40|0x80)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">   #define MAMXFLL          (0x0A|0x40|0x80)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">   #define MAMXFLH          (0x0B|0x40|0x80)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">   #define MAPHSUP          (0x0D|0x40|0x80)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">   #define MICON            (0x11|0x40|0x80)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">   #define MICMD            (0x12|0x40|0x80)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">   #define MIREGADR         (0x14|0x40|0x80)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MIWR             (0x16|0x40|0x80)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">   #define MIWRL            (0x16|0x40|0x80)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">   #define MIWRH            (0x17|0x40|0x80)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">   #define MIRDL            (0x18|0x40|0x80)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">   #define MIRDH            (0x19|0x40|0x80)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <span class="comment">// Bank 3 registers</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">   #define MAADR1           (0x00|0x60|0x80)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">   #define MAADR0           (0x01|0x60|0x80)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">   #define MAADR3           (0x02|0x60|0x80)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">   #define MAADR2           (0x03|0x60|0x80)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">   #define MAADR5           (0x04|0x60|0x80)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">   #define MAADR4           (0x05|0x60|0x80)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">   #define EBSTSD           (0x06|0x60)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">   #define EBSTCON          (0x07|0x60)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">   #define EBSTCSL          (0x08|0x60)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">   #define EBSTCSH          (0x09|0x60)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">   #define MISTAT           (0x0A|0x60|0x80)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">   #define EREVID           (0x12|0x60)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">   #define ECOCON           (0x15|0x60)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">   #define EFLOCON          (0x17|0x60)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">   #define EPAUSL           (0x18|0x60)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">   #define EPAUSH           (0x19|0x60)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;   <span class="comment">// PHY registers</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">   #define PHCON1           0x00</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">   #define PHSTAT1          0x01</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">   #define PHHID1           0x02</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">   #define PHHID2           0x03</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">   #define PHCON2           0x10</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">   #define PHSTAT2          0x11</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">   #define PHIE             0x12</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">   #define PHIR             0x13</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">   #define PHLCON           0x14</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;   <span class="comment">// ENC28J60 ERXFCON Register Bit Definitions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">   #define ERXFCON_UCEN     0x80</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">   #define ERXFCON_ANDOR    0x40</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">   #define ERXFCON_CRCEN    0x20</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">   #define ERXFCON_PMEN     0x10</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">   #define ERXFCON_MPEN     0x08</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">   #define ERXFCON_HTEN     0x04</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">   #define ERXFCON_MCEN     0x02</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">   #define ERXFCON_BCEN     0x01</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;   <span class="comment">// ENC28J60 EIE Register Bit Definitions</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">   #define EIE_INTIE        0x80</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">   #define EIE_PKTIE        0x40</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">   #define EIE_DMAIE        0x20</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">   #define EIE_LINKIE       0x10</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">   #define EIE_TXIE         0x08</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">   #define EIE_WOLIE        0x04</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">   #define EIE_TXERIE       0x02</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">   #define EIE_RXERIE       0x01</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;   <span class="comment">// ENC28J60 EIR Register Bit Definitions</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">   #define EIR_PKTIF        0x40</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">   #define EIR_DMAIF        0x20</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">   #define EIR_LINKIF       0x10</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">   #define EIR_TXIF         0x08</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">   #define EIR_WOLIF        0x04</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">   #define EIR_TXERIF       0x02</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">   #define EIR_RXERIF       0x01</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;   <span class="comment">// ENC28J60 ESTAT Register Bit Definitions</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">   #define ESTAT_INT        0x80</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">   #define ESTAT_LATECOL    0x10</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">   #define ESTAT_RXBUSY     0x04</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">   #define ESTAT_TXABRT     0x02</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">   #define ESTAT_CLKRDY     0x01</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;   <span class="comment">// ENC28J60 ECON2 Register Bit Definitions</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">   #define ECON2_AUTOINC    0x80</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">   #define ECON2_PKTDEC     0x40</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">   #define ECON2_PWRSV      0x20</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">   #define ECON2_VRPS       0x08</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;   <span class="comment">// ENC28J60 ECON1 Register Bit Definitions</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">   #define ECON1_TXRST      0x80</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">   #define ECON1_RXRST      0x40</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">   #define ECON1_DMAST      0x20</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">   #define ECON1_CSUMEN     0x10</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">   #define ECON1_TXRTS      0x08</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">   #define ECON1_RXEN       0x04</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">   #define ECON1_BSEL1      0x02</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">   #define ECON1_BSEL0      0x01</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   <span class="comment">// ENC28J60 MACON1 Register Bit Definitions</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">   #define MACON1_LOOPBK    0x10</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">   #define MACON1_TXPAUS    0x08</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">   #define MACON1_RXPAUS    0x04</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">   #define MACON1_PASSALL   0x02</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">   #define MACON1_MARXEN    0x01</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;   <span class="comment">// ENC28J60 MACON2 Register Bit Definitions</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">   #define MACON2_MARST     0x80</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">   #define MACON2_RNDRST    0x40</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">   #define MACON2_MARXRST   0x08</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">   #define MACON2_RFUNRST   0x04</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">   #define MACON2_MATXRST   0x02</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">   #define MACON2_TFUNRST   0x01</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;   <span class="comment">// ENC28J60 MACON3 Register Bit Definitions</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">   #define MACON3_PADCFG2   0x80</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">   #define MACON3_PADCFG1   0x40</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">   #define MACON3_PADCFG0   0x20</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">   #define MACON3_TXCRCEN   0x10</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">   #define MACON3_PHDRLEN   0x08</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">   #define MACON3_HFRMLEN   0x04</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">   #define MACON3_FRMLNEN   0x02</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">   #define MACON3_FULDPX    0x01</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;   <span class="comment">// ENC28J60 MICMD Register Bit Definitions</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">   #define MICMD_MIISCAN    0x02</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">   #define MICMD_MIIRD      0x01</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;   <span class="comment">// ENC28J60 MISTAT Register Bit Definitions</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">   #define MISTAT_NVALID    0x04</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">   #define MISTAT_SCAN      0x02</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">   #define MISTAT_BUSY      0x01</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   <span class="comment">// ENC28J60 PHY PHCON1 Register Bit Definitions</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">   #define PHCON1_PRST      0x8000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">   #define PHCON1_PLOOPBK   0x4000</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">   #define PHCON1_PPWRSV    0x0800</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">   #define PHCON1_PDPXMD    0x0100</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;   <span class="comment">// ENC28J60 PHY PHSTAT1 Register Bit Definitions</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">   #define PHSTAT1_PFDPX    0x1000</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">   #define PHSTAT1_PHDPX    0x0800</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">   #define PHSTAT1_LLSTAT   0x0004</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">   #define PHSTAT1_JBSTAT   0x0002</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;   <span class="comment">// ENC28J60 PHY PHCON2 Register Bit Definitions</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">   #define PHCON2_FRCLINK   0x4000</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">   #define PHCON2_TXDIS     0x2000</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">   #define PHCON2_JABBER    0x0400</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">   #define PHCON2_HDLDIS    0x0100</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;   <span class="comment">// ENC28J60 Packet Control Byte Bit Definitions</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">   #define PKTCTRL_PHUGEEN  0x08</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">   #define PKTCTRL_PPADEN   0x04</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">   #define PKTCTRL_PCRCEN   0x02</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">   #define PKTCTRL_POVERRIDE 0x01</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   <span class="comment">// SPI operation codes</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">   #define ENC28J60_READ_CTRL_REG       0x00</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">   #define ENC28J60_READ_BUF_MEM        0x3A</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">   #define ENC28J60_WRITE_CTRL_REG      0x40</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">   #define ENC28J60_WRITE_BUF_MEM       0x7A</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">   #define ENC28J60_BIT_FIELD_SET       0x80</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">   #define ENC28J60_BIT_FIELD_CLR       0xA0</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">   #define ENC28J60_SOFT_RESET          0xFF</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;   <span class="comment">// The RXSTART_INIT should be zero. See Rev. B4 Silicon Errata</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;   <span class="comment">// buffer boundaries applied to internal 8K ram</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;   <span class="comment">// the entire available packet buffer space is allocated</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;   <span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;   <span class="comment">// start with recbuf at 0/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">   #define RXSTART_INIT     (WORD)0x0000</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;   <span class="comment">// receive buffer end</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">   #define RXSTOP_INIT      (WORD)(0x1FFF-0x0600-1)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;   <span class="comment">// start TX buffer at 0x1FFF-0x0600, pace for one full ethernet frame (~1500 bytes)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">   #define TXSTART_INIT     (WORD)(0x1FFF-0x0600)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;   <span class="comment">// stp TX buffer at end of mem</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">   #define TXSTOP_INIT      (WORD)0x1FFF</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;   <span class="comment">// max frame length which the conroller will accept:</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">   #define        MAX_FRAMELEN        1500        // (note: maximum ethernet frame length would be 1518)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;cHwEthernet_Enc28j60::cHwEthernet_Enc28j60( <span class="keyword">const</span> <a class="code" href="classc_net_addr.html">cNetAddr&lt;6&gt;</a>  &amp;addrPhyIn, </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="classc_hw_s_p_imaster_1_1_device.html">cHwSPImaster::Device</a> &amp;spiIn )</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;: <a class="code" href="classc_hw_ethernet.html">cHwEthernet</a>( addrPhyIn ),</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;   spi( spiIn ) ,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;   addrPhy( addrPhyIn )</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  Init(addrPhyIn);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(10);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  InitPhy();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;WORD cHwEthernet_Enc28j60::getType( )</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classc_hw_ethernet___header.html">cHwEthernet_Header</a> *eth =(<a class="code" href="classc_hw_ethernet___header.html">cHwEthernet_Header</a> *)buf;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span>     ( plen &gt;= <span class="keyword">sizeof</span>( <a class="code" href="classc_net_i_p___msg.html">cNetIP_Msg</a> ) &amp;&amp; eth-&gt;type == TYPE_IP )</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span>( TYPE_IP );</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>( plen &gt;= <span class="keyword">sizeof</span>( <a class="code" href="classc_net_a_r_p___msg.html">cNetARP_Msg</a> ) &amp;&amp; eth-&gt;type == TYPE_ARP )</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span>( TYPE_ARP );</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span>( TYPE_UNDEF );</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;uint8_t cHwEthernet_Enc28j60::ReadOp(uint8_t op, uint8_t address)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  BYTE data[3] = { (BYTE)(op | (address &amp; ADDR_MASK)),</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                   0x00,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                         0x00 };</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span>( address &amp; 0x80 ) <span class="comment">// do dummy read if needed (for mac and mii, see datasheet page 29)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    spi.transceive( data, 3 );</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span>( data[2] );</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    spi.transceive( data, 2 );</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span>( data[1] );</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::WriteOp(uint8_t op, uint8_t address, uint8_t dataIn)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  BYTE data[2] = { (BYTE)( op | (address &amp; ADDR_MASK) ),</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                   dataIn };</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  spi.write( data, 2 );</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::ReadBuffer(uint16_t len, uint8_t* data)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  spi.start();</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  spi.spi.transceiveByte( (BYTE)ENC28J60_READ_BUF_MEM );</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// PROBLEM: CS wird hier angefasst, funktiuoniert es trotzdem???</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">for</span>(WORD i=0;i&lt;len;i++)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    data[i] = spi.spi.transceiveByte( 0x00 );</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  data[len] = <span class="charliteral">&#39;\0&#39;</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  spi.stop();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::WriteBuffer(uint16_t len, uint8_t* data)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  spi.start();</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  spi.spi.transceiveByte( (BYTE)ENC28J60_WRITE_BUF_MEM );</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">// PROBLEM: CS wird hier angefasst, funktiuoniert es trotzdem???</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">for</span>(WORD i=0;i&lt;len;i++)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    spi.spi.transceiveByte( data[i] );</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  spi.stop();</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::SetBank(uint8_t address)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;{</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;   <span class="comment">// set the bank (if needed)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;   <span class="keywordflow">if</span>((address &amp; BANK_MASK) != Bank)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;   {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="comment">// set the bank</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, (ECON1_BSEL1|ECON1_BSEL0));</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, (address &amp; BANK_MASK)&gt;&gt;5);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      Bank = (address &amp; BANK_MASK);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;   }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;uint8_t cHwEthernet_Enc28j60::Read(uint8_t address)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;   SetBank(address);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;   <span class="keywordflow">return</span> ReadOp(ENC28J60_READ_CTRL_REG, address);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::WriteByte(uint8_t address, uint8_t data)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;   SetBank(address);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;   WriteOp(ENC28J60_WRITE_CTRL_REG, address, data);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::WriteWord(uint8_t address, WORD data)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;   SetBank(address);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;   WriteOp(ENC28J60_WRITE_CTRL_REG, address, data&amp;0xFF);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;   SetBank(address+1);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;   WriteOp(ENC28J60_WRITE_CTRL_REG, address+1, data&gt;&gt;8);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::PhyWrite(uint8_t address, uint16_t data)</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;   WriteByte(MIREGADR, address);         <span class="comment">// set the PHY register address</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;   WriteWord(MIWR, data);                <span class="comment">// write the PHY data</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;   <span class="keywordflow">while</span>(Read(MISTAT) &amp; MISTAT_BUSY) <span class="comment">// wait until the PHY write completes</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;   {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <a class="code" href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">cSystem::delayMicroSec</a>(15);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;   }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//**************************************************************************************</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// Flash the 2 RJ45 LEDs twice to show that the interface works</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::InitPhy (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="comment">/* Magjack leds configuration, see enc28j60 datasheet, page 11 */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <span class="comment">// LEDA=green LEDB=yellow</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="comment">// 0x880 is PHLCON LEDB=on, LEDA=on</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="comment">// enc28j60PhyWrite(PHLCON,0b0000 1000 1000 00 00);</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        PhyWrite(PHLCON,0x880);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(500);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <span class="comment">// 0x990 is PHLCON LEDB=off, LEDA=off</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="comment">// enc28j60PhyWrite(PHLCON,0b0000 1001 1001 00 00);</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        PhyWrite(PHLCON,0x990);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(500);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="comment">// 0x880 is PHLCON LEDB=on, LEDA=on</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <span class="comment">// enc28j60PhyWrite(PHLCON,0b0000 1000 1000 00 00);</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        PhyWrite(PHLCON,0x880);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(500);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <span class="comment">// 0x990 is PHLCON LEDB=off, LEDA=off</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="comment">// enc28j60PhyWrite(PHLCON,0b0000 1001 1001 00 00);</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PhyWrite(PHLCON,0x990);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(500);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;   <span class="comment">// 0x476 is PHLCON LEDA=links status, LEDB=receive/transmit</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;   <span class="comment">// enc28j60PhyWrite(PHLCON,0b0000 0100 0111 01 10);</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;   PhyWrite(PHLCON,0x476);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(100);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::Init(<span class="keyword">const</span> <a class="code" href="classc_net_addr.html">cNetAddr&lt;6&gt;</a>  &amp;addrPhyIn)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;   <span class="comment">// perform system reset</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;   WriteOp(ENC28J60_SOFT_RESET, 0, ENC28J60_SOFT_RESET);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;   <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(50);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;   <span class="comment">// check CLKRDY bit to see if reset is complete</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;   <span class="comment">// The CLKRDY does not work. See Rev. B4 Silicon Errata point. Just wait.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;   <span class="comment">//while(!(enc28j60Read(ESTAT) &amp; ESTAT_CLKRDY));</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;   <span class="comment">// do bank 0 stuff</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;   <span class="comment">// initialize receive buffer</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;   <span class="comment">// 16-bit transfers, must write low byte first</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;   <span class="comment">// set receive buffer start address</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;   NextPacketPtr = RXSTART_INIT;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;   <span class="comment">// Rx start</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;   WriteWord(ERXST, RXSTART_INIT );</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;   <span class="comment">// set receive pointer address</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;   WriteWord(ERXRDPT, RXSTART_INIT );</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;   <span class="comment">// RX end</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;   WriteWord(ERXND, RXSTOP_INIT );</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;   <span class="comment">// TX start</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;   WriteWord(ETXST, TXSTART_INIT );</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;   <span class="comment">// TX end</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;   WriteWord(ETXND, TXSTOP_INIT );</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;   <span class="comment">// do bank 1 stuff, packet filter:</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;   <span class="comment">// For broadcast packets we allow only ARP packtets</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;   <span class="comment">// All other packets should be unicast only for our mac (MAADR)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;   <span class="comment">//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;   <span class="comment">// The pattern to match on is therefore</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;   <span class="comment">// Type     ETH.DST</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;   <span class="comment">// ARP      BROADCAST</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;   <span class="comment">// 06 08 -- ff ff ff ff ff ff -&gt; ip checksum for theses bytes=f7f9</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;   <span class="comment">// in binary these poitions are:11 0000 0011 1111</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;   <span class="comment">// This is hex 303F-&gt;EPMM0=0x3f,EPMM1=0x30</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;   WriteByte(ERXFCON, 0 <span class="comment">/*ERXFCON_UCEN*/</span>  <span class="comment">/*| ERXFCON_CRCEN */</span> <span class="comment">/*| ERXFCON_PMEN*/</span> );</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;   WriteByte(EPMM0, 0x3f);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;   WriteByte(EPMM1, 0x30);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;   WriteByte(EPMCSL, 0xf9);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;   WriteByte(EPMCSH, 0xf7);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;   <span class="comment">//</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;   <span class="comment">//</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;   <span class="comment">// do bank 2 stuff</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;   <span class="comment">// enable MAC receive</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;   WriteByte(MACON1, MACON1_MARXEN | MACON1_TXPAUS | MACON1_RXPAUS);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;   <span class="comment">// bring MAC out of reset</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;   WriteByte(MACON2, 0x00);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;   <span class="comment">// enable automatic padding to 60bytes and CRC operations</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;   WriteOp(ENC28J60_BIT_FIELD_SET, MACON3, MACON3_PADCFG0 | MACON3_TXCRCEN | MACON3_FRMLNEN);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;   <span class="comment">// set inter-frame gap (non-back-to-back)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;   WriteByte(MAIPGL, 0x12);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;   WriteByte(MAIPGH, 0x0C);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;   <span class="comment">// set inter-frame gap (back-to-back)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;   WriteByte(MABBIPG, 0x12);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;   <span class="comment">// Set the maximum packet size which the controller will accept</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;   <span class="comment">// Do not send packets longer than MAX_FRAMELEN:</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;   WriteWord(MAMXFL, MAX_FRAMELEN );</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;   <span class="comment">// do bank 3 stuff</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;   <span class="comment">// write MAC address</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;   <span class="comment">// NOTE: MAC address in ENC28J60 is byte-backward</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;   WriteByte(MAADR5, addrPhyIn.addr[0]);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;   WriteByte(MAADR4, addrPhyIn.addr[1]);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;   WriteByte(MAADR3, addrPhyIn.addr[2]);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;   WriteByte(MAADR2, addrPhyIn.addr[3]);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;   WriteByte(MAADR1, addrPhyIn.addr[4]);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;   WriteByte(MAADR0, addrPhyIn.addr[5]);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;   <span class="comment">// no loopback of transmitted frames</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;   PhyWrite(PHCON2, PHCON2_HDLDIS);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;   <span class="comment">// switch to bank 0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;   SetBank(ECON1);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;   <span class="comment">// enable interrutps</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;   WriteOp(ENC28J60_BIT_FIELD_SET, EIE, EIE_INTIE | EIE_PKTIE);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;   <span class="comment">// enable packet reception</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;   WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_RXEN);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;uint8_t cHwEthernet_Enc28j60::getrev(<span class="keywordtype">void</span>)     <span class="comment">// read the revision of the chip</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="keywordflow">return</span>(Read(EREVID));</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="classc_hw_ethernet___enc28j60.html#a4e4ebadba34757576b8b65de88eb6e2f">  513</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classc_hw_ethernet___enc28j60.html#a4e4ebadba34757576b8b65de88eb6e2f">cHwEthernet_Enc28j60::PacketSend</a>(uint8_t* packet, uint16_t len)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;{</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="comment">// Set the write pointer to start of transmit buffer area</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        WriteWord(EWRPT, TXSTART_INIT );</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <span class="comment">// Set the TXND pointer to correspond to the packet size given</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        WriteWord(ETXND, (TXSTART_INIT + len) );</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="comment">// write per-packet control byte (0x00 means use macon3 settings)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        WriteOp(ENC28J60_WRITE_BUF_MEM, 0, 0x00);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <span class="comment">// copy the packet into the transmit buffer</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        WriteBuffer(len, packet);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="comment">// send the contents of the transmit buffer onto the network</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRTS);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;   <span class="comment">// Reset the transmit logic problem. See Rev. B4 Silicon Errata point 12.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <span class="keywordflow">if</span>((Read(EIR) &amp; EIR_TXERIF))</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;   {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    Init(addrPhy);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(10);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    InitPhy();</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//    WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_TXRTS);</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;   }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// Gets a packet from the network receive buffer, if one is available.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// The packet will be headed by an ethernet header.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//      maxlen  The maximum acceptable length of a retrieved packet.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//      packet  Pointer where packet data should be stored.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// Returns: Packet length in bytes if a packet was retrieved, zero otherwise.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="keywordtype">bool</span> cHwEthernet_Enc28j60::PacketReceive()</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;uint16_t maxlen = BUFFER_SIZE;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        uint16_t rxstat;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        uint16_t len;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="comment">// check if a packet has been received and buffered</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="comment">//if( !(enc28j60Read(EIR) &amp; EIR_PKTIF) ){</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="comment">// The above does not work. See Rev. B4 Silicon Errata point 6.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="keywordflow">if</span>( Read(EPKTCNT) ==0 )</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;   {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                <span class="keywordflow">return</span>(0);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;   }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <span class="comment">// Set the read pointer to the start of the received packet</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        WriteWord(ERDPT, NextPacketPtr);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;   <span class="comment">// read the next packet pointer</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        NextPacketPtr  = ReadOp(ENC28J60_READ_BUF_MEM, 0);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        NextPacketPtr |= ReadOp(ENC28J60_READ_BUF_MEM, 0) &lt;&lt; 8;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="comment">// read the packet length (see datasheet page 43)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        len  = ReadOp(ENC28J60_READ_BUF_MEM, 0);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        len |= ReadOp(ENC28J60_READ_BUF_MEM, 0) &lt;&lt; 8;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;   len -= 4; <span class="comment">//remove the CRC count</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;   <span class="comment">// read the receive status (see datasheet page 43)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        rxstat  = ReadOp(ENC28J60_READ_BUF_MEM, 0);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        rxstat |= ReadOp(ENC28J60_READ_BUF_MEM, 0) &lt;&lt; 8;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="comment">// limit retrieve length</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;   <span class="keywordflow">if</span> (len&gt;maxlen-1)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;   {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      len=maxlen-1;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;   }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;   <span class="comment">// check CRC and symbol errors (see datasheet page 44, table 7-3):</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;   <span class="comment">// The ERXFCON.CRCEN is set by default. Normally we should not</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;   <span class="comment">// need to check this.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;   <span class="keywordflow">if</span> ((rxstat &amp; 0x80)==0)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;   {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="comment">// invalid</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      len=0;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;   }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;   <span class="keywordflow">else</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;   {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <span class="comment">// copy the packet from the receive buffer</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      ReadBuffer(len, buf);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;   }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;   <span class="comment">// Move the RX read pointer to the start of the next received packet</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        <span class="comment">// This frees the memory we just read out</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        WriteWord(ERXRDPT, NextPacketPtr);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;   <span class="comment">// decrement the packet counter indicate we are done with this packet</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        WriteOp(ENC28J60_BIT_FIELD_SET, ECON2, ECON2_PKTDEC);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  plen = len;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="keywordflow">return</span>( (plen==0)?<span class="keyword">false</span>:<span class="keyword">true</span> );</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keywordtype">void</span> cHwEthernet_Enc28j60::create( <span class="keyword">const</span> <a class="code" href="classc_net_addr.html">cNetAddr&lt;6&gt;</a> destAddr,</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                   <span class="keyword">const</span> WORD        type )</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="classc_hw_ethernet___header.html">cHwEthernet_Header</a> *eth = (<a class="code" href="classc_hw_ethernet___header.html">cHwEthernet_Header</a> *)buf;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  eth-&gt;destinationAddr = destAddr;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  eth-&gt;sourceAddr      = addrPhy;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  eth-&gt;type            = type;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="ttc" id="classc_system_html_a00ae6d8ef78befcecc0ebe7f33593534"><div class="ttname"><a href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a></div><div class="ttdeci">static void delayMilliSec(unsigned short delay)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00150">System.cpp:150</a></div></div>
<div class="ttc" id="classc_hw_ethernet___header_html"><div class="ttname"><a href="classc_hw_ethernet___header.html">cHwEthernet_Header</a></div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8h_source.html#l00011">Ethernet.h:11</a></div></div>
<div class="ttc" id="classc_hw_ethernet___enc28j60_html_a4e4ebadba34757576b8b65de88eb6e2f"><div class="ttname"><a href="classc_hw_ethernet___enc28j60.html#a4e4ebadba34757576b8b65de88eb6e2f">cHwEthernet_Enc28j60::PacketSend</a></div><div class="ttdeci">virtual void PacketSend(BYTE *packet, WORD len)</div><div class="ttdef"><b>Definition:</b> <a href="_ethernet___e_n_c28_j60_8cpp_source.html#l00513">Ethernet_ENC28J60.cpp:513</a></div></div>
<div class="ttc" id="classc_hw_s_p_imaster_1_1_device_html"><div class="ttname"><a href="classc_hw_s_p_imaster_1_1_device.html">cHwSPImaster::Device</a></div><div class="ttdef"><b>Definition:</b> <a href="_s_p_imaster_8h_source.html#l00068">SPImaster.h:68</a></div></div>
<div class="ttc" id="classc_net_addr_html"><div class="ttname"><a href="classc_net_addr.html">cNetAddr&lt; 6 &gt;</a></div></div>
<div class="ttc" id="classc_hw_ethernet_html"><div class="ttname"><a href="classc_hw_ethernet.html">cHwEthernet</a></div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8h_source.html#l00026">Ethernet.h:26</a></div></div>
<div class="ttc" id="classc_net_i_p___msg_html"><div class="ttname"><a href="classc_net_i_p___msg.html">cNetIP_Msg</a></div><div class="ttdef"><b>Definition:</b> <a href="_net_i_p_8h_source.html#l00050">NetIP.h:50</a></div></div>
<div class="ttc" id="classc_system_html_aed5fd15069ebfb193840298b0accd6af"><div class="ttname"><a href="classc_system.html#aed5fd15069ebfb193840298b0accd6af">cSystem::delayMicroSec</a></div><div class="ttdeci">static void delayMicroSec(unsigned short delay)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00139">System.cpp:139</a></div></div>
<div class="ttc" id="classc_net_a_r_p___msg_html"><div class="ttname"><a href="classc_net_a_r_p___msg.html">cNetARP_Msg</a></div><div class="ttdef"><b>Definition:</b> <a href="_net_a_r_p_8h_source.html#l00023">NetARP.h:23</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9d19931e8a62fc8e40ff785eef64c7fb.html">Peripheral</a></li><li class="navelem"><b>Ethernet_ENC28J60.cpp</b></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:52 for Embedded-System-Library (LPC11Uxx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
