
E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>set PATH= 

E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>call D:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_backoff_vi_top glbl -prj backoff_vi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s backoff_vi -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_backoff_vi_top glbl -prj backoff_vi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s backoff_vi -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_backoff_vi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module backoff_vi
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.backoff_vi
Compiling module xil_defaultlib.apatb_backoff_vi_top
Compiling module work.glbl
Built simulation snapshot backoff_vi

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/backoff_vi/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/backoff_vi/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 27 13:07:58 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 27 13:07:58 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/backoff_vi/xsim_script.tcl
# xsim {backoff_vi} -autoloadwcfg -tclbatch {backoff_vi.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source backoff_vi.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $cinoutgroup]
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_o_ap_vld -into $current_txop_holder_group -color #ffff00 -radix hex
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_o -into $current_txop_holder_group -radix hex
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_i -into $current_txop_holder_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_start -into $blocksiggroup
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_done -into $blocksiggroup
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_idle -into $blocksiggroup
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_backoff_vi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_backoff_vi_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_backoff_vi_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_backoff_vi_top/LENGTH_current_txop_holder -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $tbcinoutgroup]
## add_wave /apatb_backoff_vi_top/current_txop_holder_o_ap_vld -into $tb_current_txop_holder_group -color #ffff00 -radix hex
## add_wave /apatb_backoff_vi_top/current_txop_holder_o -into $tb_current_txop_holder_group -radix hex
## add_wave /apatb_backoff_vi_top/current_txop_holder_i -into $tb_current_txop_holder_group -radix hex
## save_wave_config backoff_vi.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "145000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 185 ns : File "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vi.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 27 13:08:07 2020...
