// Seed: 1797026259
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10
    , id_27,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    output wand id_14,
    input tri0 id_15,
    output uwire id_16,
    output tri id_17,
    output wire id_18,
    input wand id_19,
    input tri id_20,
    input tri id_21,
    output wire id_22,
    input uwire id_23,
    input wor id_24,
    input wor id_25
);
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2
);
  id_4 :
  assert property (@(posedge 'd0) id_4 - id_4)
  else $display(1);
  module_0(
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign {id_4, id_4} = 1;
  uwire id_5 = 1;
endmodule
