                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.0.2 #11645 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _CLK_DeInit
                                     14 	.globl _CLK_FastHaltWakeUpCmd
                                     15 	.globl _CLK_HSECmd
                                     16 	.globl _CLK_HSICmd
                                     17 	.globl _CLK_LSICmd
                                     18 	.globl _CLK_CCOCmd
                                     19 	.globl _CLK_ClockSwitchCmd
                                     20 	.globl _CLK_SlowActiveHaltWakeUpCmd
                                     21 	.globl _CLK_PeripheralClockConfig
                                     22 	.globl _CLK_ClockSwitchConfig
                                     23 	.globl _CLK_HSIPrescalerConfig
                                     24 	.globl _CLK_CCOConfig
                                     25 	.globl _CLK_ITConfig
                                     26 	.globl _CLK_SYSCLKConfig
                                     27 	.globl _CLK_SWIMConfig
                                     28 	.globl _CLK_ClockSecuritySystemEnable
                                     29 	.globl _CLK_GetSYSCLKSource
                                     30 	.globl _CLK_GetClockFreq
                                     31 	.globl _CLK_AdjustHSICalibrationValue
                                     32 	.globl _CLK_SYSCLKEmergencyClear
                                     33 	.globl _CLK_GetFlagStatus
                                     34 	.globl _CLK_GetITStatus
                                     35 	.globl _CLK_ClearITPendingBit
                                     36 ;--------------------------------------------------------
                                     37 ; ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area DATA
                                     40 ;--------------------------------------------------------
                                     41 ; ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area INITIALIZED
                                     44 ;--------------------------------------------------------
                                     45 ; absolute external ram data
                                     46 ;--------------------------------------------------------
                                     47 	.area DABS (ABS)
                                     48 
                                     49 ; default segment ordering for linker
                                     50 	.area HOME
                                     51 	.area GSINIT
                                     52 	.area GSFINAL
                                     53 	.area CONST
                                     54 	.area INITIALIZER
                                     55 	.area CODE
                                     56 
                                     57 ;--------------------------------------------------------
                                     58 ; global & static initialisations
                                     59 ;--------------------------------------------------------
                                     60 	.area HOME
                                     61 	.area GSINIT
                                     62 	.area GSFINAL
                                     63 	.area GSINIT
                                     64 ;--------------------------------------------------------
                                     65 ; Home
                                     66 ;--------------------------------------------------------
                                     67 	.area HOME
                                     68 	.area HOME
                                     69 ;--------------------------------------------------------
                                     70 ; code
                                     71 ;--------------------------------------------------------
                                     72 	.area CODE
                           000000    73 	Sstm8s_clk$CLK_DeInit$0 ==.
                                     74 ;	./libraries/src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     75 ; genLabel
                                     76 ;	-----------------------------------------
                                     77 ;	 function CLK_DeInit
                                     78 ;	-----------------------------------------
                                     79 ;	Register assignment is optimal.
                                     80 ;	Stack space usage: 0 bytes.
      000000                         81 _CLK_DeInit:
                           000000    82 	Sstm8s_clk$CLK_DeInit$1 ==.
                           000000    83 	Sstm8s_clk$CLK_DeInit$2 ==.
                                     84 ;	./libraries/src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
                                     85 ; genPointerSet
      000000 35 01 50 C0      [ 1]   86 	mov	0x50c0+0, #0x01
                           000004    87 	Sstm8s_clk$CLK_DeInit$3 ==.
                                     88 ;	./libraries/src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
                                     89 ; genPointerSet
      000004 35 00 50 C1      [ 1]   90 	mov	0x50c1+0, #0x00
                           000008    91 	Sstm8s_clk$CLK_DeInit$4 ==.
                                     92 ;	./libraries/src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
                                     93 ; genPointerSet
      000008 35 E1 50 C4      [ 1]   94 	mov	0x50c4+0, #0xe1
                           00000C    95 	Sstm8s_clk$CLK_DeInit$5 ==.
                                     96 ;	./libraries/src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
                                     97 ; genPointerSet
      00000C 35 00 50 C5      [ 1]   98 	mov	0x50c5+0, #0x00
                           000010    99 	Sstm8s_clk$CLK_DeInit$6 ==.
                                    100 ;	./libraries/src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
                                    101 ; genPointerSet
      000010 35 18 50 C6      [ 1]  102 	mov	0x50c6+0, #0x18
                           000014   103 	Sstm8s_clk$CLK_DeInit$7 ==.
                                    104 ;	./libraries/src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
                                    105 ; genPointerSet
      000014 35 FF 50 C7      [ 1]  106 	mov	0x50c7+0, #0xff
                           000018   107 	Sstm8s_clk$CLK_DeInit$8 ==.
                                    108 ;	./libraries/src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
                                    109 ; genPointerSet
      000018 35 FF 50 CA      [ 1]  110 	mov	0x50ca+0, #0xff
                           00001C   111 	Sstm8s_clk$CLK_DeInit$9 ==.
                                    112 ;	./libraries/src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
                                    113 ; genPointerSet
      00001C 35 00 50 C8      [ 1]  114 	mov	0x50c8+0, #0x00
                           000020   115 	Sstm8s_clk$CLK_DeInit$10 ==.
                                    116 ;	./libraries/src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
                                    117 ; genPointerSet
      000020 35 00 50 C9      [ 1]  118 	mov	0x50c9+0, #0x00
                           000024   119 	Sstm8s_clk$CLK_DeInit$11 ==.
                                    120 ;	./libraries/src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
                                    121 ; genLabel
      000024                        122 00101$:
                                    123 ; genPointerGet
      000024 C6 50 C9         [ 1]  124 	ld	a, 0x50c9
                                    125 ; genAnd
      000027 44               [ 1]  126 	srl	a
      000028 24 03            [ 1]  127 	jrnc	00116$
      00002A CCr00r24         [ 2]  128 	jp	00101$
      00002D                        129 00116$:
                                    130 ; skipping generated iCode
                           00002D   131 	Sstm8s_clk$CLK_DeInit$12 ==.
                                    132 ;	./libraries/src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
                                    133 ; genPointerSet
      00002D 35 00 50 C9      [ 1]  134 	mov	0x50c9+0, #0x00
                           000031   135 	Sstm8s_clk$CLK_DeInit$13 ==.
                                    136 ;	./libraries/src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
                                    137 ; genPointerSet
      000031 35 00 50 CC      [ 1]  138 	mov	0x50cc+0, #0x00
                           000035   139 	Sstm8s_clk$CLK_DeInit$14 ==.
                                    140 ;	./libraries/src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
                                    141 ; genPointerSet
      000035 35 00 50 CD      [ 1]  142 	mov	0x50cd+0, #0x00
                                    143 ; genLabel
      000039                        144 00104$:
                           000039   145 	Sstm8s_clk$CLK_DeInit$15 ==.
                                    146 ;	./libraries/src/stm8s_clk.c: 88: }
                                    147 ; genEndFunction
                           000039   148 	Sstm8s_clk$CLK_DeInit$16 ==.
                           000039   149 	XG$CLK_DeInit$0$0 ==.
      000039 81               [ 4]  150 	ret
                           00003A   151 	Sstm8s_clk$CLK_DeInit$17 ==.
                           00003A   152 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$18 ==.
                                    153 ;	./libraries/src/stm8s_clk.c: 99: void CLK_FastHaltWakeUpCmd(FunctionalState NewState)
                                    154 ; genLabel
                                    155 ;	-----------------------------------------
                                    156 ;	 function CLK_FastHaltWakeUpCmd
                                    157 ;	-----------------------------------------
                                    158 ;	Register assignment is optimal.
                                    159 ;	Stack space usage: 0 bytes.
      00003A                        160 _CLK_FastHaltWakeUpCmd:
                           00003A   161 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$19 ==.
                           00003A   162 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20 ==.
                                    163 ;	./libraries/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
                                    164 ; genPointerGet
      00003A C6 50 C0         [ 1]  165 	ld	a, 0x50c0
                           00003D   166 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21 ==.
                                    167 ;	./libraries/src/stm8s_clk.c: 104: if (NewState != DISABLE)
                                    168 ; genIfx
      00003D 0D 03            [ 1]  169 	tnz	(0x03, sp)
      00003F 26 03            [ 1]  170 	jrne	00111$
      000041 CCr00r4C         [ 2]  171 	jp	00102$
      000044                        172 00111$:
                           000044   173 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$22 ==.
                           000044   174 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23 ==.
                                    175 ;	./libraries/src/stm8s_clk.c: 107: CLK->ICKR |= CLK_ICKR_FHWU;
                                    176 ; genOr
      000044 AA 04            [ 1]  177 	or	a, #0x04
                                    178 ; genPointerSet
      000046 C7 50 C0         [ 1]  179 	ld	0x50c0, a
                           000049   180 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$24 ==.
                                    181 ; genGoto
      000049 CCr00r51         [ 2]  182 	jp	00104$
                                    183 ; genLabel
      00004C                        184 00102$:
                           00004C   185 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$25 ==.
                           00004C   186 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26 ==.
                                    187 ;	./libraries/src/stm8s_clk.c: 112: CLK->ICKR &= (uint8_t)(~CLK_ICKR_FHWU);
                                    188 ; genAnd
      00004C A4 FB            [ 1]  189 	and	a, #0xfb
                                    190 ; genPointerSet
      00004E C7 50 C0         [ 1]  191 	ld	0x50c0, a
                           000051   192 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$27 ==.
                                    193 ; genLabel
      000051                        194 00104$:
                           000051   195 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28 ==.
                                    196 ;	./libraries/src/stm8s_clk.c: 114: }
                                    197 ; genEndFunction
                           000051   198 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$29 ==.
                           000051   199 	XG$CLK_FastHaltWakeUpCmd$0$0 ==.
      000051 81               [ 4]  200 	ret
                           000052   201 	Sstm8s_clk$CLK_FastHaltWakeUpCmd$30 ==.
                           000052   202 	Sstm8s_clk$CLK_HSECmd$31 ==.
                                    203 ;	./libraries/src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                    204 ; genLabel
                                    205 ;	-----------------------------------------
                                    206 ;	 function CLK_HSECmd
                                    207 ;	-----------------------------------------
                                    208 ;	Register assignment is optimal.
                                    209 ;	Stack space usage: 0 bytes.
      000052                        210 _CLK_HSECmd:
                           000052   211 	Sstm8s_clk$CLK_HSECmd$32 ==.
                           000052   212 	Sstm8s_clk$CLK_HSECmd$33 ==.
                                    213 ;	./libraries/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
                                    214 ; genPointerGet
      000052 C6 50 C1         [ 1]  215 	ld	a, 0x50c1
                           000055   216 	Sstm8s_clk$CLK_HSECmd$34 ==.
                                    217 ;	./libraries/src/stm8s_clk.c: 126: if (NewState != DISABLE)
                                    218 ; genIfx
      000055 0D 03            [ 1]  219 	tnz	(0x03, sp)
      000057 26 03            [ 1]  220 	jrne	00111$
      000059 CCr00r64         [ 2]  221 	jp	00102$
      00005C                        222 00111$:
                           00005C   223 	Sstm8s_clk$CLK_HSECmd$35 ==.
                           00005C   224 	Sstm8s_clk$CLK_HSECmd$36 ==.
                                    225 ;	./libraries/src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
                                    226 ; genOr
      00005C AA 01            [ 1]  227 	or	a, #0x01
                                    228 ; genPointerSet
      00005E C7 50 C1         [ 1]  229 	ld	0x50c1, a
                           000061   230 	Sstm8s_clk$CLK_HSECmd$37 ==.
                                    231 ; genGoto
      000061 CCr00r69         [ 2]  232 	jp	00104$
                                    233 ; genLabel
      000064                        234 00102$:
                           000064   235 	Sstm8s_clk$CLK_HSECmd$38 ==.
                           000064   236 	Sstm8s_clk$CLK_HSECmd$39 ==.
                                    237 ;	./libraries/src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
                                    238 ; genAnd
      000064 A4 FE            [ 1]  239 	and	a, #0xfe
                                    240 ; genPointerSet
      000066 C7 50 C1         [ 1]  241 	ld	0x50c1, a
                           000069   242 	Sstm8s_clk$CLK_HSECmd$40 ==.
                                    243 ; genLabel
      000069                        244 00104$:
                           000069   245 	Sstm8s_clk$CLK_HSECmd$41 ==.
                                    246 ;	./libraries/src/stm8s_clk.c: 136: }
                                    247 ; genEndFunction
                           000069   248 	Sstm8s_clk$CLK_HSECmd$42 ==.
                           000069   249 	XG$CLK_HSECmd$0$0 ==.
      000069 81               [ 4]  250 	ret
                           00006A   251 	Sstm8s_clk$CLK_HSECmd$43 ==.
                           00006A   252 	Sstm8s_clk$CLK_HSICmd$44 ==.
                                    253 ;	./libraries/src/stm8s_clk.c: 143: void CLK_HSICmd(FunctionalState NewState)
                                    254 ; genLabel
                                    255 ;	-----------------------------------------
                                    256 ;	 function CLK_HSICmd
                                    257 ;	-----------------------------------------
                                    258 ;	Register assignment is optimal.
                                    259 ;	Stack space usage: 0 bytes.
      00006A                        260 _CLK_HSICmd:
                           00006A   261 	Sstm8s_clk$CLK_HSICmd$45 ==.
                           00006A   262 	Sstm8s_clk$CLK_HSICmd$46 ==.
                                    263 ;	./libraries/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
                                    264 ; genPointerGet
      00006A C6 50 C0         [ 1]  265 	ld	a, 0x50c0
                           00006D   266 	Sstm8s_clk$CLK_HSICmd$47 ==.
                                    267 ;	./libraries/src/stm8s_clk.c: 148: if (NewState != DISABLE)
                                    268 ; genIfx
      00006D 0D 03            [ 1]  269 	tnz	(0x03, sp)
      00006F 26 03            [ 1]  270 	jrne	00111$
      000071 CCr00r7C         [ 2]  271 	jp	00102$
      000074                        272 00111$:
                           000074   273 	Sstm8s_clk$CLK_HSICmd$48 ==.
                           000074   274 	Sstm8s_clk$CLK_HSICmd$49 ==.
                                    275 ;	./libraries/src/stm8s_clk.c: 151: CLK->ICKR |= CLK_ICKR_HSIEN;
                                    276 ; genOr
      000074 AA 01            [ 1]  277 	or	a, #0x01
                                    278 ; genPointerSet
      000076 C7 50 C0         [ 1]  279 	ld	0x50c0, a
                           000079   280 	Sstm8s_clk$CLK_HSICmd$50 ==.
                                    281 ; genGoto
      000079 CCr00r81         [ 2]  282 	jp	00104$
                                    283 ; genLabel
      00007C                        284 00102$:
                           00007C   285 	Sstm8s_clk$CLK_HSICmd$51 ==.
                           00007C   286 	Sstm8s_clk$CLK_HSICmd$52 ==.
                                    287 ;	./libraries/src/stm8s_clk.c: 156: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
                                    288 ; genAnd
      00007C A4 FE            [ 1]  289 	and	a, #0xfe
                                    290 ; genPointerSet
      00007E C7 50 C0         [ 1]  291 	ld	0x50c0, a
                           000081   292 	Sstm8s_clk$CLK_HSICmd$53 ==.
                                    293 ; genLabel
      000081                        294 00104$:
                           000081   295 	Sstm8s_clk$CLK_HSICmd$54 ==.
                                    296 ;	./libraries/src/stm8s_clk.c: 158: }
                                    297 ; genEndFunction
                           000081   298 	Sstm8s_clk$CLK_HSICmd$55 ==.
                           000081   299 	XG$CLK_HSICmd$0$0 ==.
      000081 81               [ 4]  300 	ret
                           000082   301 	Sstm8s_clk$CLK_HSICmd$56 ==.
                           000082   302 	Sstm8s_clk$CLK_LSICmd$57 ==.
                                    303 ;	./libraries/src/stm8s_clk.c: 166: void CLK_LSICmd(FunctionalState NewState)
                                    304 ; genLabel
                                    305 ;	-----------------------------------------
                                    306 ;	 function CLK_LSICmd
                                    307 ;	-----------------------------------------
                                    308 ;	Register assignment is optimal.
                                    309 ;	Stack space usage: 0 bytes.
      000082                        310 _CLK_LSICmd:
                           000082   311 	Sstm8s_clk$CLK_LSICmd$58 ==.
                           000082   312 	Sstm8s_clk$CLK_LSICmd$59 ==.
                                    313 ;	./libraries/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
                                    314 ; genPointerGet
      000082 C6 50 C0         [ 1]  315 	ld	a, 0x50c0
                           000085   316 	Sstm8s_clk$CLK_LSICmd$60 ==.
                                    317 ;	./libraries/src/stm8s_clk.c: 171: if (NewState != DISABLE)
                                    318 ; genIfx
      000085 0D 03            [ 1]  319 	tnz	(0x03, sp)
      000087 26 03            [ 1]  320 	jrne	00111$
      000089 CCr00r94         [ 2]  321 	jp	00102$
      00008C                        322 00111$:
                           00008C   323 	Sstm8s_clk$CLK_LSICmd$61 ==.
                           00008C   324 	Sstm8s_clk$CLK_LSICmd$62 ==.
                                    325 ;	./libraries/src/stm8s_clk.c: 174: CLK->ICKR |= CLK_ICKR_LSIEN;
                                    326 ; genOr
      00008C AA 08            [ 1]  327 	or	a, #0x08
                                    328 ; genPointerSet
      00008E C7 50 C0         [ 1]  329 	ld	0x50c0, a
                           000091   330 	Sstm8s_clk$CLK_LSICmd$63 ==.
                                    331 ; genGoto
      000091 CCr00r99         [ 2]  332 	jp	00104$
                                    333 ; genLabel
      000094                        334 00102$:
                           000094   335 	Sstm8s_clk$CLK_LSICmd$64 ==.
                           000094   336 	Sstm8s_clk$CLK_LSICmd$65 ==.
                                    337 ;	./libraries/src/stm8s_clk.c: 179: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
                                    338 ; genAnd
      000094 A4 F7            [ 1]  339 	and	a, #0xf7
                                    340 ; genPointerSet
      000096 C7 50 C0         [ 1]  341 	ld	0x50c0, a
                           000099   342 	Sstm8s_clk$CLK_LSICmd$66 ==.
                                    343 ; genLabel
      000099                        344 00104$:
                           000099   345 	Sstm8s_clk$CLK_LSICmd$67 ==.
                                    346 ;	./libraries/src/stm8s_clk.c: 181: }
                                    347 ; genEndFunction
                           000099   348 	Sstm8s_clk$CLK_LSICmd$68 ==.
                           000099   349 	XG$CLK_LSICmd$0$0 ==.
      000099 81               [ 4]  350 	ret
                           00009A   351 	Sstm8s_clk$CLK_LSICmd$69 ==.
                           00009A   352 	Sstm8s_clk$CLK_CCOCmd$70 ==.
                                    353 ;	./libraries/src/stm8s_clk.c: 189: void CLK_CCOCmd(FunctionalState NewState)
                                    354 ; genLabel
                                    355 ;	-----------------------------------------
                                    356 ;	 function CLK_CCOCmd
                                    357 ;	-----------------------------------------
                                    358 ;	Register assignment is optimal.
                                    359 ;	Stack space usage: 0 bytes.
      00009A                        360 _CLK_CCOCmd:
                           00009A   361 	Sstm8s_clk$CLK_CCOCmd$71 ==.
                           00009A   362 	Sstm8s_clk$CLK_CCOCmd$72 ==.
                                    363 ;	./libraries/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
                                    364 ; genPointerGet
      00009A C6 50 C9         [ 1]  365 	ld	a, 0x50c9
                           00009D   366 	Sstm8s_clk$CLK_CCOCmd$73 ==.
                                    367 ;	./libraries/src/stm8s_clk.c: 194: if (NewState != DISABLE)
                                    368 ; genIfx
      00009D 0D 03            [ 1]  369 	tnz	(0x03, sp)
      00009F 26 03            [ 1]  370 	jrne	00111$
      0000A1 CCr00rAC         [ 2]  371 	jp	00102$
      0000A4                        372 00111$:
                           0000A4   373 	Sstm8s_clk$CLK_CCOCmd$74 ==.
                           0000A4   374 	Sstm8s_clk$CLK_CCOCmd$75 ==.
                                    375 ;	./libraries/src/stm8s_clk.c: 197: CLK->CCOR |= CLK_CCOR_CCOEN;
                                    376 ; genOr
      0000A4 AA 01            [ 1]  377 	or	a, #0x01
                                    378 ; genPointerSet
      0000A6 C7 50 C9         [ 1]  379 	ld	0x50c9, a
                           0000A9   380 	Sstm8s_clk$CLK_CCOCmd$76 ==.
                                    381 ; genGoto
      0000A9 CCr00rB1         [ 2]  382 	jp	00104$
                                    383 ; genLabel
      0000AC                        384 00102$:
                           0000AC   385 	Sstm8s_clk$CLK_CCOCmd$77 ==.
                           0000AC   386 	Sstm8s_clk$CLK_CCOCmd$78 ==.
                                    387 ;	./libraries/src/stm8s_clk.c: 202: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOEN);
                                    388 ; genAnd
      0000AC A4 FE            [ 1]  389 	and	a, #0xfe
                                    390 ; genPointerSet
      0000AE C7 50 C9         [ 1]  391 	ld	0x50c9, a
                           0000B1   392 	Sstm8s_clk$CLK_CCOCmd$79 ==.
                                    393 ; genLabel
      0000B1                        394 00104$:
                           0000B1   395 	Sstm8s_clk$CLK_CCOCmd$80 ==.
                                    396 ;	./libraries/src/stm8s_clk.c: 204: }
                                    397 ; genEndFunction
                           0000B1   398 	Sstm8s_clk$CLK_CCOCmd$81 ==.
                           0000B1   399 	XG$CLK_CCOCmd$0$0 ==.
      0000B1 81               [ 4]  400 	ret
                           0000B2   401 	Sstm8s_clk$CLK_CCOCmd$82 ==.
                           0000B2   402 	Sstm8s_clk$CLK_ClockSwitchCmd$83 ==.
                                    403 ;	./libraries/src/stm8s_clk.c: 213: void CLK_ClockSwitchCmd(FunctionalState NewState)
                                    404 ; genLabel
                                    405 ;	-----------------------------------------
                                    406 ;	 function CLK_ClockSwitchCmd
                                    407 ;	-----------------------------------------
                                    408 ;	Register assignment is optimal.
                                    409 ;	Stack space usage: 0 bytes.
      0000B2                        410 _CLK_ClockSwitchCmd:
                           0000B2   411 	Sstm8s_clk$CLK_ClockSwitchCmd$84 ==.
                           0000B2   412 	Sstm8s_clk$CLK_ClockSwitchCmd$85 ==.
                                    413 ;	./libraries/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
                                    414 ; genPointerGet
      0000B2 C6 50 C5         [ 1]  415 	ld	a, 0x50c5
                           0000B5   416 	Sstm8s_clk$CLK_ClockSwitchCmd$86 ==.
                                    417 ;	./libraries/src/stm8s_clk.c: 218: if (NewState != DISABLE )
                                    418 ; genIfx
      0000B5 0D 03            [ 1]  419 	tnz	(0x03, sp)
      0000B7 26 03            [ 1]  420 	jrne	00111$
      0000B9 CCr00rC4         [ 2]  421 	jp	00102$
      0000BC                        422 00111$:
                           0000BC   423 	Sstm8s_clk$CLK_ClockSwitchCmd$87 ==.
                           0000BC   424 	Sstm8s_clk$CLK_ClockSwitchCmd$88 ==.
                                    425 ;	./libraries/src/stm8s_clk.c: 221: CLK->SWCR |= CLK_SWCR_SWEN;
                                    426 ; genOr
      0000BC AA 02            [ 1]  427 	or	a, #0x02
                                    428 ; genPointerSet
      0000BE C7 50 C5         [ 1]  429 	ld	0x50c5, a
                           0000C1   430 	Sstm8s_clk$CLK_ClockSwitchCmd$89 ==.
                                    431 ; genGoto
      0000C1 CCr00rC9         [ 2]  432 	jp	00104$
                                    433 ; genLabel
      0000C4                        434 00102$:
                           0000C4   435 	Sstm8s_clk$CLK_ClockSwitchCmd$90 ==.
                           0000C4   436 	Sstm8s_clk$CLK_ClockSwitchCmd$91 ==.
                                    437 ;	./libraries/src/stm8s_clk.c: 226: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWEN);
                                    438 ; genAnd
      0000C4 A4 FD            [ 1]  439 	and	a, #0xfd
                                    440 ; genPointerSet
      0000C6 C7 50 C5         [ 1]  441 	ld	0x50c5, a
                           0000C9   442 	Sstm8s_clk$CLK_ClockSwitchCmd$92 ==.
                                    443 ; genLabel
      0000C9                        444 00104$:
                           0000C9   445 	Sstm8s_clk$CLK_ClockSwitchCmd$93 ==.
                                    446 ;	./libraries/src/stm8s_clk.c: 228: }
                                    447 ; genEndFunction
                           0000C9   448 	Sstm8s_clk$CLK_ClockSwitchCmd$94 ==.
                           0000C9   449 	XG$CLK_ClockSwitchCmd$0$0 ==.
      0000C9 81               [ 4]  450 	ret
                           0000CA   451 	Sstm8s_clk$CLK_ClockSwitchCmd$95 ==.
                           0000CA   452 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96 ==.
                                    453 ;	./libraries/src/stm8s_clk.c: 238: void CLK_SlowActiveHaltWakeUpCmd(FunctionalState NewState)
                                    454 ; genLabel
                                    455 ;	-----------------------------------------
                                    456 ;	 function CLK_SlowActiveHaltWakeUpCmd
                                    457 ;	-----------------------------------------
                                    458 ;	Register assignment is optimal.
                                    459 ;	Stack space usage: 0 bytes.
      0000CA                        460 _CLK_SlowActiveHaltWakeUpCmd:
                           0000CA   461 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97 ==.
                           0000CA   462 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98 ==.
                                    463 ;	./libraries/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
                                    464 ; genPointerGet
      0000CA C6 50 C0         [ 1]  465 	ld	a, 0x50c0
                           0000CD   466 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99 ==.
                                    467 ;	./libraries/src/stm8s_clk.c: 243: if (NewState != DISABLE)
                                    468 ; genIfx
      0000CD 0D 03            [ 1]  469 	tnz	(0x03, sp)
      0000CF 26 03            [ 1]  470 	jrne	00111$
      0000D1 CCr00rDC         [ 2]  471 	jp	00102$
      0000D4                        472 00111$:
                           0000D4   473 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$100 ==.
                           0000D4   474 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101 ==.
                                    475 ;	./libraries/src/stm8s_clk.c: 246: CLK->ICKR |= CLK_ICKR_SWUAH;
                                    476 ; genOr
      0000D4 AA 20            [ 1]  477 	or	a, #0x20
                                    478 ; genPointerSet
      0000D6 C7 50 C0         [ 1]  479 	ld	0x50c0, a
                           0000D9   480 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$102 ==.
                                    481 ; genGoto
      0000D9 CCr00rE1         [ 2]  482 	jp	00104$
                                    483 ; genLabel
      0000DC                        484 00102$:
                           0000DC   485 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$103 ==.
                           0000DC   486 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104 ==.
                                    487 ;	./libraries/src/stm8s_clk.c: 251: CLK->ICKR &= (uint8_t)(~CLK_ICKR_SWUAH);
                                    488 ; genAnd
      0000DC A4 DF            [ 1]  489 	and	a, #0xdf
                                    490 ; genPointerSet
      0000DE C7 50 C0         [ 1]  491 	ld	0x50c0, a
                           0000E1   492 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$105 ==.
                                    493 ; genLabel
      0000E1                        494 00104$:
                           0000E1   495 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106 ==.
                                    496 ;	./libraries/src/stm8s_clk.c: 253: }
                                    497 ; genEndFunction
                           0000E1   498 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$107 ==.
                           0000E1   499 	XG$CLK_SlowActiveHaltWakeUpCmd$0$0 ==.
      0000E1 81               [ 4]  500 	ret
                           0000E2   501 	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108 ==.
                           0000E2   502 	Sstm8s_clk$CLK_PeripheralClockConfig$109 ==.
                                    503 ;	./libraries/src/stm8s_clk.c: 263: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    504 ; genLabel
                                    505 ;	-----------------------------------------
                                    506 ;	 function CLK_PeripheralClockConfig
                                    507 ;	-----------------------------------------
                                    508 ;	Register assignment is optimal.
                                    509 ;	Stack space usage: 2 bytes.
      0000E2                        510 _CLK_PeripheralClockConfig:
                           0000E2   511 	Sstm8s_clk$CLK_PeripheralClockConfig$110 ==.
      0000E2 52 02            [ 2]  512 	sub	sp, #2
                           0000E4   513 	Sstm8s_clk$CLK_PeripheralClockConfig$111 ==.
                           0000E4   514 	Sstm8s_clk$CLK_PeripheralClockConfig$112 ==.
                                    515 ;	./libraries/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    516 ; genAnd
      0000E4 7B 05            [ 1]  517 	ld	a, (0x05, sp)
      0000E6 A4 0F            [ 1]  518 	and	a, #0x0f
                                    519 ; genLeftShift
      0000E8 88               [ 1]  520 	push	a
                           0000E9   521 	Sstm8s_clk$CLK_PeripheralClockConfig$113 ==.
      0000E9 A6 01            [ 1]  522 	ld	a, #0x01
      0000EB 6B 02            [ 1]  523 	ld	(0x02, sp), a
      0000ED 84               [ 1]  524 	pop	a
                           0000EE   525 	Sstm8s_clk$CLK_PeripheralClockConfig$114 ==.
      0000EE 4D               [ 1]  526 	tnz	a
      0000EF 27 05            [ 1]  527 	jreq	00128$
      0000F1                        528 00127$:
      0000F1 08 01            [ 1]  529 	sll	(0x01, sp)
      0000F3 4A               [ 1]  530 	dec	a
      0000F4 26 FB            [ 1]  531 	jrne	00127$
      0000F6                        532 00128$:
                           0000F6   533 	Sstm8s_clk$CLK_PeripheralClockConfig$115 ==.
                                    534 ;	./libraries/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    535 ; genCpl
      0000F6 7B 01            [ 1]  536 	ld	a, (0x01, sp)
      0000F8 43               [ 1]  537 	cpl	a
      0000F9 6B 02            [ 1]  538 	ld	(0x02, sp), a
                           0000FB   539 	Sstm8s_clk$CLK_PeripheralClockConfig$116 ==.
                                    540 ;	./libraries/src/stm8s_clk.c: 269: if (((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
                                    541 ; genAnd
      0000FB 7B 05            [ 1]  542 	ld	a, (0x05, sp)
      0000FD A5 10            [ 1]  543 	bcp	a, #0x10
      0000FF 27 03            [ 1]  544 	jreq	00129$
      000101 CCr01r1E         [ 2]  545 	jp	00108$
      000104                        546 00129$:
                                    547 ; skipping generated iCode
                           000104   548 	Sstm8s_clk$CLK_PeripheralClockConfig$117 ==.
                                    549 ;	./libraries/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    550 ; genPointerGet
      000104 C6 50 C7         [ 1]  551 	ld	a, 0x50c7
                           000107   552 	Sstm8s_clk$CLK_PeripheralClockConfig$118 ==.
                           000107   553 	Sstm8s_clk$CLK_PeripheralClockConfig$119 ==.
                                    554 ;	./libraries/src/stm8s_clk.c: 271: if (NewState != DISABLE)
                                    555 ; genIfx
      000107 0D 06            [ 1]  556 	tnz	(0x06, sp)
      000109 26 03            [ 1]  557 	jrne	00130$
      00010B CCr01r16         [ 2]  558 	jp	00102$
      00010E                        559 00130$:
                           00010E   560 	Sstm8s_clk$CLK_PeripheralClockConfig$120 ==.
                           00010E   561 	Sstm8s_clk$CLK_PeripheralClockConfig$121 ==.
                                    562 ;	./libraries/src/stm8s_clk.c: 274: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    563 ; genOr
      00010E 1A 01            [ 1]  564 	or	a, (0x01, sp)
                                    565 ; genPointerSet
      000110 C7 50 C7         [ 1]  566 	ld	0x50c7, a
                           000113   567 	Sstm8s_clk$CLK_PeripheralClockConfig$122 ==.
                                    568 ; genGoto
      000113 CCr01r35         [ 2]  569 	jp	00110$
                                    570 ; genLabel
      000116                        571 00102$:
                           000116   572 	Sstm8s_clk$CLK_PeripheralClockConfig$123 ==.
                           000116   573 	Sstm8s_clk$CLK_PeripheralClockConfig$124 ==.
                                    574 ;	./libraries/src/stm8s_clk.c: 279: CLK->PCKENR1 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    575 ; genAnd
      000116 14 02            [ 1]  576 	and	a, (0x02, sp)
                                    577 ; genPointerSet
      000118 C7 50 C7         [ 1]  578 	ld	0x50c7, a
                           00011B   579 	Sstm8s_clk$CLK_PeripheralClockConfig$125 ==.
                                    580 ; genGoto
      00011B CCr01r35         [ 2]  581 	jp	00110$
                                    582 ; genLabel
      00011E                        583 00108$:
                           00011E   584 	Sstm8s_clk$CLK_PeripheralClockConfig$126 ==.
                                    585 ;	./libraries/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    586 ; genPointerGet
      00011E C6 50 CA         [ 1]  587 	ld	a, 0x50ca
                           000121   588 	Sstm8s_clk$CLK_PeripheralClockConfig$127 ==.
                           000121   589 	Sstm8s_clk$CLK_PeripheralClockConfig$128 ==.
                                    590 ;	./libraries/src/stm8s_clk.c: 284: if (NewState != DISABLE)
                                    591 ; genIfx
      000121 0D 06            [ 1]  592 	tnz	(0x06, sp)
      000123 26 03            [ 1]  593 	jrne	00131$
      000125 CCr01r30         [ 2]  594 	jp	00105$
      000128                        595 00131$:
                           000128   596 	Sstm8s_clk$CLK_PeripheralClockConfig$129 ==.
                           000128   597 	Sstm8s_clk$CLK_PeripheralClockConfig$130 ==.
                                    598 ;	./libraries/src/stm8s_clk.c: 287: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
                                    599 ; genOr
      000128 1A 01            [ 1]  600 	or	a, (0x01, sp)
                                    601 ; genPointerSet
      00012A C7 50 CA         [ 1]  602 	ld	0x50ca, a
                           00012D   603 	Sstm8s_clk$CLK_PeripheralClockConfig$131 ==.
                                    604 ; genGoto
      00012D CCr01r35         [ 2]  605 	jp	00110$
                                    606 ; genLabel
      000130                        607 00105$:
                           000130   608 	Sstm8s_clk$CLK_PeripheralClockConfig$132 ==.
                           000130   609 	Sstm8s_clk$CLK_PeripheralClockConfig$133 ==.
                                    610 ;	./libraries/src/stm8s_clk.c: 292: CLK->PCKENR2 &= (uint8_t)(~(uint8_t)(((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F))));
                                    611 ; genAnd
      000130 14 02            [ 1]  612 	and	a, (0x02, sp)
                                    613 ; genPointerSet
      000132 C7 50 CA         [ 1]  614 	ld	0x50ca, a
                           000135   615 	Sstm8s_clk$CLK_PeripheralClockConfig$134 ==.
                                    616 ; genLabel
      000135                        617 00110$:
                           000135   618 	Sstm8s_clk$CLK_PeripheralClockConfig$135 ==.
                                    619 ;	./libraries/src/stm8s_clk.c: 295: }
                                    620 ; genEndFunction
      000135 5B 02            [ 2]  621 	addw	sp, #2
                           000137   622 	Sstm8s_clk$CLK_PeripheralClockConfig$136 ==.
                           000137   623 	Sstm8s_clk$CLK_PeripheralClockConfig$137 ==.
                           000137   624 	XG$CLK_PeripheralClockConfig$0$0 ==.
      000137 81               [ 4]  625 	ret
                           000138   626 	Sstm8s_clk$CLK_PeripheralClockConfig$138 ==.
                           000138   627 	Sstm8s_clk$CLK_ClockSwitchConfig$139 ==.
                                    628 ;	./libraries/src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                    629 ; genLabel
                                    630 ;	-----------------------------------------
                                    631 ;	 function CLK_ClockSwitchConfig
                                    632 ;	-----------------------------------------
                                    633 ;	Register assignment might be sub-optimal.
                                    634 ;	Stack space usage: 0 bytes.
      000138                        635 _CLK_ClockSwitchConfig:
                           000138   636 	Sstm8s_clk$CLK_ClockSwitchConfig$140 ==.
                           000138   637 	Sstm8s_clk$CLK_ClockSwitchConfig$141 ==.
                                    638 ;	./libraries/src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
                                    639 ; genPointerGet
      000138 C6 50 C3         [ 1]  640 	ld	a, 0x50c3
      00013B 90 97            [ 1]  641 	ld	yl, a
                           00013D   642 	Sstm8s_clk$CLK_ClockSwitchConfig$142 ==.
                                    643 ;	./libraries/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
                                    644 ; genPointerGet
      00013D C6 50 C5         [ 1]  645 	ld	a, 0x50c5
                           000140   646 	Sstm8s_clk$CLK_ClockSwitchConfig$143 ==.
                                    647 ;	./libraries/src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
                                    648 ; genCmpEQorNE
      000140 88               [ 1]  649 	push	a
                           000141   650 	Sstm8s_clk$CLK_ClockSwitchConfig$144 ==.
      000141 7B 04            [ 1]  651 	ld	a, (0x04, sp)
      000143 4A               [ 1]  652 	dec	a
      000144 84               [ 1]  653 	pop	a
                           000145   654 	Sstm8s_clk$CLK_ClockSwitchConfig$145 ==.
      000145 26 03            [ 1]  655 	jrne	00232$
      000147 CCr01r4D         [ 2]  656 	jp	00233$
      00014A                        657 00232$:
      00014A CCr01r94         [ 2]  658 	jp	00122$
      00014D                        659 00233$:
                           00014D   660 	Sstm8s_clk$CLK_ClockSwitchConfig$146 ==.
                                    661 ; skipping generated iCode
                           00014D   662 	Sstm8s_clk$CLK_ClockSwitchConfig$147 ==.
                           00014D   663 	Sstm8s_clk$CLK_ClockSwitchConfig$148 ==.
                                    664 ;	./libraries/src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
                                    665 ; genOr
      00014D AA 02            [ 1]  666 	or	a, #0x02
                                    667 ; genPointerSet
      00014F C7 50 C5         [ 1]  668 	ld	0x50c5, a
                           000152   669 	Sstm8s_clk$CLK_ClockSwitchConfig$149 ==.
                                    670 ; genPointerGet
      000152 C6 50 C5         [ 1]  671 	ld	a, 0x50c5
                           000155   672 	Sstm8s_clk$CLK_ClockSwitchConfig$150 ==.
                                    673 ;	./libraries/src/stm8s_clk.c: 331: if (ITState != DISABLE)
                                    674 ; genIfx
      000155 0D 05            [ 1]  675 	tnz	(0x05, sp)
      000157 26 03            [ 1]  676 	jrne	00234$
      000159 CCr01r64         [ 2]  677 	jp	00102$
      00015C                        678 00234$:
                           00015C   679 	Sstm8s_clk$CLK_ClockSwitchConfig$151 ==.
                           00015C   680 	Sstm8s_clk$CLK_ClockSwitchConfig$152 ==.
                                    681 ;	./libraries/src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
                                    682 ; genOr
      00015C AA 04            [ 1]  683 	or	a, #0x04
                                    684 ; genPointerSet
      00015E C7 50 C5         [ 1]  685 	ld	0x50c5, a
                           000161   686 	Sstm8s_clk$CLK_ClockSwitchConfig$153 ==.
                                    687 ; genGoto
      000161 CCr01r69         [ 2]  688 	jp	00103$
                                    689 ; genLabel
      000164                        690 00102$:
                           000164   691 	Sstm8s_clk$CLK_ClockSwitchConfig$154 ==.
                           000164   692 	Sstm8s_clk$CLK_ClockSwitchConfig$155 ==.
                                    693 ;	./libraries/src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
                                    694 ; genAnd
      000164 A4 FB            [ 1]  695 	and	a, #0xfb
                                    696 ; genPointerSet
      000166 C7 50 C5         [ 1]  697 	ld	0x50c5, a
                           000169   698 	Sstm8s_clk$CLK_ClockSwitchConfig$156 ==.
                                    699 ; genLabel
      000169                        700 00103$:
                           000169   701 	Sstm8s_clk$CLK_ClockSwitchConfig$157 ==.
                                    702 ;	./libraries/src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
                                    703 ; genPointerSet
      000169 AE 50 C4         [ 2]  704 	ldw	x, #0x50c4
      00016C 7B 04            [ 1]  705 	ld	a, (0x04, sp)
      00016E F7               [ 1]  706 	ld	(x), a
                           00016F   707 	Sstm8s_clk$CLK_ClockSwitchConfig$158 ==.
                           00016F   708 	Sstm8s_clk$CLK_ClockSwitchConfig$159 ==.
                                    709 ;	./libraries/src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
                                    710 ; genAssign
      00016F 5F               [ 1]  711 	clrw	x
      000170 5A               [ 2]  712 	decw	x
                                    713 ; genLabel
      000171                        714 00105$:
                                    715 ; genPointerGet
      000171 C6 50 C5         [ 1]  716 	ld	a, 0x50c5
                                    717 ; genAnd
      000174 44               [ 1]  718 	srl	a
      000175 25 03            [ 1]  719 	jrc	00235$
      000177 CCr01r84         [ 2]  720 	jp	00107$
      00017A                        721 00235$:
                                    722 ; skipping generated iCode
                                    723 ; genIfx
      00017A 5D               [ 2]  724 	tnzw	x
      00017B 26 03            [ 1]  725 	jrne	00236$
      00017D CCr01r84         [ 2]  726 	jp	00107$
      000180                        727 00236$:
                           000180   728 	Sstm8s_clk$CLK_ClockSwitchConfig$160 ==.
                           000180   729 	Sstm8s_clk$CLK_ClockSwitchConfig$161 ==.
                                    730 ;	./libraries/src/stm8s_clk.c: 346: DownCounter--;
                                    731 ; genMinus
      000180 5A               [ 2]  732 	decw	x
                           000181   733 	Sstm8s_clk$CLK_ClockSwitchConfig$162 ==.
                                    734 ; genGoto
      000181 CCr01r71         [ 2]  735 	jp	00105$
                                    736 ; genLabel
      000184                        737 00107$:
                           000184   738 	Sstm8s_clk$CLK_ClockSwitchConfig$163 ==.
                                    739 ;	./libraries/src/stm8s_clk.c: 349: if(DownCounter != 0)
                                    740 ; genIfx
      000184 5D               [ 2]  741 	tnzw	x
      000185 26 03            [ 1]  742 	jrne	00237$
      000187 CCr01r90         [ 2]  743 	jp	00109$
      00018A                        744 00237$:
                           00018A   745 	Sstm8s_clk$CLK_ClockSwitchConfig$164 ==.
                           00018A   746 	Sstm8s_clk$CLK_ClockSwitchConfig$165 ==.
                                    747 ;	./libraries/src/stm8s_clk.c: 351: Swif = SUCCESS;
                                    748 ; genAssign
      00018A A6 01            [ 1]  749 	ld	a, #0x01
      00018C 97               [ 1]  750 	ld	xl, a
                           00018D   751 	Sstm8s_clk$CLK_ClockSwitchConfig$166 ==.
                                    752 ; genGoto
      00018D CCr01rD9         [ 2]  753 	jp	00123$
                                    754 ; genLabel
      000190                        755 00109$:
                           000190   756 	Sstm8s_clk$CLK_ClockSwitchConfig$167 ==.
                           000190   757 	Sstm8s_clk$CLK_ClockSwitchConfig$168 ==.
                                    758 ;	./libraries/src/stm8s_clk.c: 355: Swif = ERROR;
                                    759 ; genAssign
      000190 5F               [ 1]  760 	clrw	x
                           000191   761 	Sstm8s_clk$CLK_ClockSwitchConfig$169 ==.
                                    762 ; genGoto
      000191 CCr01rD9         [ 2]  763 	jp	00123$
                                    764 ; genLabel
      000194                        765 00122$:
                           000194   766 	Sstm8s_clk$CLK_ClockSwitchConfig$170 ==.
                           000194   767 	Sstm8s_clk$CLK_ClockSwitchConfig$171 ==.
                                    768 ;	./libraries/src/stm8s_clk.c: 361: if (ITState != DISABLE)
                                    769 ; genIfx
      000194 0D 05            [ 1]  770 	tnz	(0x05, sp)
      000196 26 03            [ 1]  771 	jrne	00238$
      000198 CCr01rA3         [ 2]  772 	jp	00112$
      00019B                        773 00238$:
                           00019B   774 	Sstm8s_clk$CLK_ClockSwitchConfig$172 ==.
                           00019B   775 	Sstm8s_clk$CLK_ClockSwitchConfig$173 ==.
                                    776 ;	./libraries/src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
                                    777 ; genOr
      00019B AA 04            [ 1]  778 	or	a, #0x04
                                    779 ; genPointerSet
      00019D C7 50 C5         [ 1]  780 	ld	0x50c5, a
                           0001A0   781 	Sstm8s_clk$CLK_ClockSwitchConfig$174 ==.
                                    782 ; genGoto
      0001A0 CCr01rA8         [ 2]  783 	jp	00113$
                                    784 ; genLabel
      0001A3                        785 00112$:
                           0001A3   786 	Sstm8s_clk$CLK_ClockSwitchConfig$175 ==.
                           0001A3   787 	Sstm8s_clk$CLK_ClockSwitchConfig$176 ==.
                                    788 ;	./libraries/src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
                                    789 ; genAnd
      0001A3 A4 FB            [ 1]  790 	and	a, #0xfb
                                    791 ; genPointerSet
      0001A5 C7 50 C5         [ 1]  792 	ld	0x50c5, a
                           0001A8   793 	Sstm8s_clk$CLK_ClockSwitchConfig$177 ==.
                                    794 ; genLabel
      0001A8                        795 00113$:
                           0001A8   796 	Sstm8s_clk$CLK_ClockSwitchConfig$178 ==.
                                    797 ;	./libraries/src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
                                    798 ; genPointerSet
      0001A8 AE 50 C4         [ 2]  799 	ldw	x, #0x50c4
      0001AB 7B 04            [ 1]  800 	ld	a, (0x04, sp)
      0001AD F7               [ 1]  801 	ld	(x), a
                           0001AE   802 	Sstm8s_clk$CLK_ClockSwitchConfig$179 ==.
                           0001AE   803 	Sstm8s_clk$CLK_ClockSwitchConfig$180 ==.
                                    804 ;	./libraries/src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
                                    805 ; genAssign
      0001AE 5F               [ 1]  806 	clrw	x
      0001AF 5A               [ 2]  807 	decw	x
                                    808 ; genLabel
      0001B0                        809 00115$:
                                    810 ; genPointerGet
      0001B0 C6 50 C5         [ 1]  811 	ld	a, 0x50c5
                                    812 ; genAnd
      0001B3 A5 08            [ 1]  813 	bcp	a, #0x08
      0001B5 26 03            [ 1]  814 	jrne	00239$
      0001B7 CCr01rC4         [ 2]  815 	jp	00117$
      0001BA                        816 00239$:
                                    817 ; skipping generated iCode
                                    818 ; genIfx
      0001BA 5D               [ 2]  819 	tnzw	x
      0001BB 26 03            [ 1]  820 	jrne	00240$
      0001BD CCr01rC4         [ 2]  821 	jp	00117$
      0001C0                        822 00240$:
                           0001C0   823 	Sstm8s_clk$CLK_ClockSwitchConfig$181 ==.
                           0001C0   824 	Sstm8s_clk$CLK_ClockSwitchConfig$182 ==.
                                    825 ;	./libraries/src/stm8s_clk.c: 376: DownCounter--;
                                    826 ; genMinus
      0001C0 5A               [ 2]  827 	decw	x
                           0001C1   828 	Sstm8s_clk$CLK_ClockSwitchConfig$183 ==.
                                    829 ; genGoto
      0001C1 CCr01rB0         [ 2]  830 	jp	00115$
                                    831 ; genLabel
      0001C4                        832 00117$:
                           0001C4   833 	Sstm8s_clk$CLK_ClockSwitchConfig$184 ==.
                                    834 ;	./libraries/src/stm8s_clk.c: 379: if(DownCounter != 0)
                                    835 ; genIfx
      0001C4 5D               [ 2]  836 	tnzw	x
      0001C5 26 03            [ 1]  837 	jrne	00241$
      0001C7 CCr01rD8         [ 2]  838 	jp	00119$
      0001CA                        839 00241$:
                           0001CA   840 	Sstm8s_clk$CLK_ClockSwitchConfig$185 ==.
                           0001CA   841 	Sstm8s_clk$CLK_ClockSwitchConfig$186 ==.
                                    842 ;	./libraries/src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
                                    843 ; genPointerGet
      0001CA C6 50 C5         [ 1]  844 	ld	a, 0x50c5
                                    845 ; genOr
      0001CD AA 02            [ 1]  846 	or	a, #0x02
                                    847 ; genPointerSet
      0001CF C7 50 C5         [ 1]  848 	ld	0x50c5, a
                           0001D2   849 	Sstm8s_clk$CLK_ClockSwitchConfig$187 ==.
                                    850 ;	./libraries/src/stm8s_clk.c: 383: Swif = SUCCESS;
                                    851 ; genAssign
      0001D2 A6 01            [ 1]  852 	ld	a, #0x01
      0001D4 97               [ 1]  853 	ld	xl, a
                           0001D5   854 	Sstm8s_clk$CLK_ClockSwitchConfig$188 ==.
                                    855 ; genGoto
      0001D5 CCr01rD9         [ 2]  856 	jp	00123$
                                    857 ; genLabel
      0001D8                        858 00119$:
                           0001D8   859 	Sstm8s_clk$CLK_ClockSwitchConfig$189 ==.
                           0001D8   860 	Sstm8s_clk$CLK_ClockSwitchConfig$190 ==.
                                    861 ;	./libraries/src/stm8s_clk.c: 387: Swif = ERROR;
                                    862 ; genAssign
      0001D8 5F               [ 1]  863 	clrw	x
                           0001D9   864 	Sstm8s_clk$CLK_ClockSwitchConfig$191 ==.
                                    865 ; genLabel
      0001D9                        866 00123$:
                           0001D9   867 	Sstm8s_clk$CLK_ClockSwitchConfig$192 ==.
                                    868 ;	./libraries/src/stm8s_clk.c: 390: if(Swif != ERROR)
                                    869 ; genIfx
      0001D9 9F               [ 1]  870 	ld	a, xl
      0001DA 4D               [ 1]  871 	tnz	a
      0001DB 26 03            [ 1]  872 	jrne	00242$
      0001DD CCr02r37         [ 2]  873 	jp	00136$
      0001E0                        874 00242$:
                           0001E0   875 	Sstm8s_clk$CLK_ClockSwitchConfig$193 ==.
                           0001E0   876 	Sstm8s_clk$CLK_ClockSwitchConfig$194 ==.
                                    877 ;	./libraries/src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
                                    878 ; genIfx
      0001E0 0D 06            [ 1]  879 	tnz	(0x06, sp)
      0001E2 27 03            [ 1]  880 	jreq	00243$
      0001E4 CCr01rFE         [ 2]  881 	jp	00132$
      0001E7                        882 00243$:
                                    883 ; genCmpEQorNE
      0001E7 90 9F            [ 1]  884 	ld	a, yl
      0001E9 A1 E1            [ 1]  885 	cp	a, #0xe1
      0001EB 26 03            [ 1]  886 	jrne	00245$
      0001ED CCr01rF3         [ 2]  887 	jp	00246$
      0001F0                        888 00245$:
      0001F0 CCr01rFE         [ 2]  889 	jp	00132$
      0001F3                        890 00246$:
                           0001F3   891 	Sstm8s_clk$CLK_ClockSwitchConfig$195 ==.
                                    892 ; skipping generated iCode
                           0001F3   893 	Sstm8s_clk$CLK_ClockSwitchConfig$196 ==.
                           0001F3   894 	Sstm8s_clk$CLK_ClockSwitchConfig$197 ==.
                                    895 ;	./libraries/src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
                                    896 ; genPointerGet
      0001F3 C6 50 C0         [ 1]  897 	ld	a, 0x50c0
                                    898 ; genAnd
      0001F6 A4 FE            [ 1]  899 	and	a, #0xfe
                                    900 ; genPointerSet
      0001F8 C7 50 C0         [ 1]  901 	ld	0x50c0, a
                           0001FB   902 	Sstm8s_clk$CLK_ClockSwitchConfig$198 ==.
                                    903 ; genGoto
      0001FB CCr02r37         [ 2]  904 	jp	00136$
                                    905 ; genLabel
      0001FE                        906 00132$:
                           0001FE   907 	Sstm8s_clk$CLK_ClockSwitchConfig$199 ==.
                                    908 ;	./libraries/src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
                                    909 ; genIfx
      0001FE 0D 06            [ 1]  910 	tnz	(0x06, sp)
      000200 27 03            [ 1]  911 	jreq	00247$
      000202 CCr02r1C         [ 2]  912 	jp	00128$
      000205                        913 00247$:
                                    914 ; genCmpEQorNE
      000205 90 9F            [ 1]  915 	ld	a, yl
      000207 A1 D2            [ 1]  916 	cp	a, #0xd2
      000209 26 03            [ 1]  917 	jrne	00249$
      00020B CCr02r11         [ 2]  918 	jp	00250$
      00020E                        919 00249$:
      00020E CCr02r1C         [ 2]  920 	jp	00128$
      000211                        921 00250$:
                           000211   922 	Sstm8s_clk$CLK_ClockSwitchConfig$200 ==.
                                    923 ; skipping generated iCode
                           000211   924 	Sstm8s_clk$CLK_ClockSwitchConfig$201 ==.
                           000211   925 	Sstm8s_clk$CLK_ClockSwitchConfig$202 ==.
                                    926 ;	./libraries/src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
                                    927 ; genPointerGet
      000211 C6 50 C0         [ 1]  928 	ld	a, 0x50c0
                                    929 ; genAnd
      000214 A4 F7            [ 1]  930 	and	a, #0xf7
                                    931 ; genPointerSet
      000216 C7 50 C0         [ 1]  932 	ld	0x50c0, a
                           000219   933 	Sstm8s_clk$CLK_ClockSwitchConfig$203 ==.
                                    934 ; genGoto
      000219 CCr02r37         [ 2]  935 	jp	00136$
                                    936 ; genLabel
      00021C                        937 00128$:
                           00021C   938 	Sstm8s_clk$CLK_ClockSwitchConfig$204 ==.
                                    939 ;	./libraries/src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
                                    940 ; genIfx
      00021C 0D 06            [ 1]  941 	tnz	(0x06, sp)
      00021E 27 03            [ 1]  942 	jreq	00251$
      000220 CCr02r37         [ 2]  943 	jp	00136$
      000223                        944 00251$:
                                    945 ; genCmpEQorNE
      000223 90 9F            [ 1]  946 	ld	a, yl
      000225 A1 B4            [ 1]  947 	cp	a, #0xb4
      000227 26 03            [ 1]  948 	jrne	00253$
      000229 CCr02r2F         [ 2]  949 	jp	00254$
      00022C                        950 00253$:
      00022C CCr02r37         [ 2]  951 	jp	00136$
      00022F                        952 00254$:
                           00022F   953 	Sstm8s_clk$CLK_ClockSwitchConfig$205 ==.
                                    954 ; skipping generated iCode
                           00022F   955 	Sstm8s_clk$CLK_ClockSwitchConfig$206 ==.
                           00022F   956 	Sstm8s_clk$CLK_ClockSwitchConfig$207 ==.
                                    957 ;	./libraries/src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
                                    958 ; genPointerGet
      00022F C6 50 C1         [ 1]  959 	ld	a, 0x50c1
                                    960 ; genAnd
      000232 A4 FE            [ 1]  961 	and	a, #0xfe
                                    962 ; genPointerSet
      000234 C7 50 C1         [ 1]  963 	ld	0x50c1, a
                           000237   964 	Sstm8s_clk$CLK_ClockSwitchConfig$208 ==.
                                    965 ; genLabel
      000237                        966 00136$:
                           000237   967 	Sstm8s_clk$CLK_ClockSwitchConfig$209 ==.
                                    968 ;	./libraries/src/stm8s_clk.c: 406: return(Swif);
                                    969 ; genReturn
      000237 9F               [ 1]  970 	ld	a, xl
                                    971 ; genLabel
      000238                        972 00137$:
                           000238   973 	Sstm8s_clk$CLK_ClockSwitchConfig$210 ==.
                                    974 ;	./libraries/src/stm8s_clk.c: 407: }
                                    975 ; genEndFunction
                           000238   976 	Sstm8s_clk$CLK_ClockSwitchConfig$211 ==.
                           000238   977 	XG$CLK_ClockSwitchConfig$0$0 ==.
      000238 81               [ 4]  978 	ret
                           000239   979 	Sstm8s_clk$CLK_ClockSwitchConfig$212 ==.
                           000239   980 	Sstm8s_clk$CLK_HSIPrescalerConfig$213 ==.
                                    981 ;	./libraries/src/stm8s_clk.c: 415: void CLK_HSIPrescalerConfig(CLK_Prescaler_TypeDef HSIPrescaler)
                                    982 ; genLabel
                                    983 ;	-----------------------------------------
                                    984 ;	 function CLK_HSIPrescalerConfig
                                    985 ;	-----------------------------------------
                                    986 ;	Register assignment is optimal.
                                    987 ;	Stack space usage: 0 bytes.
      000239                        988 _CLK_HSIPrescalerConfig:
                           000239   989 	Sstm8s_clk$CLK_HSIPrescalerConfig$214 ==.
                           000239   990 	Sstm8s_clk$CLK_HSIPrescalerConfig$215 ==.
                                    991 ;	./libraries/src/stm8s_clk.c: 421: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                    992 ; genPointerGet
      000239 C6 50 C6         [ 1]  993 	ld	a, 0x50c6
                                    994 ; genAnd
      00023C A4 E7            [ 1]  995 	and	a, #0xe7
                                    996 ; genPointerSet
      00023E C7 50 C6         [ 1]  997 	ld	0x50c6, a
                           000241   998 	Sstm8s_clk$CLK_HSIPrescalerConfig$216 ==.
                                    999 ;	./libraries/src/stm8s_clk.c: 424: CLK->CKDIVR |= (uint8_t)HSIPrescaler;
                                   1000 ; genPointerGet
      000241 C6 50 C6         [ 1] 1001 	ld	a, 0x50c6
                                   1002 ; genOr
      000244 1A 03            [ 1] 1003 	or	a, (0x03, sp)
                                   1004 ; genPointerSet
      000246 C7 50 C6         [ 1] 1005 	ld	0x50c6, a
                                   1006 ; genLabel
      000249                       1007 00101$:
                           000249  1008 	Sstm8s_clk$CLK_HSIPrescalerConfig$217 ==.
                                   1009 ;	./libraries/src/stm8s_clk.c: 425: }
                                   1010 ; genEndFunction
                           000249  1011 	Sstm8s_clk$CLK_HSIPrescalerConfig$218 ==.
                           000249  1012 	XG$CLK_HSIPrescalerConfig$0$0 ==.
      000249 81               [ 4] 1013 	ret
                           00024A  1014 	Sstm8s_clk$CLK_HSIPrescalerConfig$219 ==.
                           00024A  1015 	Sstm8s_clk$CLK_CCOConfig$220 ==.
                                   1016 ;	./libraries/src/stm8s_clk.c: 436: void CLK_CCOConfig(CLK_Output_TypeDef CLK_CCO)
                                   1017 ; genLabel
                                   1018 ;	-----------------------------------------
                                   1019 ;	 function CLK_CCOConfig
                                   1020 ;	-----------------------------------------
                                   1021 ;	Register assignment is optimal.
                                   1022 ;	Stack space usage: 0 bytes.
      00024A                       1023 _CLK_CCOConfig:
                           00024A  1024 	Sstm8s_clk$CLK_CCOConfig$221 ==.
                           00024A  1025 	Sstm8s_clk$CLK_CCOConfig$222 ==.
                                   1026 ;	./libraries/src/stm8s_clk.c: 442: CLK->CCOR &= (uint8_t)(~CLK_CCOR_CCOSEL);
                                   1027 ; genPointerGet
      00024A C6 50 C9         [ 1] 1028 	ld	a, 0x50c9
                                   1029 ; genAnd
      00024D A4 E1            [ 1] 1030 	and	a, #0xe1
                                   1031 ; genPointerSet
      00024F C7 50 C9         [ 1] 1032 	ld	0x50c9, a
                           000252  1033 	Sstm8s_clk$CLK_CCOConfig$223 ==.
                                   1034 ;	./libraries/src/stm8s_clk.c: 445: CLK->CCOR |= (uint8_t)CLK_CCO;
                                   1035 ; genPointerGet
      000252 C6 50 C9         [ 1] 1036 	ld	a, 0x50c9
                                   1037 ; genOr
      000255 1A 03            [ 1] 1038 	or	a, (0x03, sp)
                                   1039 ; genPointerSet
      000257 C7 50 C9         [ 1] 1040 	ld	0x50c9, a
                           00025A  1041 	Sstm8s_clk$CLK_CCOConfig$224 ==.
                                   1042 ;	./libraries/src/stm8s_clk.c: 448: CLK->CCOR |= CLK_CCOR_CCOEN;
                                   1043 ; genPointerGet
      00025A C6 50 C9         [ 1] 1044 	ld	a, 0x50c9
                                   1045 ; genOr
      00025D AA 01            [ 1] 1046 	or	a, #0x01
                                   1047 ; genPointerSet
      00025F C7 50 C9         [ 1] 1048 	ld	0x50c9, a
                                   1049 ; genLabel
      000262                       1050 00101$:
                           000262  1051 	Sstm8s_clk$CLK_CCOConfig$225 ==.
                                   1052 ;	./libraries/src/stm8s_clk.c: 449: }
                                   1053 ; genEndFunction
                           000262  1054 	Sstm8s_clk$CLK_CCOConfig$226 ==.
                           000262  1055 	XG$CLK_CCOConfig$0$0 ==.
      000262 81               [ 4] 1056 	ret
                           000263  1057 	Sstm8s_clk$CLK_CCOConfig$227 ==.
                           000263  1058 	Sstm8s_clk$CLK_ITConfig$228 ==.
                                   1059 ;	./libraries/src/stm8s_clk.c: 459: void CLK_ITConfig(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
                                   1060 ; genLabel
                                   1061 ;	-----------------------------------------
                                   1062 ;	 function CLK_ITConfig
                                   1063 ;	-----------------------------------------
                                   1064 ;	Register assignment is optimal.
                                   1065 ;	Stack space usage: 1 bytes.
      000263                       1066 _CLK_ITConfig:
                           000263  1067 	Sstm8s_clk$CLK_ITConfig$229 ==.
      000263 88               [ 1] 1068 	push	a
                           000264  1069 	Sstm8s_clk$CLK_ITConfig$230 ==.
                           000264  1070 	Sstm8s_clk$CLK_ITConfig$231 ==.
                                   1071 ;	./libraries/src/stm8s_clk.c: 467: switch (CLK_IT)
                                   1072 ; genCmpEQorNE
      000264 7B 04            [ 1] 1073 	ld	a, (0x04, sp)
      000266 A1 0C            [ 1] 1074 	cp	a, #0x0c
      000268 26 07            [ 1] 1075 	jrne	00140$
      00026A A6 01            [ 1] 1076 	ld	a, #0x01
      00026C 6B 01            [ 1] 1077 	ld	(0x01, sp), a
      00026E CCr02r73         [ 2] 1078 	jp	00141$
      000271                       1079 00140$:
      000271 0F 01            [ 1] 1080 	clr	(0x01, sp)
      000273                       1081 00141$:
                           000273  1082 	Sstm8s_clk$CLK_ITConfig$232 ==.
                                   1083 ; genCmpEQorNE
      000273 7B 04            [ 1] 1084 	ld	a, (0x04, sp)
      000275 A1 1C            [ 1] 1085 	cp	a, #0x1c
      000277 26 05            [ 1] 1086 	jrne	00143$
      000279 A6 01            [ 1] 1087 	ld	a, #0x01
      00027B CCr02r7F         [ 2] 1088 	jp	00144$
      00027E                       1089 00143$:
      00027E 4F               [ 1] 1090 	clr	a
      00027F                       1091 00144$:
                           00027F  1092 	Sstm8s_clk$CLK_ITConfig$233 ==.
                           00027F  1093 	Sstm8s_clk$CLK_ITConfig$234 ==.
                                   1094 ;	./libraries/src/stm8s_clk.c: 465: if (NewState != DISABLE)
                                   1095 ; genIfx
      00027F 0D 05            [ 1] 1096 	tnz	(0x05, sp)
      000281 26 03            [ 1] 1097 	jrne	00145$
      000283 CCr02rA9         [ 2] 1098 	jp	00110$
      000286                       1099 00145$:
                           000286  1100 	Sstm8s_clk$CLK_ITConfig$235 ==.
                           000286  1101 	Sstm8s_clk$CLK_ITConfig$236 ==.
                                   1102 ;	./libraries/src/stm8s_clk.c: 467: switch (CLK_IT)
                                   1103 ; genIfx
      000286 0D 01            [ 1] 1104 	tnz	(0x01, sp)
      000288 27 03            [ 1] 1105 	jreq	00146$
      00028A CCr02r9E         [ 2] 1106 	jp	00102$
      00028D                       1107 00146$:
                                   1108 ; genIfx
      00028D 4D               [ 1] 1109 	tnz	a
      00028E 26 03            [ 1] 1110 	jrne	00147$
      000290 CCr02rC9         [ 2] 1111 	jp	00112$
      000293                       1112 00147$:
                           000293  1113 	Sstm8s_clk$CLK_ITConfig$237 ==.
                           000293  1114 	Sstm8s_clk$CLK_ITConfig$238 ==.
                                   1115 ;	./libraries/src/stm8s_clk.c: 470: CLK->SWCR |= CLK_SWCR_SWIEN;
                                   1116 ; genPointerGet
      000293 C6 50 C5         [ 1] 1117 	ld	a, 0x50c5
                                   1118 ; genOr
      000296 AA 04            [ 1] 1119 	or	a, #0x04
                                   1120 ; genPointerSet
      000298 C7 50 C5         [ 1] 1121 	ld	0x50c5, a
                           00029B  1122 	Sstm8s_clk$CLK_ITConfig$239 ==.
                                   1123 ;	./libraries/src/stm8s_clk.c: 471: break;
                                   1124 ; genGoto
      00029B CCr02rC9         [ 2] 1125 	jp	00112$
                           00029E  1126 	Sstm8s_clk$CLK_ITConfig$240 ==.
                                   1127 ;	./libraries/src/stm8s_clk.c: 472: case CLK_IT_CSSD: /* Enable the clock security system detection interrupt */
                                   1128 ; genLabel
      00029E                       1129 00102$:
                           00029E  1130 	Sstm8s_clk$CLK_ITConfig$241 ==.
                                   1131 ;	./libraries/src/stm8s_clk.c: 473: CLK->CSSR |= CLK_CSSR_CSSDIE;
                                   1132 ; genPointerGet
      00029E C6 50 C8         [ 1] 1133 	ld	a, 0x50c8
                                   1134 ; genOr
      0002A1 AA 04            [ 1] 1135 	or	a, #0x04
                                   1136 ; genPointerSet
      0002A3 C7 50 C8         [ 1] 1137 	ld	0x50c8, a
                           0002A6  1138 	Sstm8s_clk$CLK_ITConfig$242 ==.
                                   1139 ;	./libraries/src/stm8s_clk.c: 474: break;
                                   1140 ; genGoto
      0002A6 CCr02rC9         [ 2] 1141 	jp	00112$
                           0002A9  1142 	Sstm8s_clk$CLK_ITConfig$243 ==.
                           0002A9  1143 	Sstm8s_clk$CLK_ITConfig$244 ==.
                                   1144 ;	./libraries/src/stm8s_clk.c: 477: }
                                   1145 ; genLabel
      0002A9                       1146 00110$:
                           0002A9  1147 	Sstm8s_clk$CLK_ITConfig$245 ==.
                           0002A9  1148 	Sstm8s_clk$CLK_ITConfig$246 ==.
                                   1149 ;	./libraries/src/stm8s_clk.c: 481: switch (CLK_IT)
                                   1150 ; genIfx
      0002A9 0D 01            [ 1] 1151 	tnz	(0x01, sp)
      0002AB 27 03            [ 1] 1152 	jreq	00148$
      0002AD CCr02rC1         [ 2] 1153 	jp	00106$
      0002B0                       1154 00148$:
                                   1155 ; genIfx
      0002B0 4D               [ 1] 1156 	tnz	a
      0002B1 26 03            [ 1] 1157 	jrne	00149$
      0002B3 CCr02rC9         [ 2] 1158 	jp	00112$
      0002B6                       1159 00149$:
                           0002B6  1160 	Sstm8s_clk$CLK_ITConfig$247 ==.
                           0002B6  1161 	Sstm8s_clk$CLK_ITConfig$248 ==.
                                   1162 ;	./libraries/src/stm8s_clk.c: 484: CLK->SWCR  &= (uint8_t)(~CLK_SWCR_SWIEN);
                                   1163 ; genPointerGet
      0002B6 C6 50 C5         [ 1] 1164 	ld	a, 0x50c5
                                   1165 ; genAnd
      0002B9 A4 FB            [ 1] 1166 	and	a, #0xfb
                                   1167 ; genPointerSet
      0002BB C7 50 C5         [ 1] 1168 	ld	0x50c5, a
                           0002BE  1169 	Sstm8s_clk$CLK_ITConfig$249 ==.
                                   1170 ;	./libraries/src/stm8s_clk.c: 485: break;
                                   1171 ; genGoto
      0002BE CCr02rC9         [ 2] 1172 	jp	00112$
                           0002C1  1173 	Sstm8s_clk$CLK_ITConfig$250 ==.
                                   1174 ;	./libraries/src/stm8s_clk.c: 486: case CLK_IT_CSSD: /* Disable the clock security system detection interrupt */
                                   1175 ; genLabel
      0002C1                       1176 00106$:
                           0002C1  1177 	Sstm8s_clk$CLK_ITConfig$251 ==.
                                   1178 ;	./libraries/src/stm8s_clk.c: 487: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSDIE);
                                   1179 ; genPointerGet
      0002C1 C6 50 C8         [ 1] 1180 	ld	a, 0x50c8
                                   1181 ; genAnd
      0002C4 A4 FB            [ 1] 1182 	and	a, #0xfb
                                   1183 ; genPointerSet
      0002C6 C7 50 C8         [ 1] 1184 	ld	0x50c8, a
                           0002C9  1185 	Sstm8s_clk$CLK_ITConfig$252 ==.
                           0002C9  1186 	Sstm8s_clk$CLK_ITConfig$253 ==.
                                   1187 ;	./libraries/src/stm8s_clk.c: 491: }
                                   1188 ; genLabel
      0002C9                       1189 00112$:
                           0002C9  1190 	Sstm8s_clk$CLK_ITConfig$254 ==.
                                   1191 ;	./libraries/src/stm8s_clk.c: 493: }
                                   1192 ; genEndFunction
      0002C9 84               [ 1] 1193 	pop	a
                           0002CA  1194 	Sstm8s_clk$CLK_ITConfig$255 ==.
                           0002CA  1195 	Sstm8s_clk$CLK_ITConfig$256 ==.
                           0002CA  1196 	XG$CLK_ITConfig$0$0 ==.
      0002CA 81               [ 4] 1197 	ret
                           0002CB  1198 	Sstm8s_clk$CLK_ITConfig$257 ==.
                           0002CB  1199 	Sstm8s_clk$CLK_SYSCLKConfig$258 ==.
                                   1200 ;	./libraries/src/stm8s_clk.c: 500: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                   1201 ; genLabel
                                   1202 ;	-----------------------------------------
                                   1203 ;	 function CLK_SYSCLKConfig
                                   1204 ;	-----------------------------------------
                                   1205 ;	Register assignment is optimal.
                                   1206 ;	Stack space usage: 1 bytes.
      0002CB                       1207 _CLK_SYSCLKConfig:
                           0002CB  1208 	Sstm8s_clk$CLK_SYSCLKConfig$259 ==.
      0002CB 88               [ 1] 1209 	push	a
                           0002CC  1210 	Sstm8s_clk$CLK_SYSCLKConfig$260 ==.
                           0002CC  1211 	Sstm8s_clk$CLK_SYSCLKConfig$261 ==.
                                   1212 ;	./libraries/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                   1213 ; genPointerGet
      0002CC C6 50 C6         [ 1] 1214 	ld	a, 0x50c6
                           0002CF  1215 	Sstm8s_clk$CLK_SYSCLKConfig$262 ==.
                                   1216 ;	./libraries/src/stm8s_clk.c: 505: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
                                   1217 ; genAnd
      0002CF 0D 04            [ 1] 1218 	tnz	(0x04, sp)
      0002D1 2A 03            [ 1] 1219 	jrpl	00111$
      0002D3 CCr02rEC         [ 2] 1220 	jp	00102$
      0002D6                       1221 00111$:
                                   1222 ; skipping generated iCode
                           0002D6  1223 	Sstm8s_clk$CLK_SYSCLKConfig$263 ==.
                           0002D6  1224 	Sstm8s_clk$CLK_SYSCLKConfig$264 ==.
                                   1225 ;	./libraries/src/stm8s_clk.c: 507: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                   1226 ; genAnd
      0002D6 A4 E7            [ 1] 1227 	and	a, #0xe7
                                   1228 ; genPointerSet
      0002D8 C7 50 C6         [ 1] 1229 	ld	0x50c6, a
                           0002DB  1230 	Sstm8s_clk$CLK_SYSCLKConfig$265 ==.
                                   1231 ;	./libraries/src/stm8s_clk.c: 508: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
                                   1232 ; genPointerGet
      0002DB C6 50 C6         [ 1] 1233 	ld	a, 0x50c6
      0002DE 6B 01            [ 1] 1234 	ld	(0x01, sp), a
                                   1235 ; genAnd
      0002E0 7B 04            [ 1] 1236 	ld	a, (0x04, sp)
      0002E2 A4 18            [ 1] 1237 	and	a, #0x18
                                   1238 ; genOr
      0002E4 1A 01            [ 1] 1239 	or	a, (0x01, sp)
                                   1240 ; genPointerSet
      0002E6 C7 50 C6         [ 1] 1241 	ld	0x50c6, a
                           0002E9  1242 	Sstm8s_clk$CLK_SYSCLKConfig$266 ==.
                                   1243 ; genGoto
      0002E9 CCr02rFF         [ 2] 1244 	jp	00104$
                                   1245 ; genLabel
      0002EC                       1246 00102$:
                           0002EC  1247 	Sstm8s_clk$CLK_SYSCLKConfig$267 ==.
                           0002EC  1248 	Sstm8s_clk$CLK_SYSCLKConfig$268 ==.
                                   1249 ;	./libraries/src/stm8s_clk.c: 512: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
                                   1250 ; genAnd
      0002EC A4 F8            [ 1] 1251 	and	a, #0xf8
                                   1252 ; genPointerSet
      0002EE C7 50 C6         [ 1] 1253 	ld	0x50c6, a
                           0002F1  1254 	Sstm8s_clk$CLK_SYSCLKConfig$269 ==.
                                   1255 ;	./libraries/src/stm8s_clk.c: 513: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
                                   1256 ; genPointerGet
      0002F1 C6 50 C6         [ 1] 1257 	ld	a, 0x50c6
      0002F4 6B 01            [ 1] 1258 	ld	(0x01, sp), a
                                   1259 ; genAnd
      0002F6 7B 04            [ 1] 1260 	ld	a, (0x04, sp)
      0002F8 A4 07            [ 1] 1261 	and	a, #0x07
                                   1262 ; genOr
      0002FA 1A 01            [ 1] 1263 	or	a, (0x01, sp)
                                   1264 ; genPointerSet
      0002FC C7 50 C6         [ 1] 1265 	ld	0x50c6, a
                           0002FF  1266 	Sstm8s_clk$CLK_SYSCLKConfig$270 ==.
                                   1267 ; genLabel
      0002FF                       1268 00104$:
                           0002FF  1269 	Sstm8s_clk$CLK_SYSCLKConfig$271 ==.
                                   1270 ;	./libraries/src/stm8s_clk.c: 515: }
                                   1271 ; genEndFunction
      0002FF 84               [ 1] 1272 	pop	a
                           000300  1273 	Sstm8s_clk$CLK_SYSCLKConfig$272 ==.
                           000300  1274 	Sstm8s_clk$CLK_SYSCLKConfig$273 ==.
                           000300  1275 	XG$CLK_SYSCLKConfig$0$0 ==.
      000300 81               [ 4] 1276 	ret
                           000301  1277 	Sstm8s_clk$CLK_SYSCLKConfig$274 ==.
                           000301  1278 	Sstm8s_clk$CLK_SWIMConfig$275 ==.
                                   1279 ;	./libraries/src/stm8s_clk.c: 523: void CLK_SWIMConfig(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
                                   1280 ; genLabel
                                   1281 ;	-----------------------------------------
                                   1282 ;	 function CLK_SWIMConfig
                                   1283 ;	-----------------------------------------
                                   1284 ;	Register assignment is optimal.
                                   1285 ;	Stack space usage: 0 bytes.
      000301                       1286 _CLK_SWIMConfig:
                           000301  1287 	Sstm8s_clk$CLK_SWIMConfig$276 ==.
                           000301  1288 	Sstm8s_clk$CLK_SWIMConfig$277 ==.
                                   1289 ;	./libraries/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
                                   1290 ; genPointerGet
      000301 C6 50 CD         [ 1] 1291 	ld	a, 0x50cd
                           000304  1292 	Sstm8s_clk$CLK_SWIMConfig$278 ==.
                                   1293 ;	./libraries/src/stm8s_clk.c: 528: if (CLK_SWIMDivider != CLK_SWIMDIVIDER_2)
                                   1294 ; genIfx
      000304 0D 03            [ 1] 1295 	tnz	(0x03, sp)
      000306 26 03            [ 1] 1296 	jrne	00111$
      000308 CCr03r13         [ 2] 1297 	jp	00102$
      00030B                       1298 00111$:
                           00030B  1299 	Sstm8s_clk$CLK_SWIMConfig$279 ==.
                           00030B  1300 	Sstm8s_clk$CLK_SWIMConfig$280 ==.
                                   1301 ;	./libraries/src/stm8s_clk.c: 531: CLK->SWIMCCR |= CLK_SWIMCCR_SWIMDIV;
                                   1302 ; genOr
      00030B AA 01            [ 1] 1303 	or	a, #0x01
                                   1304 ; genPointerSet
      00030D C7 50 CD         [ 1] 1305 	ld	0x50cd, a
                           000310  1306 	Sstm8s_clk$CLK_SWIMConfig$281 ==.
                                   1307 ; genGoto
      000310 CCr03r18         [ 2] 1308 	jp	00104$
                                   1309 ; genLabel
      000313                       1310 00102$:
                           000313  1311 	Sstm8s_clk$CLK_SWIMConfig$282 ==.
                           000313  1312 	Sstm8s_clk$CLK_SWIMConfig$283 ==.
                                   1313 ;	./libraries/src/stm8s_clk.c: 536: CLK->SWIMCCR &= (uint8_t)(~CLK_SWIMCCR_SWIMDIV);
                                   1314 ; genAnd
      000313 A4 FE            [ 1] 1315 	and	a, #0xfe
                                   1316 ; genPointerSet
      000315 C7 50 CD         [ 1] 1317 	ld	0x50cd, a
                           000318  1318 	Sstm8s_clk$CLK_SWIMConfig$284 ==.
                                   1319 ; genLabel
      000318                       1320 00104$:
                           000318  1321 	Sstm8s_clk$CLK_SWIMConfig$285 ==.
                                   1322 ;	./libraries/src/stm8s_clk.c: 538: }
                                   1323 ; genEndFunction
                           000318  1324 	Sstm8s_clk$CLK_SWIMConfig$286 ==.
                           000318  1325 	XG$CLK_SWIMConfig$0$0 ==.
      000318 81               [ 4] 1326 	ret
                           000319  1327 	Sstm8s_clk$CLK_SWIMConfig$287 ==.
                           000319  1328 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$288 ==.
                                   1329 ;	./libraries/src/stm8s_clk.c: 547: void CLK_ClockSecuritySystemEnable(void)
                                   1330 ; genLabel
                                   1331 ;	-----------------------------------------
                                   1332 ;	 function CLK_ClockSecuritySystemEnable
                                   1333 ;	-----------------------------------------
                                   1334 ;	Register assignment is optimal.
                                   1335 ;	Stack space usage: 0 bytes.
      000319                       1336 _CLK_ClockSecuritySystemEnable:
                           000319  1337 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$289 ==.
                           000319  1338 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$290 ==.
                                   1339 ;	./libraries/src/stm8s_clk.c: 550: CLK->CSSR |= CLK_CSSR_CSSEN;
                                   1340 ; genPointerGet
      000319 C6 50 C8         [ 1] 1341 	ld	a, 0x50c8
                                   1342 ; genOr
      00031C AA 01            [ 1] 1343 	or	a, #0x01
                                   1344 ; genPointerSet
      00031E C7 50 C8         [ 1] 1345 	ld	0x50c8, a
                                   1346 ; genLabel
      000321                       1347 00101$:
                           000321  1348 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$291 ==.
                                   1349 ;	./libraries/src/stm8s_clk.c: 551: }
                                   1350 ; genEndFunction
                           000321  1351 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$292 ==.
                           000321  1352 	XG$CLK_ClockSecuritySystemEnable$0$0 ==.
      000321 81               [ 4] 1353 	ret
                           000322  1354 	Sstm8s_clk$CLK_ClockSecuritySystemEnable$293 ==.
                           000322  1355 	Sstm8s_clk$CLK_GetSYSCLKSource$294 ==.
                                   1356 ;	./libraries/src/stm8s_clk.c: 559: CLK_Source_TypeDef CLK_GetSYSCLKSource(void)
                                   1357 ; genLabel
                                   1358 ;	-----------------------------------------
                                   1359 ;	 function CLK_GetSYSCLKSource
                                   1360 ;	-----------------------------------------
                                   1361 ;	Register assignment is optimal.
                                   1362 ;	Stack space usage: 0 bytes.
      000322                       1363 _CLK_GetSYSCLKSource:
                           000322  1364 	Sstm8s_clk$CLK_GetSYSCLKSource$295 ==.
                           000322  1365 	Sstm8s_clk$CLK_GetSYSCLKSource$296 ==.
                                   1366 ;	./libraries/src/stm8s_clk.c: 561: return((CLK_Source_TypeDef)CLK->CMSR);
                                   1367 ; genPointerGet
      000322 C6 50 C3         [ 1] 1368 	ld	a, 0x50c3
                                   1369 ; genReturn
                                   1370 ; genLabel
      000325                       1371 00101$:
                           000325  1372 	Sstm8s_clk$CLK_GetSYSCLKSource$297 ==.
                                   1373 ;	./libraries/src/stm8s_clk.c: 562: }
                                   1374 ; genEndFunction
                           000325  1375 	Sstm8s_clk$CLK_GetSYSCLKSource$298 ==.
                           000325  1376 	XG$CLK_GetSYSCLKSource$0$0 ==.
      000325 81               [ 4] 1377 	ret
                           000326  1378 	Sstm8s_clk$CLK_GetSYSCLKSource$299 ==.
                           000326  1379 	Sstm8s_clk$CLK_GetClockFreq$300 ==.
                                   1380 ;	./libraries/src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                   1381 ; genLabel
                                   1382 ;	-----------------------------------------
                                   1383 ;	 function CLK_GetClockFreq
                                   1384 ;	-----------------------------------------
                                   1385 ;	Register assignment might be sub-optimal.
                                   1386 ;	Stack space usage: 4 bytes.
      000326                       1387 _CLK_GetClockFreq:
                           000326  1388 	Sstm8s_clk$CLK_GetClockFreq$301 ==.
      000326 52 04            [ 2] 1389 	sub	sp, #4
                           000328  1390 	Sstm8s_clk$CLK_GetClockFreq$302 ==.
                           000328  1391 	Sstm8s_clk$CLK_GetClockFreq$303 ==.
                                   1392 ;	./libraries/src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
                                   1393 ; genPointerGet
      000328 C6 50 C3         [ 1] 1394 	ld	a, 0x50c3
      00032B 6B 04            [ 1] 1395 	ld	(0x04, sp), a
                           00032D  1396 	Sstm8s_clk$CLK_GetClockFreq$304 ==.
                                   1397 ;	./libraries/src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
                                   1398 ; genCmpEQorNE
      00032D 7B 04            [ 1] 1399 	ld	a, (0x04, sp)
      00032F A1 E1            [ 1] 1400 	cp	a, #0xe1
      000331 26 03            [ 1] 1401 	jrne	00120$
      000333 CCr03r39         [ 2] 1402 	jp	00121$
      000336                       1403 00120$:
      000336 CCr03r60         [ 2] 1404 	jp	00105$
      000339                       1405 00121$:
                           000339  1406 	Sstm8s_clk$CLK_GetClockFreq$305 ==.
                                   1407 ; skipping generated iCode
                           000339  1408 	Sstm8s_clk$CLK_GetClockFreq$306 ==.
                           000339  1409 	Sstm8s_clk$CLK_GetClockFreq$307 ==.
                                   1410 ;	./libraries/src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
                                   1411 ; genPointerGet
      000339 C6 50 C6         [ 1] 1412 	ld	a, 0x50c6
                                   1413 ; genAnd
      00033C A4 18            [ 1] 1414 	and	a, #0x18
                           00033E  1415 	Sstm8s_clk$CLK_GetClockFreq$308 ==.
                                   1416 ;	./libraries/src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
                                   1417 ; genRightShiftLiteral
      00033E 44               [ 1] 1418 	srl	a
      00033F 44               [ 1] 1419 	srl	a
      000340 44               [ 1] 1420 	srl	a
                           000341  1421 	Sstm8s_clk$CLK_GetClockFreq$309 ==.
                                   1422 ;	./libraries/src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
                                   1423 ; skipping iCode since result will be rematerialized
                                   1424 ; genPlus
      000341 5F               [ 1] 1425 	clrw	x
      000342 97               [ 1] 1426 	ld	xl, a
      000343 1Cr00r00         [ 2] 1427 	addw	x, #(_HSIDivFactor + 0)
                                   1428 ; genPointerGet
      000346 F6               [ 1] 1429 	ld	a, (x)
                           000347  1430 	Sstm8s_clk$CLK_GetClockFreq$310 ==.
                                   1431 ;	./libraries/src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
                                   1432 ; genCast
                                   1433 ; genAssign
      000347 5F               [ 1] 1434 	clrw	x
      000348 97               [ 1] 1435 	ld	xl, a
      000349 90 5F            [ 1] 1436 	clrw	y
                           00034B  1437 	Sstm8s_clk$CLK_GetClockFreq$311 ==.
                                   1438 ; genIPush
      00034B 89               [ 2] 1439 	pushw	x
                           00034C  1440 	Sstm8s_clk$CLK_GetClockFreq$312 ==.
      00034C 90 89            [ 2] 1441 	pushw	y
                           00034E  1442 	Sstm8s_clk$CLK_GetClockFreq$313 ==.
                                   1443 ; genIPush
      00034E 4B 00            [ 1] 1444 	push	#0x00
                           000350  1445 	Sstm8s_clk$CLK_GetClockFreq$314 ==.
      000350 4B 24            [ 1] 1446 	push	#0x24
                           000352  1447 	Sstm8s_clk$CLK_GetClockFreq$315 ==.
      000352 4B F4            [ 1] 1448 	push	#0xf4
                           000354  1449 	Sstm8s_clk$CLK_GetClockFreq$316 ==.
      000354 4B 00            [ 1] 1450 	push	#0x00
                           000356  1451 	Sstm8s_clk$CLK_GetClockFreq$317 ==.
                                   1452 ; genCall
      000356 CDr00r00         [ 4] 1453 	call	__divulong
      000359 5B 08            [ 2] 1454 	addw	sp, #8
                           00035B  1455 	Sstm8s_clk$CLK_GetClockFreq$318 ==.
                                   1456 ; genAssign
      00035B 1F 03            [ 2] 1457 	ldw	(0x03, sp), x
                                   1458 ; genGoto
      00035D CCr03r81         [ 2] 1459 	jp	00106$
                                   1460 ; genLabel
      000360                       1461 00105$:
                           000360  1462 	Sstm8s_clk$CLK_GetClockFreq$319 ==.
                                   1463 ;	./libraries/src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
                                   1464 ; genCmpEQorNE
      000360 7B 04            [ 1] 1465 	ld	a, (0x04, sp)
      000362 A1 D2            [ 1] 1466 	cp	a, #0xd2
      000364 26 03            [ 1] 1467 	jrne	00123$
      000366 CCr03r6C         [ 2] 1468 	jp	00124$
      000369                       1469 00123$:
      000369 CCr03r78         [ 2] 1470 	jp	00102$
      00036C                       1471 00124$:
                           00036C  1472 	Sstm8s_clk$CLK_GetClockFreq$320 ==.
                                   1473 ; skipping generated iCode
                           00036C  1474 	Sstm8s_clk$CLK_GetClockFreq$321 ==.
                           00036C  1475 	Sstm8s_clk$CLK_GetClockFreq$322 ==.
                                   1476 ;	./libraries/src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
                                   1477 ; genAssign
      00036C AE F4 00         [ 2] 1478 	ldw	x, #0xf400
      00036F 1F 03            [ 2] 1479 	ldw	(0x03, sp), x
      000371 90 AE 00 01      [ 2] 1480 	ldw	y, #0x0001
                           000375  1481 	Sstm8s_clk$CLK_GetClockFreq$323 ==.
                                   1482 ; genGoto
      000375 CCr03r81         [ 2] 1483 	jp	00106$
                                   1484 ; genLabel
      000378                       1485 00102$:
                           000378  1486 	Sstm8s_clk$CLK_GetClockFreq$324 ==.
                           000378  1487 	Sstm8s_clk$CLK_GetClockFreq$325 ==.
                                   1488 ;	./libraries/src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
                                   1489 ; genAssign
      000378 AE 24 00         [ 2] 1490 	ldw	x, #0x2400
      00037B 1F 03            [ 2] 1491 	ldw	(0x03, sp), x
      00037D 90 AE 00 F4      [ 2] 1492 	ldw	y, #0x00f4
                           000381  1493 	Sstm8s_clk$CLK_GetClockFreq$326 ==.
                                   1494 ; genLabel
      000381                       1495 00106$:
                           000381  1496 	Sstm8s_clk$CLK_GetClockFreq$327 ==.
                                   1497 ;	./libraries/src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
                                   1498 ; genReturn
      000381 1E 03            [ 2] 1499 	ldw	x, (0x03, sp)
                                   1500 ; genLabel
      000383                       1501 00107$:
                           000383  1502 	Sstm8s_clk$CLK_GetClockFreq$328 ==.
                                   1503 ;	./libraries/src/stm8s_clk.c: 595: }
                                   1504 ; genEndFunction
      000383 5B 04            [ 2] 1505 	addw	sp, #4
                           000385  1506 	Sstm8s_clk$CLK_GetClockFreq$329 ==.
                           000385  1507 	Sstm8s_clk$CLK_GetClockFreq$330 ==.
                           000385  1508 	XG$CLK_GetClockFreq$0$0 ==.
      000385 81               [ 4] 1509 	ret
                           000386  1510 	Sstm8s_clk$CLK_GetClockFreq$331 ==.
                           000386  1511 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$332 ==.
                                   1512 ;	./libraries/src/stm8s_clk.c: 604: void CLK_AdjustHSICalibrationValue(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
                                   1513 ; genLabel
                                   1514 ;	-----------------------------------------
                                   1515 ;	 function CLK_AdjustHSICalibrationValue
                                   1516 ;	-----------------------------------------
                                   1517 ;	Register assignment is optimal.
                                   1518 ;	Stack space usage: 0 bytes.
      000386                       1519 _CLK_AdjustHSICalibrationValue:
                           000386  1520 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$333 ==.
                           000386  1521 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$334 ==.
                                   1522 ;	./libraries/src/stm8s_clk.c: 610: CLK->HSITRIMR = (uint8_t)( (uint8_t)(CLK->HSITRIMR & (uint8_t)(~CLK_HSITRIMR_HSITRIM))|((uint8_t)CLK_HSICalibrationValue));
                                   1523 ; genPointerGet
      000386 C6 50 CC         [ 1] 1524 	ld	a, 0x50cc
                                   1525 ; genAnd
      000389 A4 F8            [ 1] 1526 	and	a, #0xf8
                                   1527 ; genOr
      00038B 1A 03            [ 1] 1528 	or	a, (0x03, sp)
                                   1529 ; genPointerSet
      00038D C7 50 CC         [ 1] 1530 	ld	0x50cc, a
                                   1531 ; genLabel
      000390                       1532 00101$:
                           000390  1533 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$335 ==.
                                   1534 ;	./libraries/src/stm8s_clk.c: 611: }
                                   1535 ; genEndFunction
                           000390  1536 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$336 ==.
                           000390  1537 	XG$CLK_AdjustHSICalibrationValue$0$0 ==.
      000390 81               [ 4] 1538 	ret
                           000391  1539 	Sstm8s_clk$CLK_AdjustHSICalibrationValue$337 ==.
                           000391  1540 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$338 ==.
                                   1541 ;	./libraries/src/stm8s_clk.c: 622: void CLK_SYSCLKEmergencyClear(void)
                                   1542 ; genLabel
                                   1543 ;	-----------------------------------------
                                   1544 ;	 function CLK_SYSCLKEmergencyClear
                                   1545 ;	-----------------------------------------
                                   1546 ;	Register assignment is optimal.
                                   1547 ;	Stack space usage: 0 bytes.
      000391                       1548 _CLK_SYSCLKEmergencyClear:
                           000391  1549 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$339 ==.
                           000391  1550 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$340 ==.
                                   1551 ;	./libraries/src/stm8s_clk.c: 624: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWBSY);
                                   1552 ; genPointerGet
      000391 C6 50 C5         [ 1] 1553 	ld	a, 0x50c5
                                   1554 ; genAnd
      000394 A4 FE            [ 1] 1555 	and	a, #0xfe
                                   1556 ; genPointerSet
      000396 C7 50 C5         [ 1] 1557 	ld	0x50c5, a
                                   1558 ; genLabel
      000399                       1559 00101$:
                           000399  1560 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$341 ==.
                                   1561 ;	./libraries/src/stm8s_clk.c: 625: }
                                   1562 ; genEndFunction
                           000399  1563 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$342 ==.
                           000399  1564 	XG$CLK_SYSCLKEmergencyClear$0$0 ==.
      000399 81               [ 4] 1565 	ret
                           00039A  1566 	Sstm8s_clk$CLK_SYSCLKEmergencyClear$343 ==.
                           00039A  1567 	Sstm8s_clk$CLK_GetFlagStatus$344 ==.
                                   1568 ;	./libraries/src/stm8s_clk.c: 634: FlagStatus CLK_GetFlagStatus(CLK_Flag_TypeDef CLK_FLAG)
                                   1569 ; genLabel
                                   1570 ;	-----------------------------------------
                                   1571 ;	 function CLK_GetFlagStatus
                                   1572 ;	-----------------------------------------
                                   1573 ;	Register assignment might be sub-optimal.
                                   1574 ;	Stack space usage: 2 bytes.
      00039A                       1575 _CLK_GetFlagStatus:
                           00039A  1576 	Sstm8s_clk$CLK_GetFlagStatus$345 ==.
      00039A 52 02            [ 2] 1577 	sub	sp, #2
                           00039C  1578 	Sstm8s_clk$CLK_GetFlagStatus$346 ==.
                           00039C  1579 	Sstm8s_clk$CLK_GetFlagStatus$347 ==.
                                   1580 ;	./libraries/src/stm8s_clk.c: 644: statusreg = (uint16_t)((uint16_t)CLK_FLAG & (uint16_t)0xFF00);
                                   1581 ; genCast
                                   1582 ; genAssign
      00039C 1E 05            [ 2] 1583 	ldw	x, (0x05, sp)
                                   1584 ; genAnd
      00039E 4F               [ 1] 1585 	clr	a
                                   1586 ; genAssign
      00039F 97               [ 1] 1587 	ld	xl, a
                           0003A0  1588 	Sstm8s_clk$CLK_GetFlagStatus$348 ==.
                                   1589 ;	./libraries/src/stm8s_clk.c: 647: if (statusreg == 0x0100) /* The flag to check is in ICKRregister */
                                   1590 ; genCast
                                   1591 ; genAssign
      0003A0 1F 01            [ 2] 1592 	ldw	(0x01, sp), x
                                   1593 ; genCmpEQorNE
      0003A2 1E 01            [ 2] 1594 	ldw	x, (0x01, sp)
      0003A4 A3 01 00         [ 2] 1595 	cpw	x, #0x0100
      0003A7 26 03            [ 1] 1596 	jrne	00144$
      0003A9 CCr03rAF         [ 2] 1597 	jp	00145$
      0003AC                       1598 00144$:
      0003AC CCr03rB5         [ 2] 1599 	jp	00111$
      0003AF                       1600 00145$:
                           0003AF  1601 	Sstm8s_clk$CLK_GetFlagStatus$349 ==.
                                   1602 ; skipping generated iCode
                           0003AF  1603 	Sstm8s_clk$CLK_GetFlagStatus$350 ==.
                           0003AF  1604 	Sstm8s_clk$CLK_GetFlagStatus$351 ==.
                                   1605 ;	./libraries/src/stm8s_clk.c: 649: tmpreg = CLK->ICKR;
                                   1606 ; genPointerGet
      0003AF C6 50 C0         [ 1] 1607 	ld	a, 0x50c0
                           0003B2  1608 	Sstm8s_clk$CLK_GetFlagStatus$352 ==.
                                   1609 ; genGoto
      0003B2 CCr03rF1         [ 2] 1610 	jp	00112$
                                   1611 ; genLabel
      0003B5                       1612 00111$:
                           0003B5  1613 	Sstm8s_clk$CLK_GetFlagStatus$353 ==.
                                   1614 ;	./libraries/src/stm8s_clk.c: 651: else if (statusreg == 0x0200) /* The flag to check is in ECKRregister */
                                   1615 ; genCmpEQorNE
      0003B5 1E 01            [ 2] 1616 	ldw	x, (0x01, sp)
      0003B7 A3 02 00         [ 2] 1617 	cpw	x, #0x0200
      0003BA 26 03            [ 1] 1618 	jrne	00147$
      0003BC CCr03rC2         [ 2] 1619 	jp	00148$
      0003BF                       1620 00147$:
      0003BF CCr03rC8         [ 2] 1621 	jp	00108$
      0003C2                       1622 00148$:
                           0003C2  1623 	Sstm8s_clk$CLK_GetFlagStatus$354 ==.
                                   1624 ; skipping generated iCode
                           0003C2  1625 	Sstm8s_clk$CLK_GetFlagStatus$355 ==.
                           0003C2  1626 	Sstm8s_clk$CLK_GetFlagStatus$356 ==.
                                   1627 ;	./libraries/src/stm8s_clk.c: 653: tmpreg = CLK->ECKR;
                                   1628 ; genPointerGet
      0003C2 C6 50 C1         [ 1] 1629 	ld	a, 0x50c1
                           0003C5  1630 	Sstm8s_clk$CLK_GetFlagStatus$357 ==.
                                   1631 ; genGoto
      0003C5 CCr03rF1         [ 2] 1632 	jp	00112$
                                   1633 ; genLabel
      0003C8                       1634 00108$:
                           0003C8  1635 	Sstm8s_clk$CLK_GetFlagStatus$358 ==.
                                   1636 ;	./libraries/src/stm8s_clk.c: 655: else if (statusreg == 0x0300) /* The flag to check is in SWIC register */
                                   1637 ; genCmpEQorNE
      0003C8 1E 01            [ 2] 1638 	ldw	x, (0x01, sp)
      0003CA A3 03 00         [ 2] 1639 	cpw	x, #0x0300
      0003CD 26 03            [ 1] 1640 	jrne	00150$
      0003CF CCr03rD5         [ 2] 1641 	jp	00151$
      0003D2                       1642 00150$:
      0003D2 CCr03rDB         [ 2] 1643 	jp	00105$
      0003D5                       1644 00151$:
                           0003D5  1645 	Sstm8s_clk$CLK_GetFlagStatus$359 ==.
                                   1646 ; skipping generated iCode
                           0003D5  1647 	Sstm8s_clk$CLK_GetFlagStatus$360 ==.
                           0003D5  1648 	Sstm8s_clk$CLK_GetFlagStatus$361 ==.
                                   1649 ;	./libraries/src/stm8s_clk.c: 657: tmpreg = CLK->SWCR;
                                   1650 ; genPointerGet
      0003D5 C6 50 C5         [ 1] 1651 	ld	a, 0x50c5
                           0003D8  1652 	Sstm8s_clk$CLK_GetFlagStatus$362 ==.
                                   1653 ; genGoto
      0003D8 CCr03rF1         [ 2] 1654 	jp	00112$
                                   1655 ; genLabel
      0003DB                       1656 00105$:
                           0003DB  1657 	Sstm8s_clk$CLK_GetFlagStatus$363 ==.
                                   1658 ;	./libraries/src/stm8s_clk.c: 659: else if (statusreg == 0x0400) /* The flag to check is in CSS register */
                                   1659 ; genCmpEQorNE
      0003DB 1E 01            [ 2] 1660 	ldw	x, (0x01, sp)
      0003DD A3 04 00         [ 2] 1661 	cpw	x, #0x0400
      0003E0 26 03            [ 1] 1662 	jrne	00153$
      0003E2 CCr03rE8         [ 2] 1663 	jp	00154$
      0003E5                       1664 00153$:
      0003E5 CCr03rEE         [ 2] 1665 	jp	00102$
      0003E8                       1666 00154$:
                           0003E8  1667 	Sstm8s_clk$CLK_GetFlagStatus$364 ==.
                                   1668 ; skipping generated iCode
                           0003E8  1669 	Sstm8s_clk$CLK_GetFlagStatus$365 ==.
                           0003E8  1670 	Sstm8s_clk$CLK_GetFlagStatus$366 ==.
                                   1671 ;	./libraries/src/stm8s_clk.c: 661: tmpreg = CLK->CSSR;
                                   1672 ; genPointerGet
      0003E8 C6 50 C8         [ 1] 1673 	ld	a, 0x50c8
                           0003EB  1674 	Sstm8s_clk$CLK_GetFlagStatus$367 ==.
                                   1675 ; genGoto
      0003EB CCr03rF1         [ 2] 1676 	jp	00112$
                                   1677 ; genLabel
      0003EE                       1678 00102$:
                           0003EE  1679 	Sstm8s_clk$CLK_GetFlagStatus$368 ==.
                           0003EE  1680 	Sstm8s_clk$CLK_GetFlagStatus$369 ==.
                                   1681 ;	./libraries/src/stm8s_clk.c: 665: tmpreg = CLK->CCOR;
                                   1682 ; genPointerGet
      0003EE C6 50 C9         [ 1] 1683 	ld	a, 0x50c9
                           0003F1  1684 	Sstm8s_clk$CLK_GetFlagStatus$370 ==.
                                   1685 ; genLabel
      0003F1                       1686 00112$:
                           0003F1  1687 	Sstm8s_clk$CLK_GetFlagStatus$371 ==.
                                   1688 ;	./libraries/src/stm8s_clk.c: 668: if ((tmpreg & (uint8_t)CLK_FLAG) != (uint8_t)RESET)
                                   1689 ; genCast
                                   1690 ; genAssign
      0003F1 88               [ 1] 1691 	push	a
                           0003F2  1692 	Sstm8s_clk$CLK_GetFlagStatus$372 ==.
      0003F2 7B 07            [ 1] 1693 	ld	a, (0x07, sp)
      0003F4 6B 03            [ 1] 1694 	ld	(0x03, sp), a
      0003F6 84               [ 1] 1695 	pop	a
                           0003F7  1696 	Sstm8s_clk$CLK_GetFlagStatus$373 ==.
                                   1697 ; genAnd
      0003F7 14 02            [ 1] 1698 	and	a, (0x02, sp)
                                   1699 ; genIfx
      0003F9 4D               [ 1] 1700 	tnz	a
      0003FA 26 03            [ 1] 1701 	jrne	00155$
      0003FC CCr04r04         [ 2] 1702 	jp	00114$
      0003FF                       1703 00155$:
                           0003FF  1704 	Sstm8s_clk$CLK_GetFlagStatus$374 ==.
                           0003FF  1705 	Sstm8s_clk$CLK_GetFlagStatus$375 ==.
                                   1706 ;	./libraries/src/stm8s_clk.c: 670: bitstatus = SET;
                                   1707 ; genAssign
      0003FF A6 01            [ 1] 1708 	ld	a, #0x01
                           000401  1709 	Sstm8s_clk$CLK_GetFlagStatus$376 ==.
                                   1710 ; genGoto
      000401 CCr04r05         [ 2] 1711 	jp	00115$
                                   1712 ; genLabel
      000404                       1713 00114$:
                           000404  1714 	Sstm8s_clk$CLK_GetFlagStatus$377 ==.
                           000404  1715 	Sstm8s_clk$CLK_GetFlagStatus$378 ==.
                                   1716 ;	./libraries/src/stm8s_clk.c: 674: bitstatus = RESET;
                                   1717 ; genAssign
      000404 4F               [ 1] 1718 	clr	a
                           000405  1719 	Sstm8s_clk$CLK_GetFlagStatus$379 ==.
                                   1720 ; genLabel
      000405                       1721 00115$:
                           000405  1722 	Sstm8s_clk$CLK_GetFlagStatus$380 ==.
                                   1723 ;	./libraries/src/stm8s_clk.c: 678: return((FlagStatus)bitstatus);
                                   1724 ; genReturn
                                   1725 ; genLabel
      000405                       1726 00116$:
                           000405  1727 	Sstm8s_clk$CLK_GetFlagStatus$381 ==.
                                   1728 ;	./libraries/src/stm8s_clk.c: 679: }
                                   1729 ; genEndFunction
      000405 5B 02            [ 2] 1730 	addw	sp, #2
                           000407  1731 	Sstm8s_clk$CLK_GetFlagStatus$382 ==.
                           000407  1732 	Sstm8s_clk$CLK_GetFlagStatus$383 ==.
                           000407  1733 	XG$CLK_GetFlagStatus$0$0 ==.
      000407 81               [ 4] 1734 	ret
                           000408  1735 	Sstm8s_clk$CLK_GetFlagStatus$384 ==.
                           000408  1736 	Sstm8s_clk$CLK_GetITStatus$385 ==.
                                   1737 ;	./libraries/src/stm8s_clk.c: 687: ITStatus CLK_GetITStatus(CLK_IT_TypeDef CLK_IT)
                                   1738 ; genLabel
                                   1739 ;	-----------------------------------------
                                   1740 ;	 function CLK_GetITStatus
                                   1741 ;	-----------------------------------------
                                   1742 ;	Register assignment is optimal.
                                   1743 ;	Stack space usage: 0 bytes.
      000408                       1744 _CLK_GetITStatus:
                           000408  1745 	Sstm8s_clk$CLK_GetITStatus$386 ==.
                           000408  1746 	Sstm8s_clk$CLK_GetITStatus$387 ==.
                                   1747 ;	./libraries/src/stm8s_clk.c: 694: if (CLK_IT == CLK_IT_SWIF)
                                   1748 ; genCmpEQorNE
      000408 7B 03            [ 1] 1749 	ld	a, (0x03, sp)
      00040A A1 1C            [ 1] 1750 	cp	a, #0x1c
      00040C 26 03            [ 1] 1751 	jrne	00128$
      00040E CCr04r14         [ 2] 1752 	jp	00129$
      000411                       1753 00128$:
      000411 CCr04r2C         [ 2] 1754 	jp	00108$
      000414                       1755 00129$:
                           000414  1756 	Sstm8s_clk$CLK_GetITStatus$388 ==.
                                   1757 ; skipping generated iCode
                           000414  1758 	Sstm8s_clk$CLK_GetITStatus$389 ==.
                           000414  1759 	Sstm8s_clk$CLK_GetITStatus$390 ==.
                                   1760 ;	./libraries/src/stm8s_clk.c: 697: if ((CLK->SWCR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
                                   1761 ; genPointerGet
      000414 C6 50 C5         [ 1] 1762 	ld	a, 0x50c5
                                   1763 ; genAnd
      000417 14 03            [ 1] 1764 	and	a, (0x03, sp)
                                   1765 ; genCmpEQorNE
      000419 A1 0C            [ 1] 1766 	cp	a, #0x0c
      00041B 26 03            [ 1] 1767 	jrne	00131$
      00041D CCr04r23         [ 2] 1768 	jp	00132$
      000420                       1769 00131$:
      000420 CCr04r28         [ 2] 1770 	jp	00102$
      000423                       1771 00132$:
                           000423  1772 	Sstm8s_clk$CLK_GetITStatus$391 ==.
                                   1773 ; skipping generated iCode
                           000423  1774 	Sstm8s_clk$CLK_GetITStatus$392 ==.
                           000423  1775 	Sstm8s_clk$CLK_GetITStatus$393 ==.
                                   1776 ;	./libraries/src/stm8s_clk.c: 699: bitstatus = SET;
                                   1777 ; genAssign
      000423 A6 01            [ 1] 1778 	ld	a, #0x01
                           000425  1779 	Sstm8s_clk$CLK_GetITStatus$394 ==.
                                   1780 ; genGoto
      000425 CCr04r41         [ 2] 1781 	jp	00109$
                                   1782 ; genLabel
      000428                       1783 00102$:
                           000428  1784 	Sstm8s_clk$CLK_GetITStatus$395 ==.
                           000428  1785 	Sstm8s_clk$CLK_GetITStatus$396 ==.
                                   1786 ;	./libraries/src/stm8s_clk.c: 703: bitstatus = RESET;
                                   1787 ; genAssign
      000428 4F               [ 1] 1788 	clr	a
                           000429  1789 	Sstm8s_clk$CLK_GetITStatus$397 ==.
                                   1790 ; genGoto
      000429 CCr04r41         [ 2] 1791 	jp	00109$
                                   1792 ; genLabel
      00042C                       1793 00108$:
                           00042C  1794 	Sstm8s_clk$CLK_GetITStatus$398 ==.
                           00042C  1795 	Sstm8s_clk$CLK_GetITStatus$399 ==.
                                   1796 ;	./libraries/src/stm8s_clk.c: 709: if ((CLK->CSSR & (uint8_t)CLK_IT) == (uint8_t)0x0C)
                                   1797 ; genPointerGet
      00042C C6 50 C8         [ 1] 1798 	ld	a, 0x50c8
                                   1799 ; genAnd
      00042F 14 03            [ 1] 1800 	and	a, (0x03, sp)
                                   1801 ; genCmpEQorNE
      000431 A1 0C            [ 1] 1802 	cp	a, #0x0c
      000433 26 03            [ 1] 1803 	jrne	00134$
      000435 CCr04r3B         [ 2] 1804 	jp	00135$
      000438                       1805 00134$:
      000438 CCr04r40         [ 2] 1806 	jp	00105$
      00043B                       1807 00135$:
                           00043B  1808 	Sstm8s_clk$CLK_GetITStatus$400 ==.
                                   1809 ; skipping generated iCode
                           00043B  1810 	Sstm8s_clk$CLK_GetITStatus$401 ==.
                           00043B  1811 	Sstm8s_clk$CLK_GetITStatus$402 ==.
                                   1812 ;	./libraries/src/stm8s_clk.c: 711: bitstatus = SET;
                                   1813 ; genAssign
      00043B A6 01            [ 1] 1814 	ld	a, #0x01
                           00043D  1815 	Sstm8s_clk$CLK_GetITStatus$403 ==.
                                   1816 ; genGoto
      00043D CCr04r41         [ 2] 1817 	jp	00109$
                                   1818 ; genLabel
      000440                       1819 00105$:
                           000440  1820 	Sstm8s_clk$CLK_GetITStatus$404 ==.
                           000440  1821 	Sstm8s_clk$CLK_GetITStatus$405 ==.
                                   1822 ;	./libraries/src/stm8s_clk.c: 715: bitstatus = RESET;
                                   1823 ; genAssign
      000440 4F               [ 1] 1824 	clr	a
                           000441  1825 	Sstm8s_clk$CLK_GetITStatus$406 ==.
                                   1826 ; genLabel
      000441                       1827 00109$:
                           000441  1828 	Sstm8s_clk$CLK_GetITStatus$407 ==.
                                   1829 ;	./libraries/src/stm8s_clk.c: 720: return bitstatus;
                                   1830 ; genReturn
                                   1831 ; genLabel
      000441                       1832 00110$:
                           000441  1833 	Sstm8s_clk$CLK_GetITStatus$408 ==.
                                   1834 ;	./libraries/src/stm8s_clk.c: 721: }
                                   1835 ; genEndFunction
                           000441  1836 	Sstm8s_clk$CLK_GetITStatus$409 ==.
                           000441  1837 	XG$CLK_GetITStatus$0$0 ==.
      000441 81               [ 4] 1838 	ret
                           000442  1839 	Sstm8s_clk$CLK_GetITStatus$410 ==.
                           000442  1840 	Sstm8s_clk$CLK_ClearITPendingBit$411 ==.
                                   1841 ;	./libraries/src/stm8s_clk.c: 729: void CLK_ClearITPendingBit(CLK_IT_TypeDef CLK_IT)
                                   1842 ; genLabel
                                   1843 ;	-----------------------------------------
                                   1844 ;	 function CLK_ClearITPendingBit
                                   1845 ;	-----------------------------------------
                                   1846 ;	Register assignment is optimal.
                                   1847 ;	Stack space usage: 0 bytes.
      000442                       1848 _CLK_ClearITPendingBit:
                           000442  1849 	Sstm8s_clk$CLK_ClearITPendingBit$412 ==.
                           000442  1850 	Sstm8s_clk$CLK_ClearITPendingBit$413 ==.
                                   1851 ;	./libraries/src/stm8s_clk.c: 734: if (CLK_IT == (uint8_t)CLK_IT_CSSD)
                                   1852 ; genCmpEQorNE
      000442 7B 03            [ 1] 1853 	ld	a, (0x03, sp)
      000444 A1 0C            [ 1] 1854 	cp	a, #0x0c
      000446 26 03            [ 1] 1855 	jrne	00112$
      000448 CCr04r4E         [ 2] 1856 	jp	00113$
      00044B                       1857 00112$:
      00044B CCr04r59         [ 2] 1858 	jp	00102$
      00044E                       1859 00113$:
                           00044E  1860 	Sstm8s_clk$CLK_ClearITPendingBit$414 ==.
                                   1861 ; skipping generated iCode
                           00044E  1862 	Sstm8s_clk$CLK_ClearITPendingBit$415 ==.
                           00044E  1863 	Sstm8s_clk$CLK_ClearITPendingBit$416 ==.
                                   1864 ;	./libraries/src/stm8s_clk.c: 737: CLK->CSSR &= (uint8_t)(~CLK_CSSR_CSSD);
                                   1865 ; genPointerGet
      00044E C6 50 C8         [ 1] 1866 	ld	a, 0x50c8
                                   1867 ; genAnd
      000451 A4 F7            [ 1] 1868 	and	a, #0xf7
                                   1869 ; genPointerSet
      000453 C7 50 C8         [ 1] 1870 	ld	0x50c8, a
                           000456  1871 	Sstm8s_clk$CLK_ClearITPendingBit$417 ==.
                                   1872 ; genGoto
      000456 CCr04r61         [ 2] 1873 	jp	00104$
                                   1874 ; genLabel
      000459                       1875 00102$:
                           000459  1876 	Sstm8s_clk$CLK_ClearITPendingBit$418 ==.
                           000459  1877 	Sstm8s_clk$CLK_ClearITPendingBit$419 ==.
                                   1878 ;	./libraries/src/stm8s_clk.c: 742: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIF);
                                   1879 ; genPointerGet
      000459 C6 50 C5         [ 1] 1880 	ld	a, 0x50c5
                                   1881 ; genAnd
      00045C A4 F7            [ 1] 1882 	and	a, #0xf7
                                   1883 ; genPointerSet
      00045E C7 50 C5         [ 1] 1884 	ld	0x50c5, a
                           000461  1885 	Sstm8s_clk$CLK_ClearITPendingBit$420 ==.
                                   1886 ; genLabel
      000461                       1887 00104$:
                           000461  1888 	Sstm8s_clk$CLK_ClearITPendingBit$421 ==.
                                   1889 ;	./libraries/src/stm8s_clk.c: 745: }
                                   1890 ; genEndFunction
                           000461  1891 	Sstm8s_clk$CLK_ClearITPendingBit$422 ==.
                           000461  1892 	XG$CLK_ClearITPendingBit$0$0 ==.
      000461 81               [ 4] 1893 	ret
                           000462  1894 	Sstm8s_clk$CLK_ClearITPendingBit$423 ==.
                                   1895 	.area CODE
                                   1896 	.area CONST
                           000000  1897 G$HSIDivFactor$0_0$0 == .
      000000                       1898 _HSIDivFactor:
      000000 01                    1899 	.db #0x01	; 1
      000001 02                    1900 	.db #0x02	; 2
      000002 04                    1901 	.db #0x04	; 4
      000003 08                    1902 	.db #0x08	; 8
                           000004  1903 G$CLKPrescTable$0_0$0 == .
      000004                       1904 _CLKPrescTable:
      000004 01                    1905 	.db #0x01	; 1
      000005 02                    1906 	.db #0x02	; 2
      000006 04                    1907 	.db #0x04	; 4
      000007 08                    1908 	.db #0x08	; 8
      000008 0A                    1909 	.db #0x0a	; 10
      000009 10                    1910 	.db #0x10	; 16
      00000A 14                    1911 	.db #0x14	; 20
      00000B 28                    1912 	.db #0x28	; 40
                                   1913 	.area INITIALIZER
                                   1914 	.area CABS (ABS)
                                   1915 
                                   1916 	.area .debug_line (NOLOAD)
      000000 00 00 06 66           1917 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       1918 Ldebug_line_start:
      000004 00 02                 1919 	.dw	2
      000006 00 00 00 BF           1920 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    1921 	.db	1
      00000B 01                    1922 	.db	1
      00000C FB                    1923 	.db	-5
      00000D 0F                    1924 	.db	15
      00000E 0A                    1925 	.db	10
      00000F 00                    1926 	.db	0
      000010 01                    1927 	.db	1
      000011 01                    1928 	.db	1
      000012 01                    1929 	.db	1
      000013 01                    1930 	.db	1
      000014 00                    1931 	.db	0
      000015 00                    1932 	.db	0
      000016 00                    1933 	.db	0
      000017 01                    1934 	.db	1
      000018 2F 75 73 72 2F 6C 6F  1935 	.ascii "/usr/local/bin/../share/sdcc/include/stm8"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000041 00                    1936 	.db	0
      000042 2F 75 73 72 2F 6C 6F  1937 	.ascii "/usr/local/share/sdcc/include/stm8"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000064 00                    1938 	.db	0
      000065 2F 75 73 72 2F 6C 6F  1939 	.ascii "/usr/local/bin/../share/sdcc/include"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      000089 00                    1940 	.db	0
      00008A 2F 75 73 72 2F 6C 6F  1941 	.ascii "/usr/local/share/sdcc/include"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      0000A7 00                    1942 	.db	0
      0000A8 00                    1943 	.db	0
      0000A9 2E 2F 6C 69 62 72 61  1944 	.ascii "./libraries/src/stm8s_clk.c"
             72 69 65 73 2F 73 72
             63 2F 73 74 6D 38 73
             5F 63 6C 6B 2E 63
      0000C4 00                    1945 	.db	0
      0000C5 00                    1946 	.uleb128	0
      0000C6 00                    1947 	.uleb128	0
      0000C7 00                    1948 	.uleb128	0
      0000C8 00                    1949 	.db	0
      0000C9                       1950 Ldebug_line_stmt:
      0000C9 00                    1951 	.db	0
      0000CA 05                    1952 	.uleb128	5
      0000CB 02                    1953 	.db	2
      0000CC 00 00r00r00           1954 	.dw	0,(Sstm8s_clk$CLK_DeInit$0)
      0000D0 03                    1955 	.db	3
      0000D1 C7 00                 1956 	.sleb128	71
      0000D3 01                    1957 	.db	1
      0000D4 09                    1958 	.db	9
      0000D5 00 00                 1959 	.dw	Sstm8s_clk$CLK_DeInit$2-Sstm8s_clk$CLK_DeInit$0
      0000D7 03                    1960 	.db	3
      0000D8 02                    1961 	.sleb128	2
      0000D9 01                    1962 	.db	1
      0000DA 09                    1963 	.db	9
      0000DB 00 04                 1964 	.dw	Sstm8s_clk$CLK_DeInit$3-Sstm8s_clk$CLK_DeInit$2
      0000DD 03                    1965 	.db	3
      0000DE 01                    1966 	.sleb128	1
      0000DF 01                    1967 	.db	1
      0000E0 09                    1968 	.db	9
      0000E1 00 04                 1969 	.dw	Sstm8s_clk$CLK_DeInit$4-Sstm8s_clk$CLK_DeInit$3
      0000E3 03                    1970 	.db	3
      0000E4 01                    1971 	.sleb128	1
      0000E5 01                    1972 	.db	1
      0000E6 09                    1973 	.db	9
      0000E7 00 04                 1974 	.dw	Sstm8s_clk$CLK_DeInit$5-Sstm8s_clk$CLK_DeInit$4
      0000E9 03                    1975 	.db	3
      0000EA 01                    1976 	.sleb128	1
      0000EB 01                    1977 	.db	1
      0000EC 09                    1978 	.db	9
      0000ED 00 04                 1979 	.dw	Sstm8s_clk$CLK_DeInit$6-Sstm8s_clk$CLK_DeInit$5
      0000EF 03                    1980 	.db	3
      0000F0 01                    1981 	.sleb128	1
      0000F1 01                    1982 	.db	1
      0000F2 09                    1983 	.db	9
      0000F3 00 04                 1984 	.dw	Sstm8s_clk$CLK_DeInit$7-Sstm8s_clk$CLK_DeInit$6
      0000F5 03                    1985 	.db	3
      0000F6 01                    1986 	.sleb128	1
      0000F7 01                    1987 	.db	1
      0000F8 09                    1988 	.db	9
      0000F9 00 04                 1989 	.dw	Sstm8s_clk$CLK_DeInit$8-Sstm8s_clk$CLK_DeInit$7
      0000FB 03                    1990 	.db	3
      0000FC 01                    1991 	.sleb128	1
      0000FD 01                    1992 	.db	1
      0000FE 09                    1993 	.db	9
      0000FF 00 04                 1994 	.dw	Sstm8s_clk$CLK_DeInit$9-Sstm8s_clk$CLK_DeInit$8
      000101 03                    1995 	.db	3
      000102 01                    1996 	.sleb128	1
      000103 01                    1997 	.db	1
      000104 09                    1998 	.db	9
      000105 00 04                 1999 	.dw	Sstm8s_clk$CLK_DeInit$10-Sstm8s_clk$CLK_DeInit$9
      000107 03                    2000 	.db	3
      000108 01                    2001 	.sleb128	1
      000109 01                    2002 	.db	1
      00010A 09                    2003 	.db	9
      00010B 00 04                 2004 	.dw	Sstm8s_clk$CLK_DeInit$11-Sstm8s_clk$CLK_DeInit$10
      00010D 03                    2005 	.db	3
      00010E 01                    2006 	.sleb128	1
      00010F 01                    2007 	.db	1
      000110 09                    2008 	.db	9
      000111 00 09                 2009 	.dw	Sstm8s_clk$CLK_DeInit$12-Sstm8s_clk$CLK_DeInit$11
      000113 03                    2010 	.db	3
      000114 02                    2011 	.sleb128	2
      000115 01                    2012 	.db	1
      000116 09                    2013 	.db	9
      000117 00 04                 2014 	.dw	Sstm8s_clk$CLK_DeInit$13-Sstm8s_clk$CLK_DeInit$12
      000119 03                    2015 	.db	3
      00011A 01                    2016 	.sleb128	1
      00011B 01                    2017 	.db	1
      00011C 09                    2018 	.db	9
      00011D 00 04                 2019 	.dw	Sstm8s_clk$CLK_DeInit$14-Sstm8s_clk$CLK_DeInit$13
      00011F 03                    2020 	.db	3
      000120 01                    2021 	.sleb128	1
      000121 01                    2022 	.db	1
      000122 09                    2023 	.db	9
      000123 00 04                 2024 	.dw	Sstm8s_clk$CLK_DeInit$15-Sstm8s_clk$CLK_DeInit$14
      000125 03                    2025 	.db	3
      000126 01                    2026 	.sleb128	1
      000127 01                    2027 	.db	1
      000128 09                    2028 	.db	9
      000129 00 01                 2029 	.dw	1+Sstm8s_clk$CLK_DeInit$16-Sstm8s_clk$CLK_DeInit$15
      00012B 00                    2030 	.db	0
      00012C 01                    2031 	.uleb128	1
      00012D 01                    2032 	.db	1
      00012E 00                    2033 	.db	0
      00012F 05                    2034 	.uleb128	5
      000130 02                    2035 	.db	2
      000131 00 00r00r3A           2036 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$18)
      000135 03                    2037 	.db	3
      000136 E2 00                 2038 	.sleb128	98
      000138 01                    2039 	.db	1
      000139 09                    2040 	.db	9
      00013A 00 00                 2041 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$20-Sstm8s_clk$CLK_FastHaltWakeUpCmd$18
      00013C 03                    2042 	.db	3
      00013D 08                    2043 	.sleb128	8
      00013E 01                    2044 	.db	1
      00013F 09                    2045 	.db	9
      000140 00 03                 2046 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$21-Sstm8s_clk$CLK_FastHaltWakeUpCmd$20
      000142 03                    2047 	.db	3
      000143 7D                    2048 	.sleb128	-3
      000144 01                    2049 	.db	1
      000145 09                    2050 	.db	9
      000146 00 07                 2051 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$23-Sstm8s_clk$CLK_FastHaltWakeUpCmd$21
      000148 03                    2052 	.db	3
      000149 03                    2053 	.sleb128	3
      00014A 01                    2054 	.db	1
      00014B 09                    2055 	.db	9
      00014C 00 08                 2056 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$26-Sstm8s_clk$CLK_FastHaltWakeUpCmd$23
      00014E 03                    2057 	.db	3
      00014F 05                    2058 	.sleb128	5
      000150 01                    2059 	.db	1
      000151 09                    2060 	.db	9
      000152 00 05                 2061 	.dw	Sstm8s_clk$CLK_FastHaltWakeUpCmd$28-Sstm8s_clk$CLK_FastHaltWakeUpCmd$26
      000154 03                    2062 	.db	3
      000155 02                    2063 	.sleb128	2
      000156 01                    2064 	.db	1
      000157 09                    2065 	.db	9
      000158 00 01                 2066 	.dw	1+Sstm8s_clk$CLK_FastHaltWakeUpCmd$29-Sstm8s_clk$CLK_FastHaltWakeUpCmd$28
      00015A 00                    2067 	.db	0
      00015B 01                    2068 	.uleb128	1
      00015C 01                    2069 	.db	1
      00015D 00                    2070 	.db	0
      00015E 05                    2071 	.uleb128	5
      00015F 02                    2072 	.db	2
      000160 00 00r00r52           2073 	.dw	0,(Sstm8s_clk$CLK_HSECmd$31)
      000164 03                    2074 	.db	3
      000165 F8 00                 2075 	.sleb128	120
      000167 01                    2076 	.db	1
      000168 09                    2077 	.db	9
      000169 00 00                 2078 	.dw	Sstm8s_clk$CLK_HSECmd$33-Sstm8s_clk$CLK_HSECmd$31
      00016B 03                    2079 	.db	3
      00016C 08                    2080 	.sleb128	8
      00016D 01                    2081 	.db	1
      00016E 09                    2082 	.db	9
      00016F 00 03                 2083 	.dw	Sstm8s_clk$CLK_HSECmd$34-Sstm8s_clk$CLK_HSECmd$33
      000171 03                    2084 	.db	3
      000172 7D                    2085 	.sleb128	-3
      000173 01                    2086 	.db	1
      000174 09                    2087 	.db	9
      000175 00 07                 2088 	.dw	Sstm8s_clk$CLK_HSECmd$36-Sstm8s_clk$CLK_HSECmd$34
      000177 03                    2089 	.db	3
      000178 03                    2090 	.sleb128	3
      000179 01                    2091 	.db	1
      00017A 09                    2092 	.db	9
      00017B 00 08                 2093 	.dw	Sstm8s_clk$CLK_HSECmd$39-Sstm8s_clk$CLK_HSECmd$36
      00017D 03                    2094 	.db	3
      00017E 05                    2095 	.sleb128	5
      00017F 01                    2096 	.db	1
      000180 09                    2097 	.db	9
      000181 00 05                 2098 	.dw	Sstm8s_clk$CLK_HSECmd$41-Sstm8s_clk$CLK_HSECmd$39
      000183 03                    2099 	.db	3
      000184 02                    2100 	.sleb128	2
      000185 01                    2101 	.db	1
      000186 09                    2102 	.db	9
      000187 00 01                 2103 	.dw	1+Sstm8s_clk$CLK_HSECmd$42-Sstm8s_clk$CLK_HSECmd$41
      000189 00                    2104 	.db	0
      00018A 01                    2105 	.uleb128	1
      00018B 01                    2106 	.db	1
      00018C 00                    2107 	.db	0
      00018D 05                    2108 	.uleb128	5
      00018E 02                    2109 	.db	2
      00018F 00 00r00r6A           2110 	.dw	0,(Sstm8s_clk$CLK_HSICmd$44)
      000193 03                    2111 	.db	3
      000194 8E 01                 2112 	.sleb128	142
      000196 01                    2113 	.db	1
      000197 09                    2114 	.db	9
      000198 00 00                 2115 	.dw	Sstm8s_clk$CLK_HSICmd$46-Sstm8s_clk$CLK_HSICmd$44
      00019A 03                    2116 	.db	3
      00019B 08                    2117 	.sleb128	8
      00019C 01                    2118 	.db	1
      00019D 09                    2119 	.db	9
      00019E 00 03                 2120 	.dw	Sstm8s_clk$CLK_HSICmd$47-Sstm8s_clk$CLK_HSICmd$46
      0001A0 03                    2121 	.db	3
      0001A1 7D                    2122 	.sleb128	-3
      0001A2 01                    2123 	.db	1
      0001A3 09                    2124 	.db	9
      0001A4 00 07                 2125 	.dw	Sstm8s_clk$CLK_HSICmd$49-Sstm8s_clk$CLK_HSICmd$47
      0001A6 03                    2126 	.db	3
      0001A7 03                    2127 	.sleb128	3
      0001A8 01                    2128 	.db	1
      0001A9 09                    2129 	.db	9
      0001AA 00 08                 2130 	.dw	Sstm8s_clk$CLK_HSICmd$52-Sstm8s_clk$CLK_HSICmd$49
      0001AC 03                    2131 	.db	3
      0001AD 05                    2132 	.sleb128	5
      0001AE 01                    2133 	.db	1
      0001AF 09                    2134 	.db	9
      0001B0 00 05                 2135 	.dw	Sstm8s_clk$CLK_HSICmd$54-Sstm8s_clk$CLK_HSICmd$52
      0001B2 03                    2136 	.db	3
      0001B3 02                    2137 	.sleb128	2
      0001B4 01                    2138 	.db	1
      0001B5 09                    2139 	.db	9
      0001B6 00 01                 2140 	.dw	1+Sstm8s_clk$CLK_HSICmd$55-Sstm8s_clk$CLK_HSICmd$54
      0001B8 00                    2141 	.db	0
      0001B9 01                    2142 	.uleb128	1
      0001BA 01                    2143 	.db	1
      0001BB 00                    2144 	.db	0
      0001BC 05                    2145 	.uleb128	5
      0001BD 02                    2146 	.db	2
      0001BE 00 00r00r82           2147 	.dw	0,(Sstm8s_clk$CLK_LSICmd$57)
      0001C2 03                    2148 	.db	3
      0001C3 A5 01                 2149 	.sleb128	165
      0001C5 01                    2150 	.db	1
      0001C6 09                    2151 	.db	9
      0001C7 00 00                 2152 	.dw	Sstm8s_clk$CLK_LSICmd$59-Sstm8s_clk$CLK_LSICmd$57
      0001C9 03                    2153 	.db	3
      0001CA 08                    2154 	.sleb128	8
      0001CB 01                    2155 	.db	1
      0001CC 09                    2156 	.db	9
      0001CD 00 03                 2157 	.dw	Sstm8s_clk$CLK_LSICmd$60-Sstm8s_clk$CLK_LSICmd$59
      0001CF 03                    2158 	.db	3
      0001D0 7D                    2159 	.sleb128	-3
      0001D1 01                    2160 	.db	1
      0001D2 09                    2161 	.db	9
      0001D3 00 07                 2162 	.dw	Sstm8s_clk$CLK_LSICmd$62-Sstm8s_clk$CLK_LSICmd$60
      0001D5 03                    2163 	.db	3
      0001D6 03                    2164 	.sleb128	3
      0001D7 01                    2165 	.db	1
      0001D8 09                    2166 	.db	9
      0001D9 00 08                 2167 	.dw	Sstm8s_clk$CLK_LSICmd$65-Sstm8s_clk$CLK_LSICmd$62
      0001DB 03                    2168 	.db	3
      0001DC 05                    2169 	.sleb128	5
      0001DD 01                    2170 	.db	1
      0001DE 09                    2171 	.db	9
      0001DF 00 05                 2172 	.dw	Sstm8s_clk$CLK_LSICmd$67-Sstm8s_clk$CLK_LSICmd$65
      0001E1 03                    2173 	.db	3
      0001E2 02                    2174 	.sleb128	2
      0001E3 01                    2175 	.db	1
      0001E4 09                    2176 	.db	9
      0001E5 00 01                 2177 	.dw	1+Sstm8s_clk$CLK_LSICmd$68-Sstm8s_clk$CLK_LSICmd$67
      0001E7 00                    2178 	.db	0
      0001E8 01                    2179 	.uleb128	1
      0001E9 01                    2180 	.db	1
      0001EA 00                    2181 	.db	0
      0001EB 05                    2182 	.uleb128	5
      0001EC 02                    2183 	.db	2
      0001ED 00 00r00r9A           2184 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$70)
      0001F1 03                    2185 	.db	3
      0001F2 BC 01                 2186 	.sleb128	188
      0001F4 01                    2187 	.db	1
      0001F5 09                    2188 	.db	9
      0001F6 00 00                 2189 	.dw	Sstm8s_clk$CLK_CCOCmd$72-Sstm8s_clk$CLK_CCOCmd$70
      0001F8 03                    2190 	.db	3
      0001F9 08                    2191 	.sleb128	8
      0001FA 01                    2192 	.db	1
      0001FB 09                    2193 	.db	9
      0001FC 00 03                 2194 	.dw	Sstm8s_clk$CLK_CCOCmd$73-Sstm8s_clk$CLK_CCOCmd$72
      0001FE 03                    2195 	.db	3
      0001FF 7D                    2196 	.sleb128	-3
      000200 01                    2197 	.db	1
      000201 09                    2198 	.db	9
      000202 00 07                 2199 	.dw	Sstm8s_clk$CLK_CCOCmd$75-Sstm8s_clk$CLK_CCOCmd$73
      000204 03                    2200 	.db	3
      000205 03                    2201 	.sleb128	3
      000206 01                    2202 	.db	1
      000207 09                    2203 	.db	9
      000208 00 08                 2204 	.dw	Sstm8s_clk$CLK_CCOCmd$78-Sstm8s_clk$CLK_CCOCmd$75
      00020A 03                    2205 	.db	3
      00020B 05                    2206 	.sleb128	5
      00020C 01                    2207 	.db	1
      00020D 09                    2208 	.db	9
      00020E 00 05                 2209 	.dw	Sstm8s_clk$CLK_CCOCmd$80-Sstm8s_clk$CLK_CCOCmd$78
      000210 03                    2210 	.db	3
      000211 02                    2211 	.sleb128	2
      000212 01                    2212 	.db	1
      000213 09                    2213 	.db	9
      000214 00 01                 2214 	.dw	1+Sstm8s_clk$CLK_CCOCmd$81-Sstm8s_clk$CLK_CCOCmd$80
      000216 00                    2215 	.db	0
      000217 01                    2216 	.uleb128	1
      000218 01                    2217 	.db	1
      000219 00                    2218 	.db	0
      00021A 05                    2219 	.uleb128	5
      00021B 02                    2220 	.db	2
      00021C 00 00r00rB2           2221 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$83)
      000220 03                    2222 	.db	3
      000221 D4 01                 2223 	.sleb128	212
      000223 01                    2224 	.db	1
      000224 09                    2225 	.db	9
      000225 00 00                 2226 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$85-Sstm8s_clk$CLK_ClockSwitchCmd$83
      000227 03                    2227 	.db	3
      000228 08                    2228 	.sleb128	8
      000229 01                    2229 	.db	1
      00022A 09                    2230 	.db	9
      00022B 00 03                 2231 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$86-Sstm8s_clk$CLK_ClockSwitchCmd$85
      00022D 03                    2232 	.db	3
      00022E 7D                    2233 	.sleb128	-3
      00022F 01                    2234 	.db	1
      000230 09                    2235 	.db	9
      000231 00 07                 2236 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$88-Sstm8s_clk$CLK_ClockSwitchCmd$86
      000233 03                    2237 	.db	3
      000234 03                    2238 	.sleb128	3
      000235 01                    2239 	.db	1
      000236 09                    2240 	.db	9
      000237 00 08                 2241 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$91-Sstm8s_clk$CLK_ClockSwitchCmd$88
      000239 03                    2242 	.db	3
      00023A 05                    2243 	.sleb128	5
      00023B 01                    2244 	.db	1
      00023C 09                    2245 	.db	9
      00023D 00 05                 2246 	.dw	Sstm8s_clk$CLK_ClockSwitchCmd$93-Sstm8s_clk$CLK_ClockSwitchCmd$91
      00023F 03                    2247 	.db	3
      000240 02                    2248 	.sleb128	2
      000241 01                    2249 	.db	1
      000242 09                    2250 	.db	9
      000243 00 01                 2251 	.dw	1+Sstm8s_clk$CLK_ClockSwitchCmd$94-Sstm8s_clk$CLK_ClockSwitchCmd$93
      000245 00                    2252 	.db	0
      000246 01                    2253 	.uleb128	1
      000247 01                    2254 	.db	1
      000248 00                    2255 	.db	0
      000249 05                    2256 	.uleb128	5
      00024A 02                    2257 	.db	2
      00024B 00 00r00rCA           2258 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96)
      00024F 03                    2259 	.db	3
      000250 ED 01                 2260 	.sleb128	237
      000252 01                    2261 	.db	1
      000253 09                    2262 	.db	9
      000254 00 00                 2263 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$96
      000256 03                    2264 	.db	3
      000257 08                    2265 	.sleb128	8
      000258 01                    2266 	.db	1
      000259 09                    2267 	.db	9
      00025A 00 03                 2268 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$98
      00025C 03                    2269 	.db	3
      00025D 7D                    2270 	.sleb128	-3
      00025E 01                    2271 	.db	1
      00025F 09                    2272 	.db	9
      000260 00 07                 2273 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$99
      000262 03                    2274 	.db	3
      000263 03                    2275 	.sleb128	3
      000264 01                    2276 	.db	1
      000265 09                    2277 	.db	9
      000266 00 08                 2278 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$101
      000268 03                    2279 	.db	3
      000269 05                    2280 	.sleb128	5
      00026A 01                    2281 	.db	1
      00026B 09                    2282 	.db	9
      00026C 00 05                 2283 	.dw	Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$104
      00026E 03                    2284 	.db	3
      00026F 02                    2285 	.sleb128	2
      000270 01                    2286 	.db	1
      000271 09                    2287 	.db	9
      000272 00 01                 2288 	.dw	1+Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$107-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$106
      000274 00                    2289 	.db	0
      000275 01                    2290 	.uleb128	1
      000276 01                    2291 	.db	1
      000277 00                    2292 	.db	0
      000278 05                    2293 	.uleb128	5
      000279 02                    2294 	.db	2
      00027A 00 00r00rE2           2295 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$109)
      00027E 03                    2296 	.db	3
      00027F 86 02                 2297 	.sleb128	262
      000281 01                    2298 	.db	1
      000282 09                    2299 	.db	9
      000283 00 02                 2300 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$112-Sstm8s_clk$CLK_PeripheralClockConfig$109
      000285 03                    2301 	.db	3
      000286 0B                    2302 	.sleb128	11
      000287 01                    2303 	.db	1
      000288 09                    2304 	.db	9
      000289 00 12                 2305 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$115-Sstm8s_clk$CLK_PeripheralClockConfig$112
      00028B 03                    2306 	.db	3
      00028C 05                    2307 	.sleb128	5
      00028D 01                    2308 	.db	1
      00028E 09                    2309 	.db	9
      00028F 00 05                 2310 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$116-Sstm8s_clk$CLK_PeripheralClockConfig$115
      000291 03                    2311 	.db	3
      000292 76                    2312 	.sleb128	-10
      000293 01                    2313 	.db	1
      000294 09                    2314 	.db	9
      000295 00 09                 2315 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$117-Sstm8s_clk$CLK_PeripheralClockConfig$116
      000297 03                    2316 	.db	3
      000298 05                    2317 	.sleb128	5
      000299 01                    2318 	.db	1
      00029A 09                    2319 	.db	9
      00029B 00 03                 2320 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$119-Sstm8s_clk$CLK_PeripheralClockConfig$117
      00029D 03                    2321 	.db	3
      00029E 7D                    2322 	.sleb128	-3
      00029F 01                    2323 	.db	1
      0002A0 09                    2324 	.db	9
      0002A1 00 07                 2325 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$121-Sstm8s_clk$CLK_PeripheralClockConfig$119
      0002A3 03                    2326 	.db	3
      0002A4 03                    2327 	.sleb128	3
      0002A5 01                    2328 	.db	1
      0002A6 09                    2329 	.db	9
      0002A7 00 08                 2330 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$124-Sstm8s_clk$CLK_PeripheralClockConfig$121
      0002A9 03                    2331 	.db	3
      0002AA 05                    2332 	.sleb128	5
      0002AB 01                    2333 	.db	1
      0002AC 09                    2334 	.db	9
      0002AD 00 08                 2335 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$126-Sstm8s_clk$CLK_PeripheralClockConfig$124
      0002AF 03                    2336 	.db	3
      0002B0 08                    2337 	.sleb128	8
      0002B1 01                    2338 	.db	1
      0002B2 09                    2339 	.db	9
      0002B3 00 03                 2340 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$128-Sstm8s_clk$CLK_PeripheralClockConfig$126
      0002B5 03                    2341 	.db	3
      0002B6 7D                    2342 	.sleb128	-3
      0002B7 01                    2343 	.db	1
      0002B8 09                    2344 	.db	9
      0002B9 00 07                 2345 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$130-Sstm8s_clk$CLK_PeripheralClockConfig$128
      0002BB 03                    2346 	.db	3
      0002BC 03                    2347 	.sleb128	3
      0002BD 01                    2348 	.db	1
      0002BE 09                    2349 	.db	9
      0002BF 00 08                 2350 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$133-Sstm8s_clk$CLK_PeripheralClockConfig$130
      0002C1 03                    2351 	.db	3
      0002C2 05                    2352 	.sleb128	5
      0002C3 01                    2353 	.db	1
      0002C4 09                    2354 	.db	9
      0002C5 00 05                 2355 	.dw	Sstm8s_clk$CLK_PeripheralClockConfig$135-Sstm8s_clk$CLK_PeripheralClockConfig$133
      0002C7 03                    2356 	.db	3
      0002C8 03                    2357 	.sleb128	3
      0002C9 01                    2358 	.db	1
      0002CA 09                    2359 	.db	9
      0002CB 00 03                 2360 	.dw	1+Sstm8s_clk$CLK_PeripheralClockConfig$137-Sstm8s_clk$CLK_PeripheralClockConfig$135
      0002CD 00                    2361 	.db	0
      0002CE 01                    2362 	.uleb128	1
      0002CF 01                    2363 	.db	1
      0002D0 00                    2364 	.db	0
      0002D1 05                    2365 	.uleb128	5
      0002D2 02                    2366 	.db	2
      0002D3 00 00r01r38           2367 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$139)
      0002D7 03                    2368 	.db	3
      0002D8 B4 02                 2369 	.sleb128	308
      0002DA 01                    2370 	.db	1
      0002DB 09                    2371 	.db	9
      0002DC 00 00                 2372 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$141-Sstm8s_clk$CLK_ClockSwitchConfig$139
      0002DE 03                    2373 	.db	3
      0002DF 0D                    2374 	.sleb128	13
      0002E0 01                    2375 	.db	1
      0002E1 09                    2376 	.db	9
      0002E2 00 05                 2377 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$142-Sstm8s_clk$CLK_ClockSwitchConfig$141
      0002E4 03                    2378 	.db	3
      0002E5 06                    2379 	.sleb128	6
      0002E6 01                    2380 	.db	1
      0002E7 09                    2381 	.db	9
      0002E8 00 03                 2382 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$143-Sstm8s_clk$CLK_ClockSwitchConfig$142
      0002EA 03                    2383 	.db	3
      0002EB 7D                    2384 	.sleb128	-3
      0002EC 01                    2385 	.db	1
      0002ED 09                    2386 	.db	9
      0002EE 00 0D                 2387 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$148-Sstm8s_clk$CLK_ClockSwitchConfig$143
      0002F0 03                    2388 	.db	3
      0002F1 03                    2389 	.sleb128	3
      0002F2 01                    2390 	.db	1
      0002F3 09                    2391 	.db	9
      0002F4 00 08                 2392 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$150-Sstm8s_clk$CLK_ClockSwitchConfig$148
      0002F6 03                    2393 	.db	3
      0002F7 03                    2394 	.sleb128	3
      0002F8 01                    2395 	.db	1
      0002F9 09                    2396 	.db	9
      0002FA 00 07                 2397 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$152-Sstm8s_clk$CLK_ClockSwitchConfig$150
      0002FC 03                    2398 	.db	3
      0002FD 02                    2399 	.sleb128	2
      0002FE 01                    2400 	.db	1
      0002FF 09                    2401 	.db	9
      000300 00 08                 2402 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$155-Sstm8s_clk$CLK_ClockSwitchConfig$152
      000302 03                    2403 	.db	3
      000303 04                    2404 	.sleb128	4
      000304 01                    2405 	.db	1
      000305 09                    2406 	.db	9
      000306 00 05                 2407 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$157-Sstm8s_clk$CLK_ClockSwitchConfig$155
      000308 03                    2408 	.db	3
      000309 04                    2409 	.sleb128	4
      00030A 01                    2410 	.db	1
      00030B 09                    2411 	.db	9
      00030C 00 06                 2412 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$159-Sstm8s_clk$CLK_ClockSwitchConfig$157
      00030E 03                    2413 	.db	3
      00030F 03                    2414 	.sleb128	3
      000310 01                    2415 	.db	1
      000311 09                    2416 	.db	9
      000312 00 11                 2417 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$161-Sstm8s_clk$CLK_ClockSwitchConfig$159
      000314 03                    2418 	.db	3
      000315 02                    2419 	.sleb128	2
      000316 01                    2420 	.db	1
      000317 09                    2421 	.db	9
      000318 00 04                 2422 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$163-Sstm8s_clk$CLK_ClockSwitchConfig$161
      00031A 03                    2423 	.db	3
      00031B 03                    2424 	.sleb128	3
      00031C 01                    2425 	.db	1
      00031D 09                    2426 	.db	9
      00031E 00 06                 2427 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$165-Sstm8s_clk$CLK_ClockSwitchConfig$163
      000320 03                    2428 	.db	3
      000321 02                    2429 	.sleb128	2
      000322 01                    2430 	.db	1
      000323 09                    2431 	.db	9
      000324 00 06                 2432 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$168-Sstm8s_clk$CLK_ClockSwitchConfig$165
      000326 03                    2433 	.db	3
      000327 04                    2434 	.sleb128	4
      000328 01                    2435 	.db	1
      000329 09                    2436 	.db	9
      00032A 00 04                 2437 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$171-Sstm8s_clk$CLK_ClockSwitchConfig$168
      00032C 03                    2438 	.db	3
      00032D 06                    2439 	.sleb128	6
      00032E 01                    2440 	.db	1
      00032F 09                    2441 	.db	9
      000330 00 07                 2442 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$173-Sstm8s_clk$CLK_ClockSwitchConfig$171
      000332 03                    2443 	.db	3
      000333 02                    2444 	.sleb128	2
      000334 01                    2445 	.db	1
      000335 09                    2446 	.db	9
      000336 00 08                 2447 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$176-Sstm8s_clk$CLK_ClockSwitchConfig$173
      000338 03                    2448 	.db	3
      000339 04                    2449 	.sleb128	4
      00033A 01                    2450 	.db	1
      00033B 09                    2451 	.db	9
      00033C 00 05                 2452 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$178-Sstm8s_clk$CLK_ClockSwitchConfig$176
      00033E 03                    2453 	.db	3
      00033F 04                    2454 	.sleb128	4
      000340 01                    2455 	.db	1
      000341 09                    2456 	.db	9
      000342 00 06                 2457 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$180-Sstm8s_clk$CLK_ClockSwitchConfig$178
      000344 03                    2458 	.db	3
      000345 03                    2459 	.sleb128	3
      000346 01                    2460 	.db	1
      000347 09                    2461 	.db	9
      000348 00 12                 2462 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$182-Sstm8s_clk$CLK_ClockSwitchConfig$180
      00034A 03                    2463 	.db	3
      00034B 02                    2464 	.sleb128	2
      00034C 01                    2465 	.db	1
      00034D 09                    2466 	.db	9
      00034E 00 04                 2467 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$184-Sstm8s_clk$CLK_ClockSwitchConfig$182
      000350 03                    2468 	.db	3
      000351 03                    2469 	.sleb128	3
      000352 01                    2470 	.db	1
      000353 09                    2471 	.db	9
      000354 00 06                 2472 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$186-Sstm8s_clk$CLK_ClockSwitchConfig$184
      000356 03                    2473 	.db	3
      000357 03                    2474 	.sleb128	3
      000358 01                    2475 	.db	1
      000359 09                    2476 	.db	9
      00035A 00 08                 2477 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$187-Sstm8s_clk$CLK_ClockSwitchConfig$186
      00035C 03                    2478 	.db	3
      00035D 01                    2479 	.sleb128	1
      00035E 01                    2480 	.db	1
      00035F 09                    2481 	.db	9
      000360 00 06                 2482 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$190-Sstm8s_clk$CLK_ClockSwitchConfig$187
      000362 03                    2483 	.db	3
      000363 04                    2484 	.sleb128	4
      000364 01                    2485 	.db	1
      000365 09                    2486 	.db	9
      000366 00 01                 2487 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$192-Sstm8s_clk$CLK_ClockSwitchConfig$190
      000368 03                    2488 	.db	3
      000369 03                    2489 	.sleb128	3
      00036A 01                    2490 	.db	1
      00036B 09                    2491 	.db	9
      00036C 00 07                 2492 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$194-Sstm8s_clk$CLK_ClockSwitchConfig$192
      00036E 03                    2493 	.db	3
      00036F 03                    2494 	.sleb128	3
      000370 01                    2495 	.db	1
      000371 09                    2496 	.db	9
      000372 00 13                 2497 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$197-Sstm8s_clk$CLK_ClockSwitchConfig$194
      000374 03                    2498 	.db	3
      000375 02                    2499 	.sleb128	2
      000376 01                    2500 	.db	1
      000377 09                    2501 	.db	9
      000378 00 0B                 2502 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$199-Sstm8s_clk$CLK_ClockSwitchConfig$197
      00037A 03                    2503 	.db	3
      00037B 02                    2504 	.sleb128	2
      00037C 01                    2505 	.db	1
      00037D 09                    2506 	.db	9
      00037E 00 13                 2507 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$202-Sstm8s_clk$CLK_ClockSwitchConfig$199
      000380 03                    2508 	.db	3
      000381 02                    2509 	.sleb128	2
      000382 01                    2510 	.db	1
      000383 09                    2511 	.db	9
      000384 00 0B                 2512 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$204-Sstm8s_clk$CLK_ClockSwitchConfig$202
      000386 03                    2513 	.db	3
      000387 02                    2514 	.sleb128	2
      000388 01                    2515 	.db	1
      000389 09                    2516 	.db	9
      00038A 00 13                 2517 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$207-Sstm8s_clk$CLK_ClockSwitchConfig$204
      00038C 03                    2518 	.db	3
      00038D 02                    2519 	.sleb128	2
      00038E 01                    2520 	.db	1
      00038F 09                    2521 	.db	9
      000390 00 08                 2522 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$209-Sstm8s_clk$CLK_ClockSwitchConfig$207
      000392 03                    2523 	.db	3
      000393 03                    2524 	.sleb128	3
      000394 01                    2525 	.db	1
      000395 09                    2526 	.db	9
      000396 00 01                 2527 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$210-Sstm8s_clk$CLK_ClockSwitchConfig$209
      000398 03                    2528 	.db	3
      000399 01                    2529 	.sleb128	1
      00039A 01                    2530 	.db	1
      00039B 09                    2531 	.db	9
      00039C 00 01                 2532 	.dw	1+Sstm8s_clk$CLK_ClockSwitchConfig$211-Sstm8s_clk$CLK_ClockSwitchConfig$210
      00039E 00                    2533 	.db	0
      00039F 01                    2534 	.uleb128	1
      0003A0 01                    2535 	.db	1
      0003A1 00                    2536 	.db	0
      0003A2 05                    2537 	.uleb128	5
      0003A3 02                    2538 	.db	2
      0003A4 00 00r02r39           2539 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$213)
      0003A8 03                    2540 	.db	3
      0003A9 9E 03                 2541 	.sleb128	414
      0003AB 01                    2542 	.db	1
      0003AC 09                    2543 	.db	9
      0003AD 00 00                 2544 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$215-Sstm8s_clk$CLK_HSIPrescalerConfig$213
      0003AF 03                    2545 	.db	3
      0003B0 06                    2546 	.sleb128	6
      0003B1 01                    2547 	.db	1
      0003B2 09                    2548 	.db	9
      0003B3 00 08                 2549 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$216-Sstm8s_clk$CLK_HSIPrescalerConfig$215
      0003B5 03                    2550 	.db	3
      0003B6 03                    2551 	.sleb128	3
      0003B7 01                    2552 	.db	1
      0003B8 09                    2553 	.db	9
      0003B9 00 08                 2554 	.dw	Sstm8s_clk$CLK_HSIPrescalerConfig$217-Sstm8s_clk$CLK_HSIPrescalerConfig$216
      0003BB 03                    2555 	.db	3
      0003BC 01                    2556 	.sleb128	1
      0003BD 01                    2557 	.db	1
      0003BE 09                    2558 	.db	9
      0003BF 00 01                 2559 	.dw	1+Sstm8s_clk$CLK_HSIPrescalerConfig$218-Sstm8s_clk$CLK_HSIPrescalerConfig$217
      0003C1 00                    2560 	.db	0
      0003C2 01                    2561 	.uleb128	1
      0003C3 01                    2562 	.db	1
      0003C4 00                    2563 	.db	0
      0003C5 05                    2564 	.uleb128	5
      0003C6 02                    2565 	.db	2
      0003C7 00 00r02r4A           2566 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$220)
      0003CB 03                    2567 	.db	3
      0003CC B3 03                 2568 	.sleb128	435
      0003CE 01                    2569 	.db	1
      0003CF 09                    2570 	.db	9
      0003D0 00 00                 2571 	.dw	Sstm8s_clk$CLK_CCOConfig$222-Sstm8s_clk$CLK_CCOConfig$220
      0003D2 03                    2572 	.db	3
      0003D3 06                    2573 	.sleb128	6
      0003D4 01                    2574 	.db	1
      0003D5 09                    2575 	.db	9
      0003D6 00 08                 2576 	.dw	Sstm8s_clk$CLK_CCOConfig$223-Sstm8s_clk$CLK_CCOConfig$222
      0003D8 03                    2577 	.db	3
      0003D9 03                    2578 	.sleb128	3
      0003DA 01                    2579 	.db	1
      0003DB 09                    2580 	.db	9
      0003DC 00 08                 2581 	.dw	Sstm8s_clk$CLK_CCOConfig$224-Sstm8s_clk$CLK_CCOConfig$223
      0003DE 03                    2582 	.db	3
      0003DF 03                    2583 	.sleb128	3
      0003E0 01                    2584 	.db	1
      0003E1 09                    2585 	.db	9
      0003E2 00 08                 2586 	.dw	Sstm8s_clk$CLK_CCOConfig$225-Sstm8s_clk$CLK_CCOConfig$224
      0003E4 03                    2587 	.db	3
      0003E5 01                    2588 	.sleb128	1
      0003E6 01                    2589 	.db	1
      0003E7 09                    2590 	.db	9
      0003E8 00 01                 2591 	.dw	1+Sstm8s_clk$CLK_CCOConfig$226-Sstm8s_clk$CLK_CCOConfig$225
      0003EA 00                    2592 	.db	0
      0003EB 01                    2593 	.uleb128	1
      0003EC 01                    2594 	.db	1
      0003ED 00                    2595 	.db	0
      0003EE 05                    2596 	.uleb128	5
      0003EF 02                    2597 	.db	2
      0003F0 00 00r02r63           2598 	.dw	0,(Sstm8s_clk$CLK_ITConfig$228)
      0003F4 03                    2599 	.db	3
      0003F5 CA 03                 2600 	.sleb128	458
      0003F7 01                    2601 	.db	1
      0003F8 09                    2602 	.db	9
      0003F9 00 01                 2603 	.dw	Sstm8s_clk$CLK_ITConfig$231-Sstm8s_clk$CLK_ITConfig$228
      0003FB 03                    2604 	.db	3
      0003FC 08                    2605 	.sleb128	8
      0003FD 01                    2606 	.db	1
      0003FE 09                    2607 	.db	9
      0003FF 00 1B                 2608 	.dw	Sstm8s_clk$CLK_ITConfig$234-Sstm8s_clk$CLK_ITConfig$231
      000401 03                    2609 	.db	3
      000402 7E                    2610 	.sleb128	-2
      000403 01                    2611 	.db	1
      000404 09                    2612 	.db	9
      000405 00 07                 2613 	.dw	Sstm8s_clk$CLK_ITConfig$236-Sstm8s_clk$CLK_ITConfig$234
      000407 03                    2614 	.db	3
      000408 02                    2615 	.sleb128	2
      000409 01                    2616 	.db	1
      00040A 09                    2617 	.db	9
      00040B 00 0D                 2618 	.dw	Sstm8s_clk$CLK_ITConfig$238-Sstm8s_clk$CLK_ITConfig$236
      00040D 03                    2619 	.db	3
      00040E 03                    2620 	.sleb128	3
      00040F 01                    2621 	.db	1
      000410 09                    2622 	.db	9
      000411 00 08                 2623 	.dw	Sstm8s_clk$CLK_ITConfig$239-Sstm8s_clk$CLK_ITConfig$238
      000413 03                    2624 	.db	3
      000414 01                    2625 	.sleb128	1
      000415 01                    2626 	.db	1
      000416 09                    2627 	.db	9
      000417 00 03                 2628 	.dw	Sstm8s_clk$CLK_ITConfig$240-Sstm8s_clk$CLK_ITConfig$239
      000419 03                    2629 	.db	3
      00041A 01                    2630 	.sleb128	1
      00041B 01                    2631 	.db	1
      00041C 09                    2632 	.db	9
      00041D 00 00                 2633 	.dw	Sstm8s_clk$CLK_ITConfig$241-Sstm8s_clk$CLK_ITConfig$240
      00041F 03                    2634 	.db	3
      000420 01                    2635 	.sleb128	1
      000421 01                    2636 	.db	1
      000422 09                    2637 	.db	9
      000423 00 08                 2638 	.dw	Sstm8s_clk$CLK_ITConfig$242-Sstm8s_clk$CLK_ITConfig$241
      000425 03                    2639 	.db	3
      000426 01                    2640 	.sleb128	1
      000427 01                    2641 	.db	1
      000428 09                    2642 	.db	9
      000429 00 03                 2643 	.dw	Sstm8s_clk$CLK_ITConfig$244-Sstm8s_clk$CLK_ITConfig$242
      00042B 03                    2644 	.db	3
      00042C 03                    2645 	.sleb128	3
      00042D 01                    2646 	.db	1
      00042E 09                    2647 	.db	9
      00042F 00 00                 2648 	.dw	Sstm8s_clk$CLK_ITConfig$246-Sstm8s_clk$CLK_ITConfig$244
      000431 03                    2649 	.db	3
      000432 04                    2650 	.sleb128	4
      000433 01                    2651 	.db	1
      000434 09                    2652 	.db	9
      000435 00 0D                 2653 	.dw	Sstm8s_clk$CLK_ITConfig$248-Sstm8s_clk$CLK_ITConfig$246
      000437 03                    2654 	.db	3
      000438 03                    2655 	.sleb128	3
      000439 01                    2656 	.db	1
      00043A 09                    2657 	.db	9
      00043B 00 08                 2658 	.dw	Sstm8s_clk$CLK_ITConfig$249-Sstm8s_clk$CLK_ITConfig$248
      00043D 03                    2659 	.db	3
      00043E 01                    2660 	.sleb128	1
      00043F 01                    2661 	.db	1
      000440 09                    2662 	.db	9
      000441 00 03                 2663 	.dw	Sstm8s_clk$CLK_ITConfig$250-Sstm8s_clk$CLK_ITConfig$249
      000443 03                    2664 	.db	3
      000444 01                    2665 	.sleb128	1
      000445 01                    2666 	.db	1
      000446 09                    2667 	.db	9
      000447 00 00                 2668 	.dw	Sstm8s_clk$CLK_ITConfig$251-Sstm8s_clk$CLK_ITConfig$250
      000449 03                    2669 	.db	3
      00044A 01                    2670 	.sleb128	1
      00044B 01                    2671 	.db	1
      00044C 09                    2672 	.db	9
      00044D 00 08                 2673 	.dw	Sstm8s_clk$CLK_ITConfig$253-Sstm8s_clk$CLK_ITConfig$251
      00044F 03                    2674 	.db	3
      000450 04                    2675 	.sleb128	4
      000451 01                    2676 	.db	1
      000452 09                    2677 	.db	9
      000453 00 00                 2678 	.dw	Sstm8s_clk$CLK_ITConfig$254-Sstm8s_clk$CLK_ITConfig$253
      000455 03                    2679 	.db	3
      000456 02                    2680 	.sleb128	2
      000457 01                    2681 	.db	1
      000458 09                    2682 	.db	9
      000459 00 02                 2683 	.dw	1+Sstm8s_clk$CLK_ITConfig$256-Sstm8s_clk$CLK_ITConfig$254
      00045B 00                    2684 	.db	0
      00045C 01                    2685 	.uleb128	1
      00045D 01                    2686 	.db	1
      00045E 00                    2687 	.db	0
      00045F 05                    2688 	.uleb128	5
      000460 02                    2689 	.db	2
      000461 00 00r02rCB           2690 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$258)
      000465 03                    2691 	.db	3
      000466 F3 03                 2692 	.sleb128	499
      000468 01                    2693 	.db	1
      000469 09                    2694 	.db	9
      00046A 00 01                 2695 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$261-Sstm8s_clk$CLK_SYSCLKConfig$258
      00046C 03                    2696 	.db	3
      00046D 07                    2697 	.sleb128	7
      00046E 01                    2698 	.db	1
      00046F 09                    2699 	.db	9
      000470 00 03                 2700 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$262-Sstm8s_clk$CLK_SYSCLKConfig$261
      000472 03                    2701 	.db	3
      000473 7E                    2702 	.sleb128	-2
      000474 01                    2703 	.db	1
      000475 09                    2704 	.db	9
      000476 00 07                 2705 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$264-Sstm8s_clk$CLK_SYSCLKConfig$262
      000478 03                    2706 	.db	3
      000479 02                    2707 	.sleb128	2
      00047A 01                    2708 	.db	1
      00047B 09                    2709 	.db	9
      00047C 00 05                 2710 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$265-Sstm8s_clk$CLK_SYSCLKConfig$264
      00047E 03                    2711 	.db	3
      00047F 01                    2712 	.sleb128	1
      000480 01                    2713 	.db	1
      000481 09                    2714 	.db	9
      000482 00 11                 2715 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$268-Sstm8s_clk$CLK_SYSCLKConfig$265
      000484 03                    2716 	.db	3
      000485 04                    2717 	.sleb128	4
      000486 01                    2718 	.db	1
      000487 09                    2719 	.db	9
      000488 00 05                 2720 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$269-Sstm8s_clk$CLK_SYSCLKConfig$268
      00048A 03                    2721 	.db	3
      00048B 01                    2722 	.sleb128	1
      00048C 01                    2723 	.db	1
      00048D 09                    2724 	.db	9
      00048E 00 0E                 2725 	.dw	Sstm8s_clk$CLK_SYSCLKConfig$271-Sstm8s_clk$CLK_SYSCLKConfig$269
      000490 03                    2726 	.db	3
      000491 02                    2727 	.sleb128	2
      000492 01                    2728 	.db	1
      000493 09                    2729 	.db	9
      000494 00 02                 2730 	.dw	1+Sstm8s_clk$CLK_SYSCLKConfig$273-Sstm8s_clk$CLK_SYSCLKConfig$271
      000496 00                    2731 	.db	0
      000497 01                    2732 	.uleb128	1
      000498 01                    2733 	.db	1
      000499 00                    2734 	.db	0
      00049A 05                    2735 	.uleb128	5
      00049B 02                    2736 	.db	2
      00049C 00 00r03r01           2737 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$275)
      0004A0 03                    2738 	.db	3
      0004A1 8A 04                 2739 	.sleb128	522
      0004A3 01                    2740 	.db	1
      0004A4 09                    2741 	.db	9
      0004A5 00 00                 2742 	.dw	Sstm8s_clk$CLK_SWIMConfig$277-Sstm8s_clk$CLK_SWIMConfig$275
      0004A7 03                    2743 	.db	3
      0004A8 08                    2744 	.sleb128	8
      0004A9 01                    2745 	.db	1
      0004AA 09                    2746 	.db	9
      0004AB 00 03                 2747 	.dw	Sstm8s_clk$CLK_SWIMConfig$278-Sstm8s_clk$CLK_SWIMConfig$277
      0004AD 03                    2748 	.db	3
      0004AE 7D                    2749 	.sleb128	-3
      0004AF 01                    2750 	.db	1
      0004B0 09                    2751 	.db	9
      0004B1 00 07                 2752 	.dw	Sstm8s_clk$CLK_SWIMConfig$280-Sstm8s_clk$CLK_SWIMConfig$278
      0004B3 03                    2753 	.db	3
      0004B4 03                    2754 	.sleb128	3
      0004B5 01                    2755 	.db	1
      0004B6 09                    2756 	.db	9
      0004B7 00 08                 2757 	.dw	Sstm8s_clk$CLK_SWIMConfig$283-Sstm8s_clk$CLK_SWIMConfig$280
      0004B9 03                    2758 	.db	3
      0004BA 05                    2759 	.sleb128	5
      0004BB 01                    2760 	.db	1
      0004BC 09                    2761 	.db	9
      0004BD 00 05                 2762 	.dw	Sstm8s_clk$CLK_SWIMConfig$285-Sstm8s_clk$CLK_SWIMConfig$283
      0004BF 03                    2763 	.db	3
      0004C0 02                    2764 	.sleb128	2
      0004C1 01                    2765 	.db	1
      0004C2 09                    2766 	.db	9
      0004C3 00 01                 2767 	.dw	1+Sstm8s_clk$CLK_SWIMConfig$286-Sstm8s_clk$CLK_SWIMConfig$285
      0004C5 00                    2768 	.db	0
      0004C6 01                    2769 	.uleb128	1
      0004C7 01                    2770 	.db	1
      0004C8 00                    2771 	.db	0
      0004C9 05                    2772 	.uleb128	5
      0004CA 02                    2773 	.db	2
      0004CB 00 00r03r19           2774 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$288)
      0004CF 03                    2775 	.db	3
      0004D0 A2 04                 2776 	.sleb128	546
      0004D2 01                    2777 	.db	1
      0004D3 09                    2778 	.db	9
      0004D4 00 00                 2779 	.dw	Sstm8s_clk$CLK_ClockSecuritySystemEnable$290-Sstm8s_clk$CLK_ClockSecuritySystemEnable$288
      0004D6 03                    2780 	.db	3
      0004D7 03                    2781 	.sleb128	3
      0004D8 01                    2782 	.db	1
      0004D9 09                    2783 	.db	9
      0004DA 00 08                 2784 	.dw	Sstm8s_clk$CLK_ClockSecuritySystemEnable$291-Sstm8s_clk$CLK_ClockSecuritySystemEnable$290
      0004DC 03                    2785 	.db	3
      0004DD 01                    2786 	.sleb128	1
      0004DE 01                    2787 	.db	1
      0004DF 09                    2788 	.db	9
      0004E0 00 01                 2789 	.dw	1+Sstm8s_clk$CLK_ClockSecuritySystemEnable$292-Sstm8s_clk$CLK_ClockSecuritySystemEnable$291
      0004E2 00                    2790 	.db	0
      0004E3 01                    2791 	.uleb128	1
      0004E4 01                    2792 	.db	1
      0004E5 00                    2793 	.db	0
      0004E6 05                    2794 	.uleb128	5
      0004E7 02                    2795 	.db	2
      0004E8 00 00r03r22           2796 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$294)
      0004EC 03                    2797 	.db	3
      0004ED AE 04                 2798 	.sleb128	558
      0004EF 01                    2799 	.db	1
      0004F0 09                    2800 	.db	9
      0004F1 00 00                 2801 	.dw	Sstm8s_clk$CLK_GetSYSCLKSource$296-Sstm8s_clk$CLK_GetSYSCLKSource$294
      0004F3 03                    2802 	.db	3
      0004F4 02                    2803 	.sleb128	2
      0004F5 01                    2804 	.db	1
      0004F6 09                    2805 	.db	9
      0004F7 00 03                 2806 	.dw	Sstm8s_clk$CLK_GetSYSCLKSource$297-Sstm8s_clk$CLK_GetSYSCLKSource$296
      0004F9 03                    2807 	.db	3
      0004FA 01                    2808 	.sleb128	1
      0004FB 01                    2809 	.db	1
      0004FC 09                    2810 	.db	9
      0004FD 00 01                 2811 	.dw	1+Sstm8s_clk$CLK_GetSYSCLKSource$298-Sstm8s_clk$CLK_GetSYSCLKSource$297
      0004FF 00                    2812 	.db	0
      000500 01                    2813 	.uleb128	1
      000501 01                    2814 	.db	1
      000502 00                    2815 	.db	0
      000503 05                    2816 	.uleb128	5
      000504 02                    2817 	.db	2
      000505 00 00r03r26           2818 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$300)
      000509 03                    2819 	.db	3
      00050A B8 04                 2820 	.sleb128	568
      00050C 01                    2821 	.db	1
      00050D 09                    2822 	.db	9
      00050E 00 02                 2823 	.dw	Sstm8s_clk$CLK_GetClockFreq$303-Sstm8s_clk$CLK_GetClockFreq$300
      000510 03                    2824 	.db	3
      000511 07                    2825 	.sleb128	7
      000512 01                    2826 	.db	1
      000513 09                    2827 	.db	9
      000514 00 05                 2828 	.dw	Sstm8s_clk$CLK_GetClockFreq$304-Sstm8s_clk$CLK_GetClockFreq$303
      000516 03                    2829 	.db	3
      000517 02                    2830 	.sleb128	2
      000518 01                    2831 	.db	1
      000519 09                    2832 	.db	9
      00051A 00 0C                 2833 	.dw	Sstm8s_clk$CLK_GetClockFreq$307-Sstm8s_clk$CLK_GetClockFreq$304
      00051C 03                    2834 	.db	3
      00051D 02                    2835 	.sleb128	2
      00051E 01                    2836 	.db	1
      00051F 09                    2837 	.db	9
      000520 00 05                 2838 	.dw	Sstm8s_clk$CLK_GetClockFreq$308-Sstm8s_clk$CLK_GetClockFreq$307
      000522 03                    2839 	.db	3
      000523 01                    2840 	.sleb128	1
      000524 01                    2841 	.db	1
      000525 09                    2842 	.db	9
      000526 00 03                 2843 	.dw	Sstm8s_clk$CLK_GetClockFreq$309-Sstm8s_clk$CLK_GetClockFreq$308
      000528 03                    2844 	.db	3
      000529 01                    2845 	.sleb128	1
      00052A 01                    2846 	.db	1
      00052B 09                    2847 	.db	9
      00052C 00 06                 2848 	.dw	Sstm8s_clk$CLK_GetClockFreq$310-Sstm8s_clk$CLK_GetClockFreq$309
      00052E 03                    2849 	.db	3
      00052F 01                    2850 	.sleb128	1
      000530 01                    2851 	.db	1
      000531 09                    2852 	.db	9
      000532 00 19                 2853 	.dw	Sstm8s_clk$CLK_GetClockFreq$319-Sstm8s_clk$CLK_GetClockFreq$310
      000534 03                    2854 	.db	3
      000535 02                    2855 	.sleb128	2
      000536 01                    2856 	.db	1
      000537 09                    2857 	.db	9
      000538 00 0C                 2858 	.dw	Sstm8s_clk$CLK_GetClockFreq$322-Sstm8s_clk$CLK_GetClockFreq$319
      00053A 03                    2859 	.db	3
      00053B 02                    2860 	.sleb128	2
      00053C 01                    2861 	.db	1
      00053D 09                    2862 	.db	9
      00053E 00 0C                 2863 	.dw	Sstm8s_clk$CLK_GetClockFreq$325-Sstm8s_clk$CLK_GetClockFreq$322
      000540 03                    2864 	.db	3
      000541 04                    2865 	.sleb128	4
      000542 01                    2866 	.db	1
      000543 09                    2867 	.db	9
      000544 00 09                 2868 	.dw	Sstm8s_clk$CLK_GetClockFreq$327-Sstm8s_clk$CLK_GetClockFreq$325
      000546 03                    2869 	.db	3
      000547 03                    2870 	.sleb128	3
      000548 01                    2871 	.db	1
      000549 09                    2872 	.db	9
      00054A 00 02                 2873 	.dw	Sstm8s_clk$CLK_GetClockFreq$328-Sstm8s_clk$CLK_GetClockFreq$327
      00054C 03                    2874 	.db	3
      00054D 01                    2875 	.sleb128	1
      00054E 01                    2876 	.db	1
      00054F 09                    2877 	.db	9
      000550 00 03                 2878 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$330-Sstm8s_clk$CLK_GetClockFreq$328
      000552 00                    2879 	.db	0
      000553 01                    2880 	.uleb128	1
      000554 01                    2881 	.db	1
      000555 00                    2882 	.db	0
      000556 05                    2883 	.uleb128	5
      000557 02                    2884 	.db	2
      000558 00 00r03r86           2885 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$332)
      00055C 03                    2886 	.db	3
      00055D DB 04                 2887 	.sleb128	603
      00055F 01                    2888 	.db	1
      000560 09                    2889 	.db	9
      000561 00 00                 2890 	.dw	Sstm8s_clk$CLK_AdjustHSICalibrationValue$334-Sstm8s_clk$CLK_AdjustHSICalibrationValue$332
      000563 03                    2891 	.db	3
      000564 06                    2892 	.sleb128	6
      000565 01                    2893 	.db	1
      000566 09                    2894 	.db	9
      000567 00 0A                 2895 	.dw	Sstm8s_clk$CLK_AdjustHSICalibrationValue$335-Sstm8s_clk$CLK_AdjustHSICalibrationValue$334
      000569 03                    2896 	.db	3
      00056A 01                    2897 	.sleb128	1
      00056B 01                    2898 	.db	1
      00056C 09                    2899 	.db	9
      00056D 00 01                 2900 	.dw	1+Sstm8s_clk$CLK_AdjustHSICalibrationValue$336-Sstm8s_clk$CLK_AdjustHSICalibrationValue$335
      00056F 00                    2901 	.db	0
      000570 01                    2902 	.uleb128	1
      000571 01                    2903 	.db	1
      000572 00                    2904 	.db	0
      000573 05                    2905 	.uleb128	5
      000574 02                    2906 	.db	2
      000575 00 00r03r91           2907 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$338)
      000579 03                    2908 	.db	3
      00057A ED 04                 2909 	.sleb128	621
      00057C 01                    2910 	.db	1
      00057D 09                    2911 	.db	9
      00057E 00 00                 2912 	.dw	Sstm8s_clk$CLK_SYSCLKEmergencyClear$340-Sstm8s_clk$CLK_SYSCLKEmergencyClear$338
      000580 03                    2913 	.db	3
      000581 02                    2914 	.sleb128	2
      000582 01                    2915 	.db	1
      000583 09                    2916 	.db	9
      000584 00 08                 2917 	.dw	Sstm8s_clk$CLK_SYSCLKEmergencyClear$341-Sstm8s_clk$CLK_SYSCLKEmergencyClear$340
      000586 03                    2918 	.db	3
      000587 01                    2919 	.sleb128	1
      000588 01                    2920 	.db	1
      000589 09                    2921 	.db	9
      00058A 00 01                 2922 	.dw	1+Sstm8s_clk$CLK_SYSCLKEmergencyClear$342-Sstm8s_clk$CLK_SYSCLKEmergencyClear$341
      00058C 00                    2923 	.db	0
      00058D 01                    2924 	.uleb128	1
      00058E 01                    2925 	.db	1
      00058F 00                    2926 	.db	0
      000590 05                    2927 	.uleb128	5
      000591 02                    2928 	.db	2
      000592 00 00r03r9A           2929 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$344)
      000596 03                    2930 	.db	3
      000597 F9 04                 2931 	.sleb128	633
      000599 01                    2932 	.db	1
      00059A 09                    2933 	.db	9
      00059B 00 02                 2934 	.dw	Sstm8s_clk$CLK_GetFlagStatus$347-Sstm8s_clk$CLK_GetFlagStatus$344
      00059D 03                    2935 	.db	3
      00059E 0A                    2936 	.sleb128	10
      00059F 01                    2937 	.db	1
      0005A0 09                    2938 	.db	9
      0005A1 00 04                 2939 	.dw	Sstm8s_clk$CLK_GetFlagStatus$348-Sstm8s_clk$CLK_GetFlagStatus$347
      0005A3 03                    2940 	.db	3
      0005A4 03                    2941 	.sleb128	3
      0005A5 01                    2942 	.db	1
      0005A6 09                    2943 	.db	9
      0005A7 00 0F                 2944 	.dw	Sstm8s_clk$CLK_GetFlagStatus$351-Sstm8s_clk$CLK_GetFlagStatus$348
      0005A9 03                    2945 	.db	3
      0005AA 02                    2946 	.sleb128	2
      0005AB 01                    2947 	.db	1
      0005AC 09                    2948 	.db	9
      0005AD 00 06                 2949 	.dw	Sstm8s_clk$CLK_GetFlagStatus$353-Sstm8s_clk$CLK_GetFlagStatus$351
      0005AF 03                    2950 	.db	3
      0005B0 02                    2951 	.sleb128	2
      0005B1 01                    2952 	.db	1
      0005B2 09                    2953 	.db	9
      0005B3 00 0D                 2954 	.dw	Sstm8s_clk$CLK_GetFlagStatus$356-Sstm8s_clk$CLK_GetFlagStatus$353
      0005B5 03                    2955 	.db	3
      0005B6 02                    2956 	.sleb128	2
      0005B7 01                    2957 	.db	1
      0005B8 09                    2958 	.db	9
      0005B9 00 06                 2959 	.dw	Sstm8s_clk$CLK_GetFlagStatus$358-Sstm8s_clk$CLK_GetFlagStatus$356
      0005BB 03                    2960 	.db	3
      0005BC 02                    2961 	.sleb128	2
      0005BD 01                    2962 	.db	1
      0005BE 09                    2963 	.db	9
      0005BF 00 0D                 2964 	.dw	Sstm8s_clk$CLK_GetFlagStatus$361-Sstm8s_clk$CLK_GetFlagStatus$358
      0005C1 03                    2965 	.db	3
      0005C2 02                    2966 	.sleb128	2
      0005C3 01                    2967 	.db	1
      0005C4 09                    2968 	.db	9
      0005C5 00 06                 2969 	.dw	Sstm8s_clk$CLK_GetFlagStatus$363-Sstm8s_clk$CLK_GetFlagStatus$361
      0005C7 03                    2970 	.db	3
      0005C8 02                    2971 	.sleb128	2
      0005C9 01                    2972 	.db	1
      0005CA 09                    2973 	.db	9
      0005CB 00 0D                 2974 	.dw	Sstm8s_clk$CLK_GetFlagStatus$366-Sstm8s_clk$CLK_GetFlagStatus$363
      0005CD 03                    2975 	.db	3
      0005CE 02                    2976 	.sleb128	2
      0005CF 01                    2977 	.db	1
      0005D0 09                    2978 	.db	9
      0005D1 00 06                 2979 	.dw	Sstm8s_clk$CLK_GetFlagStatus$369-Sstm8s_clk$CLK_GetFlagStatus$366
      0005D3 03                    2980 	.db	3
      0005D4 04                    2981 	.sleb128	4
      0005D5 01                    2982 	.db	1
      0005D6 09                    2983 	.db	9
      0005D7 00 03                 2984 	.dw	Sstm8s_clk$CLK_GetFlagStatus$371-Sstm8s_clk$CLK_GetFlagStatus$369
      0005D9 03                    2985 	.db	3
      0005DA 03                    2986 	.sleb128	3
      0005DB 01                    2987 	.db	1
      0005DC 09                    2988 	.db	9
      0005DD 00 0E                 2989 	.dw	Sstm8s_clk$CLK_GetFlagStatus$375-Sstm8s_clk$CLK_GetFlagStatus$371
      0005DF 03                    2990 	.db	3
      0005E0 02                    2991 	.sleb128	2
      0005E1 01                    2992 	.db	1
      0005E2 09                    2993 	.db	9
      0005E3 00 05                 2994 	.dw	Sstm8s_clk$CLK_GetFlagStatus$378-Sstm8s_clk$CLK_GetFlagStatus$375
      0005E5 03                    2995 	.db	3
      0005E6 04                    2996 	.sleb128	4
      0005E7 01                    2997 	.db	1
      0005E8 09                    2998 	.db	9
      0005E9 00 01                 2999 	.dw	Sstm8s_clk$CLK_GetFlagStatus$380-Sstm8s_clk$CLK_GetFlagStatus$378
      0005EB 03                    3000 	.db	3
      0005EC 04                    3001 	.sleb128	4
      0005ED 01                    3002 	.db	1
      0005EE 09                    3003 	.db	9
      0005EF 00 00                 3004 	.dw	Sstm8s_clk$CLK_GetFlagStatus$381-Sstm8s_clk$CLK_GetFlagStatus$380
      0005F1 03                    3005 	.db	3
      0005F2 01                    3006 	.sleb128	1
      0005F3 01                    3007 	.db	1
      0005F4 09                    3008 	.db	9
      0005F5 00 03                 3009 	.dw	1+Sstm8s_clk$CLK_GetFlagStatus$383-Sstm8s_clk$CLK_GetFlagStatus$381
      0005F7 00                    3010 	.db	0
      0005F8 01                    3011 	.uleb128	1
      0005F9 01                    3012 	.db	1
      0005FA 00                    3013 	.db	0
      0005FB 05                    3014 	.uleb128	5
      0005FC 02                    3015 	.db	2
      0005FD 00 00r04r08           3016 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$385)
      000601 03                    3017 	.db	3
      000602 AE 05                 3018 	.sleb128	686
      000604 01                    3019 	.db	1
      000605 09                    3020 	.db	9
      000606 00 00                 3021 	.dw	Sstm8s_clk$CLK_GetITStatus$387-Sstm8s_clk$CLK_GetITStatus$385
      000608 03                    3022 	.db	3
      000609 07                    3023 	.sleb128	7
      00060A 01                    3024 	.db	1
      00060B 09                    3025 	.db	9
      00060C 00 0C                 3026 	.dw	Sstm8s_clk$CLK_GetITStatus$390-Sstm8s_clk$CLK_GetITStatus$387
      00060E 03                    3027 	.db	3
      00060F 03                    3028 	.sleb128	3
      000610 01                    3029 	.db	1
      000611 09                    3030 	.db	9
      000612 00 0F                 3031 	.dw	Sstm8s_clk$CLK_GetITStatus$393-Sstm8s_clk$CLK_GetITStatus$390
      000614 03                    3032 	.db	3
      000615 02                    3033 	.sleb128	2
      000616 01                    3034 	.db	1
      000617 09                    3035 	.db	9
      000618 00 05                 3036 	.dw	Sstm8s_clk$CLK_GetITStatus$396-Sstm8s_clk$CLK_GetITStatus$393
      00061A 03                    3037 	.db	3
      00061B 04                    3038 	.sleb128	4
      00061C 01                    3039 	.db	1
      00061D 09                    3040 	.db	9
      00061E 00 04                 3041 	.dw	Sstm8s_clk$CLK_GetITStatus$399-Sstm8s_clk$CLK_GetITStatus$396
      000620 03                    3042 	.db	3
      000621 06                    3043 	.sleb128	6
      000622 01                    3044 	.db	1
      000623 09                    3045 	.db	9
      000624 00 0F                 3046 	.dw	Sstm8s_clk$CLK_GetITStatus$402-Sstm8s_clk$CLK_GetITStatus$399
      000626 03                    3047 	.db	3
      000627 02                    3048 	.sleb128	2
      000628 01                    3049 	.db	1
      000629 09                    3050 	.db	9
      00062A 00 05                 3051 	.dw	Sstm8s_clk$CLK_GetITStatus$405-Sstm8s_clk$CLK_GetITStatus$402
      00062C 03                    3052 	.db	3
      00062D 04                    3053 	.sleb128	4
      00062E 01                    3054 	.db	1
      00062F 09                    3055 	.db	9
      000630 00 01                 3056 	.dw	Sstm8s_clk$CLK_GetITStatus$407-Sstm8s_clk$CLK_GetITStatus$405
      000632 03                    3057 	.db	3
      000633 05                    3058 	.sleb128	5
      000634 01                    3059 	.db	1
      000635 09                    3060 	.db	9
      000636 00 00                 3061 	.dw	Sstm8s_clk$CLK_GetITStatus$408-Sstm8s_clk$CLK_GetITStatus$407
      000638 03                    3062 	.db	3
      000639 01                    3063 	.sleb128	1
      00063A 01                    3064 	.db	1
      00063B 09                    3065 	.db	9
      00063C 00 01                 3066 	.dw	1+Sstm8s_clk$CLK_GetITStatus$409-Sstm8s_clk$CLK_GetITStatus$408
      00063E 00                    3067 	.db	0
      00063F 01                    3068 	.uleb128	1
      000640 01                    3069 	.db	1
      000641 00                    3070 	.db	0
      000642 05                    3071 	.uleb128	5
      000643 02                    3072 	.db	2
      000644 00 00r04r42           3073 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$411)
      000648 03                    3074 	.db	3
      000649 D8 05                 3075 	.sleb128	728
      00064B 01                    3076 	.db	1
      00064C 09                    3077 	.db	9
      00064D 00 00                 3078 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$413-Sstm8s_clk$CLK_ClearITPendingBit$411
      00064F 03                    3079 	.db	3
      000650 05                    3080 	.sleb128	5
      000651 01                    3081 	.db	1
      000652 09                    3082 	.db	9
      000653 00 0C                 3083 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$416-Sstm8s_clk$CLK_ClearITPendingBit$413
      000655 03                    3084 	.db	3
      000656 03                    3085 	.sleb128	3
      000657 01                    3086 	.db	1
      000658 09                    3087 	.db	9
      000659 00 0B                 3088 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$419-Sstm8s_clk$CLK_ClearITPendingBit$416
      00065B 03                    3089 	.db	3
      00065C 05                    3090 	.sleb128	5
      00065D 01                    3091 	.db	1
      00065E 09                    3092 	.db	9
      00065F 00 08                 3093 	.dw	Sstm8s_clk$CLK_ClearITPendingBit$421-Sstm8s_clk$CLK_ClearITPendingBit$419
      000661 03                    3094 	.db	3
      000662 03                    3095 	.sleb128	3
      000663 01                    3096 	.db	1
      000664 09                    3097 	.db	9
      000665 00 01                 3098 	.dw	1+Sstm8s_clk$CLK_ClearITPendingBit$422-Sstm8s_clk$CLK_ClearITPendingBit$421
      000667 00                    3099 	.db	0
      000668 01                    3100 	.uleb128	1
      000669 01                    3101 	.db	1
      00066A                       3102 Ldebug_line_end:
                                   3103 
                                   3104 	.area .debug_loc (NOLOAD)
      000000                       3105 Ldebug_loc_start:
      000000 00 00r04r4E           3106 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$414)
      000004 00 00r04r62           3107 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$423)
      000008 00 02                 3108 	.dw	2
      00000A 78                    3109 	.db	120
      00000B 01                    3110 	.sleb128	1
      00000C 00 00r04r42           3111 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$412)
      000010 00 00r04r4E           3112 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$414)
      000014 00 02                 3113 	.dw	2
      000016 78                    3114 	.db	120
      000017 01                    3115 	.sleb128	1
      000018 00 00 00 00           3116 	.dw	0,0
      00001C 00 00 00 00           3117 	.dw	0,0
      000020 00 00r04r3B           3118 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$400)
      000024 00 00r04r42           3119 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$410)
      000028 00 02                 3120 	.dw	2
      00002A 78                    3121 	.db	120
      00002B 01                    3122 	.sleb128	1
      00002C 00 00r04r23           3123 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)
      000030 00 00r04r3B           3124 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$400)
      000034 00 02                 3125 	.dw	2
      000036 78                    3126 	.db	120
      000037 01                    3127 	.sleb128	1
      000038 00 00r04r14           3128 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$388)
      00003C 00 00r04r23           3129 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)
      000040 00 02                 3130 	.dw	2
      000042 78                    3131 	.db	120
      000043 01                    3132 	.sleb128	1
      000044 00 00r04r08           3133 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$386)
      000048 00 00r04r14           3134 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$388)
      00004C 00 02                 3135 	.dw	2
      00004E 78                    3136 	.db	120
      00004F 01                    3137 	.sleb128	1
      000050 00 00 00 00           3138 	.dw	0,0
      000054 00 00 00 00           3139 	.dw	0,0
      000058 00 00r04r07           3140 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$382)
      00005C 00 00r04r08           3141 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$384)
      000060 00 02                 3142 	.dw	2
      000062 78                    3143 	.db	120
      000063 01                    3144 	.sleb128	1
      000064 00 00r03rF7           3145 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$373)
      000068 00 00r04r07           3146 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$382)
      00006C 00 02                 3147 	.dw	2
      00006E 78                    3148 	.db	120
      00006F 03                    3149 	.sleb128	3
      000070 00 00r03rF2           3150 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$372)
      000074 00 00r03rF7           3151 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$373)
      000078 00 02                 3152 	.dw	2
      00007A 78                    3153 	.db	120
      00007B 04                    3154 	.sleb128	4
      00007C 00 00r03rE8           3155 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      000080 00 00r03rF2           3156 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$372)
      000084 00 02                 3157 	.dw	2
      000086 78                    3158 	.db	120
      000087 03                    3159 	.sleb128	3
      000088 00 00r03rD5           3160 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      00008C 00 00r03rE8           3161 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      000090 00 02                 3162 	.dw	2
      000092 78                    3163 	.db	120
      000093 03                    3164 	.sleb128	3
      000094 00 00r03rC2           3165 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      000098 00 00r03rD5           3166 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      00009C 00 02                 3167 	.dw	2
      00009E 78                    3168 	.db	120
      00009F 03                    3169 	.sleb128	3
      0000A0 00 00r03rAF           3170 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$349)
      0000A4 00 00r03rC2           3171 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      0000A8 00 02                 3172 	.dw	2
      0000AA 78                    3173 	.db	120
      0000AB 03                    3174 	.sleb128	3
      0000AC 00 00r03r9C           3175 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$346)
      0000B0 00 00r03rAF           3176 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$349)
      0000B4 00 02                 3177 	.dw	2
      0000B6 78                    3178 	.db	120
      0000B7 03                    3179 	.sleb128	3
      0000B8 00 00r03r9A           3180 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$345)
      0000BC 00 00r03r9C           3181 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$346)
      0000C0 00 02                 3182 	.dw	2
      0000C2 78                    3183 	.db	120
      0000C3 01                    3184 	.sleb128	1
      0000C4 00 00 00 00           3185 	.dw	0,0
      0000C8 00 00 00 00           3186 	.dw	0,0
      0000CC 00 00r03r91           3187 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$339)
      0000D0 00 00r03r9A           3188 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$343)
      0000D4 00 02                 3189 	.dw	2
      0000D6 78                    3190 	.db	120
      0000D7 01                    3191 	.sleb128	1
      0000D8 00 00 00 00           3192 	.dw	0,0
      0000DC 00 00 00 00           3193 	.dw	0,0
      0000E0 00 00r03r86           3194 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$333)
      0000E4 00 00r03r91           3195 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$337)
      0000E8 00 02                 3196 	.dw	2
      0000EA 78                    3197 	.db	120
      0000EB 01                    3198 	.sleb128	1
      0000EC 00 00 00 00           3199 	.dw	0,0
      0000F0 00 00 00 00           3200 	.dw	0,0
      0000F4 00 00r03r85           3201 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$329)
      0000F8 00 00r03r86           3202 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$331)
      0000FC 00 02                 3203 	.dw	2
      0000FE 78                    3204 	.db	120
      0000FF 01                    3205 	.sleb128	1
      000100 00 00r03r6C           3206 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      000104 00 00r03r85           3207 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$329)
      000108 00 02                 3208 	.dw	2
      00010A 78                    3209 	.db	120
      00010B 05                    3210 	.sleb128	5
      00010C 00 00r03r5B           3211 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      000110 00 00r03r6C           3212 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      000114 00 02                 3213 	.dw	2
      000116 78                    3214 	.db	120
      000117 05                    3215 	.sleb128	5
      000118 00 00r03r56           3216 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      00011C 00 00r03r5B           3217 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      000120 00 02                 3218 	.dw	2
      000122 78                    3219 	.db	120
      000123 0D                    3220 	.sleb128	13
      000124 00 00r03r54           3221 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$316)
      000128 00 00r03r56           3222 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      00012C 00 02                 3223 	.dw	2
      00012E 78                    3224 	.db	120
      00012F 0C                    3225 	.sleb128	12
      000130 00 00r03r52           3226 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$315)
      000134 00 00r03r54           3227 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$316)
      000138 00 02                 3228 	.dw	2
      00013A 78                    3229 	.db	120
      00013B 0B                    3230 	.sleb128	11
      00013C 00 00r03r50           3231 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$314)
      000140 00 00r03r52           3232 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$315)
      000144 00 02                 3233 	.dw	2
      000146 78                    3234 	.db	120
      000147 0A                    3235 	.sleb128	10
      000148 00 00r03r4E           3236 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$313)
      00014C 00 00r03r50           3237 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$314)
      000150 00 02                 3238 	.dw	2
      000152 78                    3239 	.db	120
      000153 09                    3240 	.sleb128	9
      000154 00 00r03r4C           3241 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$312)
      000158 00 00r03r4E           3242 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$313)
      00015C 00 02                 3243 	.dw	2
      00015E 78                    3244 	.db	120
      00015F 07                    3245 	.sleb128	7
      000160 00 00r03r39           3246 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$305)
      000164 00 00r03r4C           3247 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$312)
      000168 00 02                 3248 	.dw	2
      00016A 78                    3249 	.db	120
      00016B 05                    3250 	.sleb128	5
      00016C 00 00r03r28           3251 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$302)
      000170 00 00r03r39           3252 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$305)
      000174 00 02                 3253 	.dw	2
      000176 78                    3254 	.db	120
      000177 05                    3255 	.sleb128	5
      000178 00 00r03r26           3256 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$301)
      00017C 00 00r03r28           3257 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$302)
      000180 00 02                 3258 	.dw	2
      000182 78                    3259 	.db	120
      000183 01                    3260 	.sleb128	1
      000184 00 00 00 00           3261 	.dw	0,0
      000188 00 00 00 00           3262 	.dw	0,0
      00018C 00 00r03r22           3263 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$295)
      000190 00 00r03r26           3264 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$299)
      000194 00 02                 3265 	.dw	2
      000196 78                    3266 	.db	120
      000197 01                    3267 	.sleb128	1
      000198 00 00 00 00           3268 	.dw	0,0
      00019C 00 00 00 00           3269 	.dw	0,0
      0001A0 00 00r03r19           3270 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$289)
      0001A4 00 00r03r22           3271 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$293)
      0001A8 00 02                 3272 	.dw	2
      0001AA 78                    3273 	.db	120
      0001AB 01                    3274 	.sleb128	1
      0001AC 00 00 00 00           3275 	.dw	0,0
      0001B0 00 00 00 00           3276 	.dw	0,0
      0001B4 00 00r03r01           3277 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$276)
      0001B8 00 00r03r19           3278 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$287)
      0001BC 00 02                 3279 	.dw	2
      0001BE 78                    3280 	.db	120
      0001BF 01                    3281 	.sleb128	1
      0001C0 00 00 00 00           3282 	.dw	0,0
      0001C4 00 00 00 00           3283 	.dw	0,0
      0001C8 00 00r03r00           3284 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$272)
      0001CC 00 00r03r01           3285 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$274)
      0001D0 00 02                 3286 	.dw	2
      0001D2 78                    3287 	.db	120
      0001D3 01                    3288 	.sleb128	1
      0001D4 00 00r02rCC           3289 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$260)
      0001D8 00 00r03r00           3290 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$272)
      0001DC 00 02                 3291 	.dw	2
      0001DE 78                    3292 	.db	120
      0001DF 02                    3293 	.sleb128	2
      0001E0 00 00r02rCB           3294 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$259)
      0001E4 00 00r02rCC           3295 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$260)
      0001E8 00 02                 3296 	.dw	2
      0001EA 78                    3297 	.db	120
      0001EB 01                    3298 	.sleb128	1
      0001EC 00 00 00 00           3299 	.dw	0,0
      0001F0 00 00 00 00           3300 	.dw	0,0
      0001F4 00 00r02rCA           3301 	.dw	0,(Sstm8s_clk$CLK_ITConfig$255)
      0001F8 00 00r02rCB           3302 	.dw	0,(Sstm8s_clk$CLK_ITConfig$257)
      0001FC 00 02                 3303 	.dw	2
      0001FE 78                    3304 	.db	120
      0001FF 01                    3305 	.sleb128	1
      000200 00 00r02r7F           3306 	.dw	0,(Sstm8s_clk$CLK_ITConfig$233)
      000204 00 00r02rCA           3307 	.dw	0,(Sstm8s_clk$CLK_ITConfig$255)
      000208 00 02                 3308 	.dw	2
      00020A 78                    3309 	.db	120
      00020B 02                    3310 	.sleb128	2
      00020C 00 00r02r73           3311 	.dw	0,(Sstm8s_clk$CLK_ITConfig$232)
      000210 00 00r02r7F           3312 	.dw	0,(Sstm8s_clk$CLK_ITConfig$233)
      000214 00 02                 3313 	.dw	2
      000216 78                    3314 	.db	120
      000217 02                    3315 	.sleb128	2
      000218 00 00r02r64           3316 	.dw	0,(Sstm8s_clk$CLK_ITConfig$230)
      00021C 00 00r02r73           3317 	.dw	0,(Sstm8s_clk$CLK_ITConfig$232)
      000220 00 02                 3318 	.dw	2
      000222 78                    3319 	.db	120
      000223 02                    3320 	.sleb128	2
      000224 00 00r02r63           3321 	.dw	0,(Sstm8s_clk$CLK_ITConfig$229)
      000228 00 00r02r64           3322 	.dw	0,(Sstm8s_clk$CLK_ITConfig$230)
      00022C 00 02                 3323 	.dw	2
      00022E 78                    3324 	.db	120
      00022F 01                    3325 	.sleb128	1
      000230 00 00 00 00           3326 	.dw	0,0
      000234 00 00 00 00           3327 	.dw	0,0
      000238 00 00r02r4A           3328 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$221)
      00023C 00 00r02r63           3329 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$227)
      000240 00 02                 3330 	.dw	2
      000242 78                    3331 	.db	120
      000243 01                    3332 	.sleb128	1
      000244 00 00 00 00           3333 	.dw	0,0
      000248 00 00 00 00           3334 	.dw	0,0
      00024C 00 00r02r39           3335 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$214)
      000250 00 00r02r4A           3336 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$219)
      000254 00 02                 3337 	.dw	2
      000256 78                    3338 	.db	120
      000257 01                    3339 	.sleb128	1
      000258 00 00 00 00           3340 	.dw	0,0
      00025C 00 00 00 00           3341 	.dw	0,0
      000260 00 00r02r2F           3342 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$205)
      000264 00 00r02r39           3343 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$212)
      000268 00 02                 3344 	.dw	2
      00026A 78                    3345 	.db	120
      00026B 01                    3346 	.sleb128	1
      00026C 00 00r02r11           3347 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$200)
      000270 00 00r02r2F           3348 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$205)
      000274 00 02                 3349 	.dw	2
      000276 78                    3350 	.db	120
      000277 01                    3351 	.sleb128	1
      000278 00 00r01rF3           3352 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$195)
      00027C 00 00r02r11           3353 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$200)
      000280 00 02                 3354 	.dw	2
      000282 78                    3355 	.db	120
      000283 01                    3356 	.sleb128	1
      000284 00 00r01r4D           3357 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      000288 00 00r01rF3           3358 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$195)
      00028C 00 02                 3359 	.dw	2
      00028E 78                    3360 	.db	120
      00028F 01                    3361 	.sleb128	1
      000290 00 00r01r45           3362 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$145)
      000294 00 00r01r4D           3363 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      000298 00 02                 3364 	.dw	2
      00029A 78                    3365 	.db	120
      00029B 01                    3366 	.sleb128	1
      00029C 00 00r01r41           3367 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$144)
      0002A0 00 00r01r45           3368 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$145)
      0002A4 00 02                 3369 	.dw	2
      0002A6 78                    3370 	.db	120
      0002A7 02                    3371 	.sleb128	2
      0002A8 00 00r01r38           3372 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)
      0002AC 00 00r01r41           3373 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$144)
      0002B0 00 02                 3374 	.dw	2
      0002B2 78                    3375 	.db	120
      0002B3 01                    3376 	.sleb128	1
      0002B4 00 00 00 00           3377 	.dw	0,0
      0002B8 00 00 00 00           3378 	.dw	0,0
      0002BC 00 00r01r37           3379 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      0002C0 00 00r01r38           3380 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$138)
      0002C4 00 02                 3381 	.dw	2
      0002C6 78                    3382 	.db	120
      0002C7 01                    3383 	.sleb128	1
      0002C8 00 00r00rEE           3384 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      0002CC 00 00r01r37           3385 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      0002D0 00 02                 3386 	.dw	2
      0002D2 78                    3387 	.db	120
      0002D3 03                    3388 	.sleb128	3
      0002D4 00 00r00rE9           3389 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      0002D8 00 00r00rEE           3390 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      0002DC 00 02                 3391 	.dw	2
      0002DE 78                    3392 	.db	120
      0002DF 04                    3393 	.sleb128	4
      0002E0 00 00r00rE4           3394 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      0002E4 00 00r00rE9           3395 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      0002E8 00 02                 3396 	.dw	2
      0002EA 78                    3397 	.db	120
      0002EB 03                    3398 	.sleb128	3
      0002EC 00 00r00rE2           3399 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)
      0002F0 00 00r00rE4           3400 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      0002F4 00 02                 3401 	.dw	2
      0002F6 78                    3402 	.db	120
      0002F7 01                    3403 	.sleb128	1
      0002F8 00 00 00 00           3404 	.dw	0,0
      0002FC 00 00 00 00           3405 	.dw	0,0
      000300 00 00r00rCA           3406 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)
      000304 00 00r00rE2           3407 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108)
      000308 00 02                 3408 	.dw	2
      00030A 78                    3409 	.db	120
      00030B 01                    3410 	.sleb128	1
      00030C 00 00 00 00           3411 	.dw	0,0
      000310 00 00 00 00           3412 	.dw	0,0
      000314 00 00r00rB2           3413 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)
      000318 00 00r00rCA           3414 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$95)
      00031C 00 02                 3415 	.dw	2
      00031E 78                    3416 	.db	120
      00031F 01                    3417 	.sleb128	1
      000320 00 00 00 00           3418 	.dw	0,0
      000324 00 00 00 00           3419 	.dw	0,0
      000328 00 00r00r9A           3420 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)
      00032C 00 00r00rB2           3421 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$82)
      000330 00 02                 3422 	.dw	2
      000332 78                    3423 	.db	120
      000333 01                    3424 	.sleb128	1
      000334 00 00 00 00           3425 	.dw	0,0
      000338 00 00 00 00           3426 	.dw	0,0
      00033C 00 00r00r82           3427 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)
      000340 00 00r00r9A           3428 	.dw	0,(Sstm8s_clk$CLK_LSICmd$69)
      000344 00 02                 3429 	.dw	2
      000346 78                    3430 	.db	120
      000347 01                    3431 	.sleb128	1
      000348 00 00 00 00           3432 	.dw	0,0
      00034C 00 00 00 00           3433 	.dw	0,0
      000350 00 00r00r6A           3434 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)
      000354 00 00r00r82           3435 	.dw	0,(Sstm8s_clk$CLK_HSICmd$56)
      000358 00 02                 3436 	.dw	2
      00035A 78                    3437 	.db	120
      00035B 01                    3438 	.sleb128	1
      00035C 00 00 00 00           3439 	.dw	0,0
      000360 00 00 00 00           3440 	.dw	0,0
      000364 00 00r00r52           3441 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)
      000368 00 00r00r6A           3442 	.dw	0,(Sstm8s_clk$CLK_HSECmd$43)
      00036C 00 02                 3443 	.dw	2
      00036E 78                    3444 	.db	120
      00036F 01                    3445 	.sleb128	1
      000370 00 00 00 00           3446 	.dw	0,0
      000374 00 00 00 00           3447 	.dw	0,0
      000378 00 00r00r3A           3448 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      00037C 00 00r00r52           3449 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$30)
      000380 00 02                 3450 	.dw	2
      000382 78                    3451 	.db	120
      000383 01                    3452 	.sleb128	1
      000384 00 00 00 00           3453 	.dw	0,0
      000388 00 00 00 00           3454 	.dw	0,0
      00038C 00 00r00r00           3455 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      000390 00 00r00r3A           3456 	.dw	0,(Sstm8s_clk$CLK_DeInit$17)
      000394 00 02                 3457 	.dw	2
      000396 78                    3458 	.db	120
      000397 01                    3459 	.sleb128	1
      000398 00 00 00 00           3460 	.dw	0,0
      00039C 00 00 00 00           3461 	.dw	0,0
                                   3462 
                                   3463 	.area .debug_abbrev (NOLOAD)
      000000                       3464 Ldebug_abbrev:
      000000 0C                    3465 	.uleb128	12
      000001 2E                    3466 	.uleb128	46
      000002 00                    3467 	.db	0
      000003 03                    3468 	.uleb128	3
      000004 08                    3469 	.uleb128	8
      000005 11                    3470 	.uleb128	17
      000006 01                    3471 	.uleb128	1
      000007 12                    3472 	.uleb128	18
      000008 01                    3473 	.uleb128	1
      000009 3F                    3474 	.uleb128	63
      00000A 0C                    3475 	.uleb128	12
      00000B 40                    3476 	.uleb128	64
      00000C 06                    3477 	.uleb128	6
      00000D 49                    3478 	.uleb128	73
      00000E 13                    3479 	.uleb128	19
      00000F 00                    3480 	.uleb128	0
      000010 00                    3481 	.uleb128	0
      000011 10                    3482 	.uleb128	16
      000012 34                    3483 	.uleb128	52
      000013 00                    3484 	.db	0
      000014 02                    3485 	.uleb128	2
      000015 0A                    3486 	.uleb128	10
      000016 03                    3487 	.uleb128	3
      000017 08                    3488 	.uleb128	8
      000018 3F                    3489 	.uleb128	63
      000019 0C                    3490 	.uleb128	12
      00001A 49                    3491 	.uleb128	73
      00001B 13                    3492 	.uleb128	19
      00001C 00                    3493 	.uleb128	0
      00001D 00                    3494 	.uleb128	0
      00001E 04                    3495 	.uleb128	4
      00001F 05                    3496 	.uleb128	5
      000020 00                    3497 	.db	0
      000021 02                    3498 	.uleb128	2
      000022 0A                    3499 	.uleb128	10
      000023 03                    3500 	.uleb128	3
      000024 08                    3501 	.uleb128	8
      000025 49                    3502 	.uleb128	73
      000026 13                    3503 	.uleb128	19
      000027 00                    3504 	.uleb128	0
      000028 00                    3505 	.uleb128	0
      000029 0E                    3506 	.uleb128	14
      00002A 01                    3507 	.uleb128	1
      00002B 01                    3508 	.db	1
      00002C 01                    3509 	.uleb128	1
      00002D 13                    3510 	.uleb128	19
      00002E 0B                    3511 	.uleb128	11
      00002F 0B                    3512 	.uleb128	11
      000030 49                    3513 	.uleb128	73
      000031 13                    3514 	.uleb128	19
      000032 00                    3515 	.uleb128	0
      000033 00                    3516 	.uleb128	0
      000034 03                    3517 	.uleb128	3
      000035 2E                    3518 	.uleb128	46
      000036 01                    3519 	.db	1
      000037 01                    3520 	.uleb128	1
      000038 13                    3521 	.uleb128	19
      000039 03                    3522 	.uleb128	3
      00003A 08                    3523 	.uleb128	8
      00003B 11                    3524 	.uleb128	17
      00003C 01                    3525 	.uleb128	1
      00003D 12                    3526 	.uleb128	18
      00003E 01                    3527 	.uleb128	1
      00003F 3F                    3528 	.uleb128	63
      000040 0C                    3529 	.uleb128	12
      000041 40                    3530 	.uleb128	64
      000042 06                    3531 	.uleb128	6
      000043 00                    3532 	.uleb128	0
      000044 00                    3533 	.uleb128	0
      000045 0B                    3534 	.uleb128	11
      000046 34                    3535 	.uleb128	52
      000047 00                    3536 	.db	0
      000048 02                    3537 	.uleb128	2
      000049 0A                    3538 	.uleb128	10
      00004A 03                    3539 	.uleb128	3
      00004B 08                    3540 	.uleb128	8
      00004C 49                    3541 	.uleb128	73
      00004D 13                    3542 	.uleb128	19
      00004E 00                    3543 	.uleb128	0
      00004F 00                    3544 	.uleb128	0
      000050 09                    3545 	.uleb128	9
      000051 2E                    3546 	.uleb128	46
      000052 01                    3547 	.db	1
      000053 01                    3548 	.uleb128	1
      000054 13                    3549 	.uleb128	19
      000055 03                    3550 	.uleb128	3
      000056 08                    3551 	.uleb128	8
      000057 11                    3552 	.uleb128	17
      000058 01                    3553 	.uleb128	1
      000059 12                    3554 	.uleb128	18
      00005A 01                    3555 	.uleb128	1
      00005B 3F                    3556 	.uleb128	63
      00005C 0C                    3557 	.uleb128	12
      00005D 40                    3558 	.uleb128	64
      00005E 06                    3559 	.uleb128	6
      00005F 49                    3560 	.uleb128	73
      000060 13                    3561 	.uleb128	19
      000061 00                    3562 	.uleb128	0
      000062 00                    3563 	.uleb128	0
      000063 0D                    3564 	.uleb128	13
      000064 26                    3565 	.uleb128	38
      000065 00                    3566 	.db	0
      000066 49                    3567 	.uleb128	73
      000067 13                    3568 	.uleb128	19
      000068 00                    3569 	.uleb128	0
      000069 00                    3570 	.uleb128	0
      00006A 08                    3571 	.uleb128	8
      00006B 0B                    3572 	.uleb128	11
      00006C 01                    3573 	.db	1
      00006D 11                    3574 	.uleb128	17
      00006E 01                    3575 	.uleb128	1
      00006F 00                    3576 	.uleb128	0
      000070 00                    3577 	.uleb128	0
      000071 01                    3578 	.uleb128	1
      000072 11                    3579 	.uleb128	17
      000073 01                    3580 	.db	1
      000074 03                    3581 	.uleb128	3
      000075 08                    3582 	.uleb128	8
      000076 10                    3583 	.uleb128	16
      000077 06                    3584 	.uleb128	6
      000078 13                    3585 	.uleb128	19
      000079 0B                    3586 	.uleb128	11
      00007A 25                    3587 	.uleb128	37
      00007B 08                    3588 	.uleb128	8
      00007C 00                    3589 	.uleb128	0
      00007D 00                    3590 	.uleb128	0
      00007E 05                    3591 	.uleb128	5
      00007F 0B                    3592 	.uleb128	11
      000080 00                    3593 	.db	0
      000081 11                    3594 	.uleb128	17
      000082 01                    3595 	.uleb128	1
      000083 12                    3596 	.uleb128	18
      000084 01                    3597 	.uleb128	1
      000085 00                    3598 	.uleb128	0
      000086 00                    3599 	.uleb128	0
      000087 07                    3600 	.uleb128	7
      000088 0B                    3601 	.uleb128	11
      000089 01                    3602 	.db	1
      00008A 01                    3603 	.uleb128	1
      00008B 13                    3604 	.uleb128	19
      00008C 11                    3605 	.uleb128	17
      00008D 01                    3606 	.uleb128	1
      00008E 00                    3607 	.uleb128	0
      00008F 00                    3608 	.uleb128	0
      000090 02                    3609 	.uleb128	2
      000091 2E                    3610 	.uleb128	46
      000092 00                    3611 	.db	0
      000093 03                    3612 	.uleb128	3
      000094 08                    3613 	.uleb128	8
      000095 11                    3614 	.uleb128	17
      000096 01                    3615 	.uleb128	1
      000097 12                    3616 	.uleb128	18
      000098 01                    3617 	.uleb128	1
      000099 3F                    3618 	.uleb128	63
      00009A 0C                    3619 	.uleb128	12
      00009B 40                    3620 	.uleb128	64
      00009C 06                    3621 	.uleb128	6
      00009D 00                    3622 	.uleb128	0
      00009E 00                    3623 	.uleb128	0
      00009F 0A                    3624 	.uleb128	10
      0000A0 0B                    3625 	.uleb128	11
      0000A1 01                    3626 	.db	1
      0000A2 01                    3627 	.uleb128	1
      0000A3 13                    3628 	.uleb128	19
      0000A4 11                    3629 	.uleb128	17
      0000A5 01                    3630 	.uleb128	1
      0000A6 12                    3631 	.uleb128	18
      0000A7 01                    3632 	.uleb128	1
      0000A8 00                    3633 	.uleb128	0
      0000A9 00                    3634 	.uleb128	0
      0000AA 0F                    3635 	.uleb128	15
      0000AB 21                    3636 	.uleb128	33
      0000AC 00                    3637 	.db	0
      0000AD 2F                    3638 	.uleb128	47
      0000AE 0B                    3639 	.uleb128	11
      0000AF 00                    3640 	.uleb128	0
      0000B0 00                    3641 	.uleb128	0
      0000B1 06                    3642 	.uleb128	6
      0000B2 24                    3643 	.uleb128	36
      0000B3 00                    3644 	.db	0
      0000B4 03                    3645 	.uleb128	3
      0000B5 08                    3646 	.uleb128	8
      0000B6 0B                    3647 	.uleb128	11
      0000B7 0B                    3648 	.uleb128	11
      0000B8 3E                    3649 	.uleb128	62
      0000B9 0B                    3650 	.uleb128	11
      0000BA 00                    3651 	.uleb128	0
      0000BB 00                    3652 	.uleb128	0
      0000BC 00                    3653 	.uleb128	0
                                   3654 
                                   3655 	.area .debug_info (NOLOAD)
      000000 00 00 08 FE           3656 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       3657 Ldebug_info_start:
      000004 00 02                 3658 	.dw	2
      000006 00 00r00r00           3659 	.dw	0,(Ldebug_abbrev)
      00000A 04                    3660 	.db	4
      00000B 01                    3661 	.uleb128	1
      00000C 2E 2F 6C 69 62 72 61  3662 	.ascii "./libraries/src/stm8s_clk.c"
             72 69 65 73 2F 73 72
             63 2F 73 74 6D 38 73
             5F 63 6C 6B 2E 63
      000027 00                    3663 	.db	0
      000028 00 00r00r00           3664 	.dw	0,(Ldebug_line_start+-4)
      00002C 01                    3665 	.db	1
      00002D 53 44 43 43 20 76 65  3666 	.ascii "SDCC version 4.0.2 #11645"
             72 73 69 6F 6E 20 34
             2E 30 2E 32 20 23 31
             31 36 34 35
      000046 00                    3667 	.db	0
      000047 02                    3668 	.uleb128	2
      000048 43 4C 4B 5F 44 65 49  3669 	.ascii "CLK_DeInit"
             6E 69 74
      000052 00                    3670 	.db	0
      000053 00 00r00r00           3671 	.dw	0,(_CLK_DeInit)
      000057 00 00r00r3A           3672 	.dw	0,(XG$CLK_DeInit$0$0+1)
      00005B 01                    3673 	.db	1
      00005C 00 00r03r8C           3674 	.dw	0,(Ldebug_loc_start+908)
      000060 03                    3675 	.uleb128	3
      000061 00 00 00 AC           3676 	.dw	0,172
      000065 43 4C 4B 5F 46 61 73  3677 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      00007A 00                    3678 	.db	0
      00007B 00 00r00r3A           3679 	.dw	0,(_CLK_FastHaltWakeUpCmd)
      00007F 00 00r00r52           3680 	.dw	0,(XG$CLK_FastHaltWakeUpCmd$0$0+1)
      000083 01                    3681 	.db	1
      000084 00 00r03r78           3682 	.dw	0,(Ldebug_loc_start+888)
      000088 04                    3683 	.uleb128	4
      000089 02                    3684 	.db	2
      00008A 91                    3685 	.db	145
      00008B 02                    3686 	.sleb128	2
      00008C 4E 65 77 53 74 61 74  3687 	.ascii "NewState"
             65
      000094 00                    3688 	.db	0
      000095 00 00 00 AC           3689 	.dw	0,172
      000099 05                    3690 	.uleb128	5
      00009A 00 00r00r44           3691 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$22)
      00009E 00 00r00r49           3692 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$24)
      0000A2 05                    3693 	.uleb128	5
      0000A3 00 00r00r4C           3694 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$25)
      0000A7 00 00r00r51           3695 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$27)
      0000AB 00                    3696 	.uleb128	0
      0000AC 06                    3697 	.uleb128	6
      0000AD 75 6E 73 69 67 6E 65  3698 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000BA 00                    3699 	.db	0
      0000BB 01                    3700 	.db	1
      0000BC 08                    3701 	.db	8
      0000BD 03                    3702 	.uleb128	3
      0000BE 00 00 00 FE           3703 	.dw	0,254
      0000C2 43 4C 4B 5F 48 53 45  3704 	.ascii "CLK_HSECmd"
             43 6D 64
      0000CC 00                    3705 	.db	0
      0000CD 00 00r00r52           3706 	.dw	0,(_CLK_HSECmd)
      0000D1 00 00r00r6A           3707 	.dw	0,(XG$CLK_HSECmd$0$0+1)
      0000D5 01                    3708 	.db	1
      0000D6 00 00r03r64           3709 	.dw	0,(Ldebug_loc_start+868)
      0000DA 04                    3710 	.uleb128	4
      0000DB 02                    3711 	.db	2
      0000DC 91                    3712 	.db	145
      0000DD 02                    3713 	.sleb128	2
      0000DE 4E 65 77 53 74 61 74  3714 	.ascii "NewState"
             65
      0000E6 00                    3715 	.db	0
      0000E7 00 00 00 AC           3716 	.dw	0,172
      0000EB 05                    3717 	.uleb128	5
      0000EC 00 00r00r5C           3718 	.dw	0,(Sstm8s_clk$CLK_HSECmd$35)
      0000F0 00 00r00r61           3719 	.dw	0,(Sstm8s_clk$CLK_HSECmd$37)
      0000F4 05                    3720 	.uleb128	5
      0000F5 00 00r00r64           3721 	.dw	0,(Sstm8s_clk$CLK_HSECmd$38)
      0000F9 00 00r00r69           3722 	.dw	0,(Sstm8s_clk$CLK_HSECmd$40)
      0000FD 00                    3723 	.uleb128	0
      0000FE 03                    3724 	.uleb128	3
      0000FF 00 00 01 3F           3725 	.dw	0,319
      000103 43 4C 4B 5F 48 53 49  3726 	.ascii "CLK_HSICmd"
             43 6D 64
      00010D 00                    3727 	.db	0
      00010E 00 00r00r6A           3728 	.dw	0,(_CLK_HSICmd)
      000112 00 00r00r82           3729 	.dw	0,(XG$CLK_HSICmd$0$0+1)
      000116 01                    3730 	.db	1
      000117 00 00r03r50           3731 	.dw	0,(Ldebug_loc_start+848)
      00011B 04                    3732 	.uleb128	4
      00011C 02                    3733 	.db	2
      00011D 91                    3734 	.db	145
      00011E 02                    3735 	.sleb128	2
      00011F 4E 65 77 53 74 61 74  3736 	.ascii "NewState"
             65
      000127 00                    3737 	.db	0
      000128 00 00 00 AC           3738 	.dw	0,172
      00012C 05                    3739 	.uleb128	5
      00012D 00 00r00r74           3740 	.dw	0,(Sstm8s_clk$CLK_HSICmd$48)
      000131 00 00r00r79           3741 	.dw	0,(Sstm8s_clk$CLK_HSICmd$50)
      000135 05                    3742 	.uleb128	5
      000136 00 00r00r7C           3743 	.dw	0,(Sstm8s_clk$CLK_HSICmd$51)
      00013A 00 00r00r81           3744 	.dw	0,(Sstm8s_clk$CLK_HSICmd$53)
      00013E 00                    3745 	.uleb128	0
      00013F 03                    3746 	.uleb128	3
      000140 00 00 01 80           3747 	.dw	0,384
      000144 43 4C 4B 5F 4C 53 49  3748 	.ascii "CLK_LSICmd"
             43 6D 64
      00014E 00                    3749 	.db	0
      00014F 00 00r00r82           3750 	.dw	0,(_CLK_LSICmd)
      000153 00 00r00r9A           3751 	.dw	0,(XG$CLK_LSICmd$0$0+1)
      000157 01                    3752 	.db	1
      000158 00 00r03r3C           3753 	.dw	0,(Ldebug_loc_start+828)
      00015C 04                    3754 	.uleb128	4
      00015D 02                    3755 	.db	2
      00015E 91                    3756 	.db	145
      00015F 02                    3757 	.sleb128	2
      000160 4E 65 77 53 74 61 74  3758 	.ascii "NewState"
             65
      000168 00                    3759 	.db	0
      000169 00 00 00 AC           3760 	.dw	0,172
      00016D 05                    3761 	.uleb128	5
      00016E 00 00r00r8C           3762 	.dw	0,(Sstm8s_clk$CLK_LSICmd$61)
      000172 00 00r00r91           3763 	.dw	0,(Sstm8s_clk$CLK_LSICmd$63)
      000176 05                    3764 	.uleb128	5
      000177 00 00r00r94           3765 	.dw	0,(Sstm8s_clk$CLK_LSICmd$64)
      00017B 00 00r00r99           3766 	.dw	0,(Sstm8s_clk$CLK_LSICmd$66)
      00017F 00                    3767 	.uleb128	0
      000180 03                    3768 	.uleb128	3
      000181 00 00 01 C1           3769 	.dw	0,449
      000185 43 4C 4B 5F 43 43 4F  3770 	.ascii "CLK_CCOCmd"
             43 6D 64
      00018F 00                    3771 	.db	0
      000190 00 00r00r9A           3772 	.dw	0,(_CLK_CCOCmd)
      000194 00 00r00rB2           3773 	.dw	0,(XG$CLK_CCOCmd$0$0+1)
      000198 01                    3774 	.db	1
      000199 00 00r03r28           3775 	.dw	0,(Ldebug_loc_start+808)
      00019D 04                    3776 	.uleb128	4
      00019E 02                    3777 	.db	2
      00019F 91                    3778 	.db	145
      0001A0 02                    3779 	.sleb128	2
      0001A1 4E 65 77 53 74 61 74  3780 	.ascii "NewState"
             65
      0001A9 00                    3781 	.db	0
      0001AA 00 00 00 AC           3782 	.dw	0,172
      0001AE 05                    3783 	.uleb128	5
      0001AF 00 00r00rA4           3784 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$74)
      0001B3 00 00r00rA9           3785 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$76)
      0001B7 05                    3786 	.uleb128	5
      0001B8 00 00r00rAC           3787 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$77)
      0001BC 00 00r00rB1           3788 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$79)
      0001C0 00                    3789 	.uleb128	0
      0001C1 03                    3790 	.uleb128	3
      0001C2 00 00 02 0A           3791 	.dw	0,522
      0001C6 43 4C 4B 5F 43 6C 6F  3792 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      0001D8 00                    3793 	.db	0
      0001D9 00 00r00rB2           3794 	.dw	0,(_CLK_ClockSwitchCmd)
      0001DD 00 00r00rCA           3795 	.dw	0,(XG$CLK_ClockSwitchCmd$0$0+1)
      0001E1 01                    3796 	.db	1
      0001E2 00 00r03r14           3797 	.dw	0,(Ldebug_loc_start+788)
      0001E6 04                    3798 	.uleb128	4
      0001E7 02                    3799 	.db	2
      0001E8 91                    3800 	.db	145
      0001E9 02                    3801 	.sleb128	2
      0001EA 4E 65 77 53 74 61 74  3802 	.ascii "NewState"
             65
      0001F2 00                    3803 	.db	0
      0001F3 00 00 00 AC           3804 	.dw	0,172
      0001F7 05                    3805 	.uleb128	5
      0001F8 00 00r00rBC           3806 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$87)
      0001FC 00 00r00rC1           3807 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$89)
      000200 05                    3808 	.uleb128	5
      000201 00 00r00rC4           3809 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$90)
      000205 00 00r00rC9           3810 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$92)
      000209 00                    3811 	.uleb128	0
      00020A 03                    3812 	.uleb128	3
      00020B 00 00 02 5C           3813 	.dw	0,604
      00020F 43 4C 4B 5F 53 6C 6F  3814 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      00022A 00                    3815 	.db	0
      00022B 00 00r00rCA           3816 	.dw	0,(_CLK_SlowActiveHaltWakeUpCmd)
      00022F 00 00r00rE2           3817 	.dw	0,(XG$CLK_SlowActiveHaltWakeUpCmd$0$0+1)
      000233 01                    3818 	.db	1
      000234 00 00r03r00           3819 	.dw	0,(Ldebug_loc_start+768)
      000238 04                    3820 	.uleb128	4
      000239 02                    3821 	.db	2
      00023A 91                    3822 	.db	145
      00023B 02                    3823 	.sleb128	2
      00023C 4E 65 77 53 74 61 74  3824 	.ascii "NewState"
             65
      000244 00                    3825 	.db	0
      000245 00 00 00 AC           3826 	.dw	0,172
      000249 05                    3827 	.uleb128	5
      00024A 00 00r00rD4           3828 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$100)
      00024E 00 00r00rD9           3829 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$102)
      000252 05                    3830 	.uleb128	5
      000253 00 00r00rDC           3831 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$103)
      000257 00 00r00rE1           3832 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$105)
      00025B 00                    3833 	.uleb128	0
      00025C 03                    3834 	.uleb128	3
      00025D 00 00 02 E5           3835 	.dw	0,741
      000261 43 4C 4B 5F 50 65 72  3836 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      00027A 00                    3837 	.db	0
      00027B 00 00r00rE2           3838 	.dw	0,(_CLK_PeripheralClockConfig)
      00027F 00 00r01r38           3839 	.dw	0,(XG$CLK_PeripheralClockConfig$0$0+1)
      000283 01                    3840 	.db	1
      000284 00 00r02rBC           3841 	.dw	0,(Ldebug_loc_start+700)
      000288 04                    3842 	.uleb128	4
      000289 02                    3843 	.db	2
      00028A 91                    3844 	.db	145
      00028B 02                    3845 	.sleb128	2
      00028C 43 4C 4B 5F 50 65 72  3846 	.ascii "CLK_Peripheral"
             69 70 68 65 72 61 6C
      00029A 00                    3847 	.db	0
      00029B 00 00 00 AC           3848 	.dw	0,172
      00029F 04                    3849 	.uleb128	4
      0002A0 02                    3850 	.db	2
      0002A1 91                    3851 	.db	145
      0002A2 03                    3852 	.sleb128	3
      0002A3 4E 65 77 53 74 61 74  3853 	.ascii "NewState"
             65
      0002AB 00                    3854 	.db	0
      0002AC 00 00 00 AC           3855 	.dw	0,172
      0002B0 07                    3856 	.uleb128	7
      0002B1 00 00 02 CC           3857 	.dw	0,716
      0002B5 00 00r01r07           3858 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$118)
      0002B9 05                    3859 	.uleb128	5
      0002BA 00 00r01r0E           3860 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$120)
      0002BE 00 00r01r13           3861 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$122)
      0002C2 05                    3862 	.uleb128	5
      0002C3 00 00r01r16           3863 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$123)
      0002C7 00 00r01r1B           3864 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$125)
      0002CB 00                    3865 	.uleb128	0
      0002CC 08                    3866 	.uleb128	8
      0002CD 00 00r01r21           3867 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$127)
      0002D1 05                    3868 	.uleb128	5
      0002D2 00 00r01r28           3869 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$129)
      0002D6 00 00r01r2D           3870 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$131)
      0002DA 05                    3871 	.uleb128	5
      0002DB 00 00r01r30           3872 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$132)
      0002DF 00 00r01r35           3873 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$134)
      0002E3 00                    3874 	.uleb128	0
      0002E4 00                    3875 	.uleb128	0
      0002E5 09                    3876 	.uleb128	9
      0002E6 00 00 04 3F           3877 	.dw	0,1087
      0002EA 43 4C 4B 5F 43 6C 6F  3878 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0002FF 00                    3879 	.db	0
      000300 00 00r01r38           3880 	.dw	0,(_CLK_ClockSwitchConfig)
      000304 00 00r02r39           3881 	.dw	0,(XG$CLK_ClockSwitchConfig$0$0+1)
      000308 01                    3882 	.db	1
      000309 00 00r02r60           3883 	.dw	0,(Ldebug_loc_start+608)
      00030D 00 00 00 AC           3884 	.dw	0,172
      000311 04                    3885 	.uleb128	4
      000312 02                    3886 	.db	2
      000313 91                    3887 	.db	145
      000314 02                    3888 	.sleb128	2
      000315 43 4C 4B 5F 53 77 69  3889 	.ascii "CLK_SwitchMode"
             74 63 68 4D 6F 64 65
      000323 00                    3890 	.db	0
      000324 00 00 00 AC           3891 	.dw	0,172
      000328 04                    3892 	.uleb128	4
      000329 02                    3893 	.db	2
      00032A 91                    3894 	.db	145
      00032B 03                    3895 	.sleb128	3
      00032C 43 4C 4B 5F 4E 65 77  3896 	.ascii "CLK_NewClock"
             43 6C 6F 63 6B
      000338 00                    3897 	.db	0
      000339 00 00 00 AC           3898 	.dw	0,172
      00033D 04                    3899 	.uleb128	4
      00033E 02                    3900 	.db	2
      00033F 91                    3901 	.db	145
      000340 04                    3902 	.sleb128	4
      000341 49 54 53 74 61 74 65  3903 	.ascii "ITState"
      000348 00                    3904 	.db	0
      000349 00 00 00 AC           3905 	.dw	0,172
      00034D 04                    3906 	.uleb128	4
      00034E 02                    3907 	.db	2
      00034F 91                    3908 	.db	145
      000350 05                    3909 	.sleb128	5
      000351 43 4C 4B 5F 43 75 72  3910 	.ascii "CLK_CurrentClockState"
             72 65 6E 74 43 6C 6F
             63 6B 53 74 61 74 65
      000366 00                    3911 	.db	0
      000367 00 00 00 AC           3912 	.dw	0,172
      00036B 0A                    3913 	.uleb128	10
      00036C 00 00 03 A6           3914 	.dw	0,934
      000370 00 00r01r4D           3915 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$147)
      000374 00 00r01r6F           3916 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$158)
      000378 05                    3917 	.uleb128	5
      000379 00 00r01r5C           3918 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$151)
      00037D 00 00r01r61           3919 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$153)
      000381 05                    3920 	.uleb128	5
      000382 00 00r01r64           3921 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$154)
      000386 00 00r01r69           3922 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$156)
      00038A 05                    3923 	.uleb128	5
      00038B 00 00r01r80           3924 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$160)
      00038F 00 00r01r81           3925 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$162)
      000393 05                    3926 	.uleb128	5
      000394 00 00r01r8A           3927 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$164)
      000398 00 00r01r8D           3928 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$166)
      00039C 05                    3929 	.uleb128	5
      00039D 00 00r01r90           3930 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$167)
      0003A1 00 00r01r91           3931 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$169)
      0003A5 00                    3932 	.uleb128	0
      0003A6 0A                    3933 	.uleb128	10
      0003A7 00 00 03 E1           3934 	.dw	0,993
      0003AB 00 00r01r94           3935 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$170)
      0003AF 00 00r01rAE           3936 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$179)
      0003B3 05                    3937 	.uleb128	5
      0003B4 00 00r01r9B           3938 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$172)
      0003B8 00 00r01rA0           3939 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$174)
      0003BC 05                    3940 	.uleb128	5
      0003BD 00 00r01rA3           3941 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$175)
      0003C1 00 00r01rA8           3942 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$177)
      0003C5 05                    3943 	.uleb128	5
      0003C6 00 00r01rC0           3944 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$181)
      0003CA 00 00r01rC1           3945 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$183)
      0003CE 05                    3946 	.uleb128	5
      0003CF 00 00r01rCA           3947 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$185)
      0003D3 00 00r01rD5           3948 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$188)
      0003D7 05                    3949 	.uleb128	5
      0003D8 00 00r01rD8           3950 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$189)
      0003DC 00 00r01rD9           3951 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$191)
      0003E0 00                    3952 	.uleb128	0
      0003E1 07                    3953 	.uleb128	7
      0003E2 00 00 04 06           3954 	.dw	0,1030
      0003E6 00 00r01rE0           3955 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$193)
      0003EA 05                    3956 	.uleb128	5
      0003EB 00 00r01rF3           3957 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$196)
      0003EF 00 00r01rFB           3958 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$198)
      0003F3 05                    3959 	.uleb128	5
      0003F4 00 00r02r11           3960 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$201)
      0003F8 00 00r02r19           3961 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$203)
      0003FC 05                    3962 	.uleb128	5
      0003FD 00 00r02r2F           3963 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$206)
      000401 00 00r02r37           3964 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$208)
      000405 00                    3965 	.uleb128	0
      000406 0B                    3966 	.uleb128	11
      000407 01                    3967 	.db	1
      000408 53                    3968 	.db	83
      000409 63 6C 6F 63 6B 5F 6D  3969 	.ascii "clock_master"
             61 73 74 65 72
      000415 00                    3970 	.db	0
      000416 00 00 00 AC           3971 	.dw	0,172
      00041A 0B                    3972 	.uleb128	11
      00041B 06                    3973 	.db	6
      00041C 52                    3974 	.db	82
      00041D 93                    3975 	.db	147
      00041E 01                    3976 	.uleb128	1
      00041F 51                    3977 	.db	81
      000420 93                    3978 	.db	147
      000421 01                    3979 	.uleb128	1
      000422 44 6F 77 6E 43 6F 75  3980 	.ascii "DownCounter"
             6E 74 65 72
      00042D 00                    3981 	.db	0
      00042E 00 00 04 3F           3982 	.dw	0,1087
      000432 0B                    3983 	.uleb128	11
      000433 01                    3984 	.db	1
      000434 51                    3985 	.db	81
      000435 53 77 69 66           3986 	.ascii "Swif"
      000439 00                    3987 	.db	0
      00043A 00 00 00 AC           3988 	.dw	0,172
      00043E 00                    3989 	.uleb128	0
      00043F 06                    3990 	.uleb128	6
      000440 75 6E 73 69 67 6E 65  3991 	.ascii "unsigned int"
             64 20 69 6E 74
      00044C 00                    3992 	.db	0
      00044D 02                    3993 	.db	2
      00044E 07                    3994 	.db	7
      00044F 03                    3995 	.uleb128	3
      000450 00 00 04 8E           3996 	.dw	0,1166
      000454 43 4C 4B 5F 48 53 49  3997 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      00046A 00                    3998 	.db	0
      00046B 00 00r02r39           3999 	.dw	0,(_CLK_HSIPrescalerConfig)
      00046F 00 00r02r4A           4000 	.dw	0,(XG$CLK_HSIPrescalerConfig$0$0+1)
      000473 01                    4001 	.db	1
      000474 00 00r02r4C           4002 	.dw	0,(Ldebug_loc_start+588)
      000478 04                    4003 	.uleb128	4
      000479 02                    4004 	.db	2
      00047A 91                    4005 	.db	145
      00047B 02                    4006 	.sleb128	2
      00047C 48 53 49 50 72 65 73  4007 	.ascii "HSIPrescaler"
             63 61 6C 65 72
      000488 00                    4008 	.db	0
      000489 00 00 00 AC           4009 	.dw	0,172
      00048D 00                    4010 	.uleb128	0
      00048E 03                    4011 	.uleb128	3
      00048F 00 00 04 BF           4012 	.dw	0,1215
      000493 43 4C 4B 5F 43 43 4F  4013 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      0004A0 00                    4014 	.db	0
      0004A1 00 00r02r4A           4015 	.dw	0,(_CLK_CCOConfig)
      0004A5 00 00r02r63           4016 	.dw	0,(XG$CLK_CCOConfig$0$0+1)
      0004A9 01                    4017 	.db	1
      0004AA 00 00r02r38           4018 	.dw	0,(Ldebug_loc_start+568)
      0004AE 04                    4019 	.uleb128	4
      0004AF 02                    4020 	.db	2
      0004B0 91                    4021 	.db	145
      0004B1 02                    4022 	.sleb128	2
      0004B2 43 4C 4B 5F 43 43 4F  4023 	.ascii "CLK_CCO"
      0004B9 00                    4024 	.db	0
      0004BA 00 00 00 AC           4025 	.dw	0,172
      0004BE 00                    4026 	.uleb128	0
      0004BF 03                    4027 	.uleb128	3
      0004C0 00 00 05 21           4028 	.dw	0,1313
      0004C4 43 4C 4B 5F 49 54 43  4029 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      0004D0 00                    4030 	.db	0
      0004D1 00 00r02r63           4031 	.dw	0,(_CLK_ITConfig)
      0004D5 00 00r02rCB           4032 	.dw	0,(XG$CLK_ITConfig$0$0+1)
      0004D9 01                    4033 	.db	1
      0004DA 00 00r01rF4           4034 	.dw	0,(Ldebug_loc_start+500)
      0004DE 04                    4035 	.uleb128	4
      0004DF 02                    4036 	.db	2
      0004E0 91                    4037 	.db	145
      0004E1 02                    4038 	.sleb128	2
      0004E2 43 4C 4B 5F 49 54     4039 	.ascii "CLK_IT"
      0004E8 00                    4040 	.db	0
      0004E9 00 00 00 AC           4041 	.dw	0,172
      0004ED 04                    4042 	.uleb128	4
      0004EE 02                    4043 	.db	2
      0004EF 91                    4044 	.db	145
      0004F0 03                    4045 	.sleb128	3
      0004F1 4E 65 77 53 74 61 74  4046 	.ascii "NewState"
             65
      0004F9 00                    4047 	.db	0
      0004FA 00 00 00 AC           4048 	.dw	0,172
      0004FE 07                    4049 	.uleb128	7
      0004FF 00 00 05 11           4050 	.dw	0,1297
      000503 00 00r02r86           4051 	.dw	0,(Sstm8s_clk$CLK_ITConfig$235)
      000507 05                    4052 	.uleb128	5
      000508 00 00r02r93           4053 	.dw	0,(Sstm8s_clk$CLK_ITConfig$237)
      00050C 00 00r02rA9           4054 	.dw	0,(Sstm8s_clk$CLK_ITConfig$243)
      000510 00                    4055 	.uleb128	0
      000511 08                    4056 	.uleb128	8
      000512 00 00r02rA9           4057 	.dw	0,(Sstm8s_clk$CLK_ITConfig$245)
      000516 05                    4058 	.uleb128	5
      000517 00 00r02rB6           4059 	.dw	0,(Sstm8s_clk$CLK_ITConfig$247)
      00051B 00 00r02rC9           4060 	.dw	0,(Sstm8s_clk$CLK_ITConfig$252)
      00051F 00                    4061 	.uleb128	0
      000520 00                    4062 	.uleb128	0
      000521 03                    4063 	.uleb128	3
      000522 00 00 05 6D           4064 	.dw	0,1389
      000526 43 4C 4B 5F 53 59 53  4065 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000536 00                    4066 	.db	0
      000537 00 00r02rCB           4067 	.dw	0,(_CLK_SYSCLKConfig)
      00053B 00 00r03r01           4068 	.dw	0,(XG$CLK_SYSCLKConfig$0$0+1)
      00053F 01                    4069 	.db	1
      000540 00 00r01rC8           4070 	.dw	0,(Ldebug_loc_start+456)
      000544 04                    4071 	.uleb128	4
      000545 02                    4072 	.db	2
      000546 91                    4073 	.db	145
      000547 02                    4074 	.sleb128	2
      000548 43 4C 4B 5F 50 72 65  4075 	.ascii "CLK_Prescaler"
             73 63 61 6C 65 72
      000555 00                    4076 	.db	0
      000556 00 00 00 AC           4077 	.dw	0,172
      00055A 05                    4078 	.uleb128	5
      00055B 00 00r02rD6           4079 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$263)
      00055F 00 00r02rE9           4080 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$266)
      000563 05                    4081 	.uleb128	5
      000564 00 00r02rEC           4082 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$267)
      000568 00 00r02rFF           4083 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$270)
      00056C 00                    4084 	.uleb128	0
      00056D 03                    4085 	.uleb128	3
      00056E 00 00 05 B9           4086 	.dw	0,1465
      000572 43 4C 4B 5F 53 57 49  4087 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000580 00                    4088 	.db	0
      000581 00 00r03r01           4089 	.dw	0,(_CLK_SWIMConfig)
      000585 00 00r03r19           4090 	.dw	0,(XG$CLK_SWIMConfig$0$0+1)
      000589 01                    4091 	.db	1
      00058A 00 00r01rB4           4092 	.dw	0,(Ldebug_loc_start+436)
      00058E 04                    4093 	.uleb128	4
      00058F 02                    4094 	.db	2
      000590 91                    4095 	.db	145
      000591 02                    4096 	.sleb128	2
      000592 43 4C 4B 5F 53 57 49  4097 	.ascii "CLK_SWIMDivider"
             4D 44 69 76 69 64 65
             72
      0005A1 00                    4098 	.db	0
      0005A2 00 00 00 AC           4099 	.dw	0,172
      0005A6 05                    4100 	.uleb128	5
      0005A7 00 00r03r0B           4101 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$279)
      0005AB 00 00r03r10           4102 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$281)
      0005AF 05                    4103 	.uleb128	5
      0005B0 00 00r03r13           4104 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$282)
      0005B4 00 00r03r18           4105 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$284)
      0005B8 00                    4106 	.uleb128	0
      0005B9 02                    4107 	.uleb128	2
      0005BA 43 4C 4B 5F 43 6C 6F  4108 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      0005D7 00                    4109 	.db	0
      0005D8 00 00r03r19           4110 	.dw	0,(_CLK_ClockSecuritySystemEnable)
      0005DC 00 00r03r22           4111 	.dw	0,(XG$CLK_ClockSecuritySystemEnable$0$0+1)
      0005E0 01                    4112 	.db	1
      0005E1 00 00r01rA0           4113 	.dw	0,(Ldebug_loc_start+416)
      0005E5 0C                    4114 	.uleb128	12
      0005E6 43 4C 4B 5F 47 65 74  4115 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      0005F9 00                    4116 	.db	0
      0005FA 00 00r03r22           4117 	.dw	0,(_CLK_GetSYSCLKSource)
      0005FE 00 00r03r26           4118 	.dw	0,(XG$CLK_GetSYSCLKSource$0$0+1)
      000602 01                    4119 	.db	1
      000603 00 00r01r8C           4120 	.dw	0,(Ldebug_loc_start+396)
      000607 00 00 00 AC           4121 	.dw	0,172
      00060B 06                    4122 	.uleb128	6
      00060C 75 6E 73 69 67 6E 65  4123 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000619 00                    4124 	.db	0
      00061A 04                    4125 	.db	4
      00061B 07                    4126 	.db	7
      00061C 09                    4127 	.uleb128	9
      00061D 00 00 06 AE           4128 	.dw	0,1710
      000621 43 4C 4B 5F 47 65 74  4129 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000631 00                    4130 	.db	0
      000632 00 00r03r26           4131 	.dw	0,(_CLK_GetClockFreq)
      000636 00 00r03r86           4132 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      00063A 01                    4133 	.db	1
      00063B 00 00r00rF4           4134 	.dw	0,(Ldebug_loc_start+244)
      00063F 00 00 06 0B           4135 	.dw	0,1547
      000643 05                    4136 	.uleb128	5
      000644 00 00r03r39           4137 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$306)
      000648 00 00r03r4B           4138 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$311)
      00064C 05                    4139 	.uleb128	5
      00064D 00 00r03r6C           4140 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$321)
      000651 00 00r03r75           4141 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$323)
      000655 05                    4142 	.uleb128	5
      000656 00 00r03r78           4143 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$324)
      00065A 00 00r03r81           4144 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$326)
      00065E 0B                    4145 	.uleb128	11
      00065F 0E                    4146 	.db	14
      000660 54                    4147 	.db	84
      000661 93                    4148 	.db	147
      000662 01                    4149 	.uleb128	1
      000663 53                    4150 	.db	83
      000664 93                    4151 	.db	147
      000665 01                    4152 	.uleb128	1
      000666 91                    4153 	.db	145
      000667 7E                    4154 	.sleb128	-2
      000668 93                    4155 	.db	147
      000669 01                    4156 	.uleb128	1
      00066A 91                    4157 	.db	145
      00066B 7F                    4158 	.sleb128	-1
      00066C 93                    4159 	.db	147
      00066D 01                    4160 	.uleb128	1
      00066E 63 6C 6F 63 6B 66 72  4161 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      00067C 00                    4162 	.db	0
      00067D 00 00 06 0B           4163 	.dw	0,1547
      000681 0B                    4164 	.uleb128	11
      000682 02                    4165 	.db	2
      000683 91                    4166 	.db	145
      000684 7F                    4167 	.sleb128	-1
      000685 63 6C 6F 63 6B 73 6F  4168 	.ascii "clocksource"
             75 72 63 65
      000690 00                    4169 	.db	0
      000691 00 00 00 AC           4170 	.dw	0,172
      000695 0B                    4171 	.uleb128	11
      000696 01                    4172 	.db	1
      000697 50                    4173 	.db	80
      000698 74 6D 70              4174 	.ascii "tmp"
      00069B 00                    4175 	.db	0
      00069C 00 00 00 AC           4176 	.dw	0,172
      0006A0 0B                    4177 	.uleb128	11
      0006A1 01                    4178 	.db	1
      0006A2 50                    4179 	.db	80
      0006A3 70 72 65 73 63        4180 	.ascii "presc"
      0006A8 00                    4181 	.db	0
      0006A9 00 00 00 AC           4182 	.dw	0,172
      0006AD 00                    4183 	.uleb128	0
      0006AE 03                    4184 	.uleb128	3
      0006AF 00 00 06 FF           4185 	.dw	0,1791
      0006B3 43 4C 4B 5F 41 64 6A  4186 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0006D0 00                    4187 	.db	0
      0006D1 00 00r03r86           4188 	.dw	0,(_CLK_AdjustHSICalibrationValue)
      0006D5 00 00r03r91           4189 	.dw	0,(XG$CLK_AdjustHSICalibrationValue$0$0+1)
      0006D9 01                    4190 	.db	1
      0006DA 00 00r00rE0           4191 	.dw	0,(Ldebug_loc_start+224)
      0006DE 04                    4192 	.uleb128	4
      0006DF 02                    4193 	.db	2
      0006E0 91                    4194 	.db	145
      0006E1 02                    4195 	.sleb128	2
      0006E2 43 4C 4B 5F 48 53 49  4196 	.ascii "CLK_HSICalibrationValue"
             43 61 6C 69 62 72 61
             74 69 6F 6E 56 61 6C
             75 65
      0006F9 00                    4197 	.db	0
      0006FA 00 00 00 AC           4198 	.dw	0,172
      0006FE 00                    4199 	.uleb128	0
      0006FF 02                    4200 	.uleb128	2
      000700 43 4C 4B 5F 53 59 53  4201 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      000718 00                    4202 	.db	0
      000719 00 00r03r91           4203 	.dw	0,(_CLK_SYSCLKEmergencyClear)
      00071D 00 00r03r9A           4204 	.dw	0,(XG$CLK_SYSCLKEmergencyClear$0$0+1)
      000721 01                    4205 	.db	1
      000722 00 00r00rCC           4206 	.dw	0,(Ldebug_loc_start+204)
      000726 09                    4207 	.uleb128	9
      000727 00 00 07 D4           4208 	.dw	0,2004
      00072B 43 4C 4B 5F 47 65 74  4209 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      00073C 00                    4210 	.db	0
      00073D 00 00r03r9A           4211 	.dw	0,(_CLK_GetFlagStatus)
      000741 00 00r04r08           4212 	.dw	0,(XG$CLK_GetFlagStatus$0$0+1)
      000745 01                    4213 	.db	1
      000746 00 00r00r58           4214 	.dw	0,(Ldebug_loc_start+88)
      00074A 00 00 00 AC           4215 	.dw	0,172
      00074E 04                    4216 	.uleb128	4
      00074F 02                    4217 	.db	2
      000750 91                    4218 	.db	145
      000751 02                    4219 	.sleb128	2
      000752 43 4C 4B 5F 46 4C 41  4220 	.ascii "CLK_FLAG"
             47
      00075A 00                    4221 	.db	0
      00075B 00 00 07 D4           4222 	.dw	0,2004
      00075F 05                    4223 	.uleb128	5
      000760 00 00r03rAF           4224 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$350)
      000764 00 00r03rB2           4225 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$352)
      000768 05                    4226 	.uleb128	5
      000769 00 00r03rC2           4227 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$355)
      00076D 00 00r03rC5           4228 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$357)
      000771 05                    4229 	.uleb128	5
      000772 00 00r03rD5           4230 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$360)
      000776 00 00r03rD8           4231 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$362)
      00077A 05                    4232 	.uleb128	5
      00077B 00 00r03rE8           4233 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$365)
      00077F 00 00r03rEB           4234 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$367)
      000783 05                    4235 	.uleb128	5
      000784 00 00r03rEE           4236 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$368)
      000788 00 00r03rF1           4237 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$370)
      00078C 05                    4238 	.uleb128	5
      00078D 00 00r03rFF           4239 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$374)
      000791 00 00r04r01           4240 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$376)
      000795 05                    4241 	.uleb128	5
      000796 00 00r04r04           4242 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$377)
      00079A 00 00r04r05           4243 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$379)
      00079E 0B                    4244 	.uleb128	11
      00079F 06                    4245 	.db	6
      0007A0 52                    4246 	.db	82
      0007A1 93                    4247 	.db	147
      0007A2 01                    4248 	.uleb128	1
      0007A3 51                    4249 	.db	81
      0007A4 93                    4250 	.db	147
      0007A5 01                    4251 	.uleb128	1
      0007A6 73 74 61 74 75 73 72  4252 	.ascii "statusreg"
             65 67
      0007AF 00                    4253 	.db	0
      0007B0 00 00 04 3F           4254 	.dw	0,1087
      0007B4 0B                    4255 	.uleb128	11
      0007B5 01                    4256 	.db	1
      0007B6 50                    4257 	.db	80
      0007B7 74 6D 70 72 65 67     4258 	.ascii "tmpreg"
      0007BD 00                    4259 	.db	0
      0007BE 00 00 00 AC           4260 	.dw	0,172
      0007C2 0B                    4261 	.uleb128	11
      0007C3 01                    4262 	.db	1
      0007C4 50                    4263 	.db	80
      0007C5 62 69 74 73 74 61 74  4264 	.ascii "bitstatus"
             75 73
      0007CE 00                    4265 	.db	0
      0007CF 00 00 00 AC           4266 	.dw	0,172
      0007D3 00                    4267 	.uleb128	0
      0007D4 06                    4268 	.uleb128	6
      0007D5 75 6E 73 69 67 6E 65  4269 	.ascii "unsigned int"
             64 20 69 6E 74
      0007E1 00                    4270 	.db	0
      0007E2 02                    4271 	.db	2
      0007E3 07                    4272 	.db	7
      0007E4 09                    4273 	.uleb128	9
      0007E5 00 00 08 63           4274 	.dw	0,2147
      0007E9 43 4C 4B 5F 47 65 74  4275 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0007F8 00                    4276 	.db	0
      0007F9 00 00r04r08           4277 	.dw	0,(_CLK_GetITStatus)
      0007FD 00 00r04r42           4278 	.dw	0,(XG$CLK_GetITStatus$0$0+1)
      000801 01                    4279 	.db	1
      000802 00 00r00r20           4280 	.dw	0,(Ldebug_loc_start+32)
      000806 00 00 00 AC           4281 	.dw	0,172
      00080A 04                    4282 	.uleb128	4
      00080B 02                    4283 	.db	2
      00080C 91                    4284 	.db	145
      00080D 02                    4285 	.sleb128	2
      00080E 43 4C 4B 5F 49 54     4286 	.ascii "CLK_IT"
      000814 00                    4287 	.db	0
      000815 00 00 00 AC           4288 	.dw	0,172
      000819 07                    4289 	.uleb128	7
      00081A 00 00 08 35           4290 	.dw	0,2101
      00081E 00 00r04r14           4291 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$389)
      000822 05                    4292 	.uleb128	5
      000823 00 00r04r23           4293 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$392)
      000827 00 00r04r25           4294 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$394)
      00082B 05                    4295 	.uleb128	5
      00082C 00 00r04r28           4296 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$395)
      000830 00 00r04r29           4297 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$397)
      000834 00                    4298 	.uleb128	0
      000835 07                    4299 	.uleb128	7
      000836 00 00 08 51           4300 	.dw	0,2129
      00083A 00 00r04r2C           4301 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$398)
      00083E 05                    4302 	.uleb128	5
      00083F 00 00r04r3B           4303 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$401)
      000843 00 00r04r3D           4304 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$403)
      000847 05                    4305 	.uleb128	5
      000848 00 00r04r40           4306 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$404)
      00084C 00 00r04r41           4307 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$406)
      000850 00                    4308 	.uleb128	0
      000851 0B                    4309 	.uleb128	11
      000852 01                    4310 	.db	1
      000853 50                    4311 	.db	80
      000854 62 69 74 73 74 61 74  4312 	.ascii "bitstatus"
             75 73
      00085D 00                    4313 	.db	0
      00085E 00 00 00 AC           4314 	.dw	0,172
      000862 00                    4315 	.uleb128	0
      000863 03                    4316 	.uleb128	3
      000864 00 00 08 AD           4317 	.dw	0,2221
      000868 43 4C 4B 5F 43 6C 65  4318 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      00087D 00                    4319 	.db	0
      00087E 00 00r04r42           4320 	.dw	0,(_CLK_ClearITPendingBit)
      000882 00 00r04r62           4321 	.dw	0,(XG$CLK_ClearITPendingBit$0$0+1)
      000886 01                    4322 	.db	1
      000887 00 00r00r00           4323 	.dw	0,(Ldebug_loc_start)
      00088B 04                    4324 	.uleb128	4
      00088C 02                    4325 	.db	2
      00088D 91                    4326 	.db	145
      00088E 02                    4327 	.sleb128	2
      00088F 43 4C 4B 5F 49 54     4328 	.ascii "CLK_IT"
      000895 00                    4329 	.db	0
      000896 00 00 00 AC           4330 	.dw	0,172
      00089A 05                    4331 	.uleb128	5
      00089B 00 00r04r4E           4332 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$415)
      00089F 00 00r04r56           4333 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$417)
      0008A3 05                    4334 	.uleb128	5
      0008A4 00 00r04r59           4335 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$418)
      0008A8 00 00r04r61           4336 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$420)
      0008AC 00                    4337 	.uleb128	0
      0008AD 0D                    4338 	.uleb128	13
      0008AE 00 00 00 AC           4339 	.dw	0,172
      0008B2 0E                    4340 	.uleb128	14
      0008B3 00 00 08 BF           4341 	.dw	0,2239
      0008B7 04                    4342 	.db	4
      0008B8 00 00 08 AD           4343 	.dw	0,2221
      0008BC 0F                    4344 	.uleb128	15
      0008BD 03                    4345 	.db	3
      0008BE 00                    4346 	.uleb128	0
      0008BF 10                    4347 	.uleb128	16
      0008C0 05                    4348 	.db	5
      0008C1 03                    4349 	.db	3
      0008C2 00 00r00r00           4350 	.dw	0,(_HSIDivFactor)
      0008C6 48 53 49 44 69 76 46  4351 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      0008D2 00                    4352 	.db	0
      0008D3 01                    4353 	.db	1
      0008D4 00 00 08 B2           4354 	.dw	0,2226
      0008D8 0E                    4355 	.uleb128	14
      0008D9 00 00 08 E5           4356 	.dw	0,2277
      0008DD 08                    4357 	.db	8
      0008DE 00 00 08 AD           4358 	.dw	0,2221
      0008E2 0F                    4359 	.uleb128	15
      0008E3 07                    4360 	.db	7
      0008E4 00                    4361 	.uleb128	0
      0008E5 10                    4362 	.uleb128	16
      0008E6 05                    4363 	.db	5
      0008E7 03                    4364 	.db	3
      0008E8 00 00r00r04           4365 	.dw	0,(_CLKPrescTable)
      0008EC 43 4C 4B 50 72 65 73  4366 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      0008F9 00                    4367 	.db	0
      0008FA 01                    4368 	.db	1
      0008FB 00 00 08 D8           4369 	.dw	0,2264
      0008FF 00                    4370 	.uleb128	0
      000900 00                    4371 	.uleb128	0
      000901 00                    4372 	.uleb128	0
      000902                       4373 Ldebug_info_end:
                                   4374 
                                   4375 	.area .debug_pubnames (NOLOAD)
      000000 00 00 02 3D           4376 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       4377 Ldebug_pubnames_start:
      000004 00 02                 4378 	.dw	2
      000006 00 00r00r00           4379 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 09 02           4380 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 47           4381 	.dw	0,71
      000012 43 4C 4B 5F 44 65 49  4382 	.ascii "CLK_DeInit"
             6E 69 74
      00001C 00                    4383 	.db	0
      00001D 00 00 00 60           4384 	.dw	0,96
      000021 43 4C 4B 5F 46 61 73  4385 	.ascii "CLK_FastHaltWakeUpCmd"
             74 48 61 6C 74 57 61
             6B 65 55 70 43 6D 64
      000036 00                    4386 	.db	0
      000037 00 00 00 BD           4387 	.dw	0,189
      00003B 43 4C 4B 5F 48 53 45  4388 	.ascii "CLK_HSECmd"
             43 6D 64
      000045 00                    4389 	.db	0
      000046 00 00 00 FE           4390 	.dw	0,254
      00004A 43 4C 4B 5F 48 53 49  4391 	.ascii "CLK_HSICmd"
             43 6D 64
      000054 00                    4392 	.db	0
      000055 00 00 01 3F           4393 	.dw	0,319
      000059 43 4C 4B 5F 4C 53 49  4394 	.ascii "CLK_LSICmd"
             43 6D 64
      000063 00                    4395 	.db	0
      000064 00 00 01 80           4396 	.dw	0,384
      000068 43 4C 4B 5F 43 43 4F  4397 	.ascii "CLK_CCOCmd"
             43 6D 64
      000072 00                    4398 	.db	0
      000073 00 00 01 C1           4399 	.dw	0,449
      000077 43 4C 4B 5F 43 6C 6F  4400 	.ascii "CLK_ClockSwitchCmd"
             63 6B 53 77 69 74 63
             68 43 6D 64
      000089 00                    4401 	.db	0
      00008A 00 00 02 0A           4402 	.dw	0,522
      00008E 43 4C 4B 5F 53 6C 6F  4403 	.ascii "CLK_SlowActiveHaltWakeUpCmd"
             77 41 63 74 69 76 65
             48 61 6C 74 57 61 6B
             65 55 70 43 6D 64
      0000A9 00                    4404 	.db	0
      0000AA 00 00 02 5C           4405 	.dw	0,604
      0000AE 43 4C 4B 5F 50 65 72  4406 	.ascii "CLK_PeripheralClockConfig"
             69 70 68 65 72 61 6C
             43 6C 6F 63 6B 43 6F
             6E 66 69 67
      0000C7 00                    4407 	.db	0
      0000C8 00 00 02 E5           4408 	.dw	0,741
      0000CC 43 4C 4B 5F 43 6C 6F  4409 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0000E1 00                    4410 	.db	0
      0000E2 00 00 04 4F           4411 	.dw	0,1103
      0000E6 43 4C 4B 5F 48 53 49  4412 	.ascii "CLK_HSIPrescalerConfig"
             50 72 65 73 63 61 6C
             65 72 43 6F 6E 66 69
             67
      0000FC 00                    4413 	.db	0
      0000FD 00 00 04 8E           4414 	.dw	0,1166
      000101 43 4C 4B 5F 43 43 4F  4415 	.ascii "CLK_CCOConfig"
             43 6F 6E 66 69 67
      00010E 00                    4416 	.db	0
      00010F 00 00 04 BF           4417 	.dw	0,1215
      000113 43 4C 4B 5F 49 54 43  4418 	.ascii "CLK_ITConfig"
             6F 6E 66 69 67
      00011F 00                    4419 	.db	0
      000120 00 00 05 21           4420 	.dw	0,1313
      000124 43 4C 4B 5F 53 59 53  4421 	.ascii "CLK_SYSCLKConfig"
             43 4C 4B 43 6F 6E 66
             69 67
      000134 00                    4422 	.db	0
      000135 00 00 05 6D           4423 	.dw	0,1389
      000139 43 4C 4B 5F 53 57 49  4424 	.ascii "CLK_SWIMConfig"
             4D 43 6F 6E 66 69 67
      000147 00                    4425 	.db	0
      000148 00 00 05 B9           4426 	.dw	0,1465
      00014C 43 4C 4B 5F 43 6C 6F  4427 	.ascii "CLK_ClockSecuritySystemEnable"
             63 6B 53 65 63 75 72
             69 74 79 53 79 73 74
             65 6D 45 6E 61 62 6C
             65
      000169 00                    4428 	.db	0
      00016A 00 00 05 E5           4429 	.dw	0,1509
      00016E 43 4C 4B 5F 47 65 74  4430 	.ascii "CLK_GetSYSCLKSource"
             53 59 53 43 4C 4B 53
             6F 75 72 63 65
      000181 00                    4431 	.db	0
      000182 00 00 06 1C           4432 	.dw	0,1564
      000186 43 4C 4B 5F 47 65 74  4433 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000196 00                    4434 	.db	0
      000197 00 00 06 AE           4435 	.dw	0,1710
      00019B 43 4C 4B 5F 41 64 6A  4436 	.ascii "CLK_AdjustHSICalibrationValue"
             75 73 74 48 53 49 43
             61 6C 69 62 72 61 74
             69 6F 6E 56 61 6C 75
             65
      0001B8 00                    4437 	.db	0
      0001B9 00 00 06 FF           4438 	.dw	0,1791
      0001BD 43 4C 4B 5F 53 59 53  4439 	.ascii "CLK_SYSCLKEmergencyClear"
             43 4C 4B 45 6D 65 72
             67 65 6E 63 79 43 6C
             65 61 72
      0001D5 00                    4440 	.db	0
      0001D6 00 00 07 26           4441 	.dw	0,1830
      0001DA 43 4C 4B 5F 47 65 74  4442 	.ascii "CLK_GetFlagStatus"
             46 6C 61 67 53 74 61
             74 75 73
      0001EB 00                    4443 	.db	0
      0001EC 00 00 07 E4           4444 	.dw	0,2020
      0001F0 43 4C 4B 5F 47 65 74  4445 	.ascii "CLK_GetITStatus"
             49 54 53 74 61 74 75
             73
      0001FF 00                    4446 	.db	0
      000200 00 00 08 63           4447 	.dw	0,2147
      000204 43 4C 4B 5F 43 6C 65  4448 	.ascii "CLK_ClearITPendingBit"
             61 72 49 54 50 65 6E
             64 69 6E 67 42 69 74
      000219 00                    4449 	.db	0
      00021A 00 00 08 BF           4450 	.dw	0,2239
      00021E 48 53 49 44 69 76 46  4451 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00022A 00                    4452 	.db	0
      00022B 00 00 08 E5           4453 	.dw	0,2277
      00022F 43 4C 4B 50 72 65 73  4454 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      00023C 00                    4455 	.db	0
      00023D 00 00 00 00           4456 	.dw	0,0
      000241                       4457 Ldebug_pubnames_end:
                                   4458 
                                   4459 	.area .debug_frame (NOLOAD)
      000000 00 00                 4460 	.dw	0
      000002 00 0E                 4461 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       4462 Ldebug_CIE0_start:
      000004 FF FF                 4463 	.dw	0xffff
      000006 FF FF                 4464 	.dw	0xffff
      000008 01                    4465 	.db	1
      000009 00                    4466 	.db	0
      00000A 01                    4467 	.uleb128	1
      00000B 7F                    4468 	.sleb128	-1
      00000C 09                    4469 	.db	9
      00000D 0C                    4470 	.db	12
      00000E 08                    4471 	.uleb128	8
      00000F 02                    4472 	.uleb128	2
      000010 89                    4473 	.db	137
      000011 01                    4474 	.uleb128	1
      000012                       4475 Ldebug_CIE0_end:
      000012 00 00 00 1A           4476 	.dw	0,26
      000016 00 00r00r00           4477 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r04r42           4478 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$412)	;initial loc
      00001E 00 00 00 20           4479 	.dw	0,Sstm8s_clk$CLK_ClearITPendingBit$423-Sstm8s_clk$CLK_ClearITPendingBit$412
      000022 01                    4480 	.db	1
      000023 00 00r04r42           4481 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$412)
      000027 0E                    4482 	.db	14
      000028 02                    4483 	.uleb128	2
      000029 01                    4484 	.db	1
      00002A 00 00r04r4E           4485 	.dw	0,(Sstm8s_clk$CLK_ClearITPendingBit$414)
      00002E 0E                    4486 	.db	14
      00002F 02                    4487 	.uleb128	2
                                   4488 
                                   4489 	.area .debug_frame (NOLOAD)
      000030 00 00                 4490 	.dw	0
      000032 00 0E                 4491 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      000034                       4492 Ldebug_CIE1_start:
      000034 FF FF                 4493 	.dw	0xffff
      000036 FF FF                 4494 	.dw	0xffff
      000038 01                    4495 	.db	1
      000039 00                    4496 	.db	0
      00003A 01                    4497 	.uleb128	1
      00003B 7F                    4498 	.sleb128	-1
      00003C 09                    4499 	.db	9
      00003D 0C                    4500 	.db	12
      00003E 08                    4501 	.uleb128	8
      00003F 02                    4502 	.uleb128	2
      000040 89                    4503 	.db	137
      000041 01                    4504 	.uleb128	1
      000042                       4505 Ldebug_CIE1_end:
      000042 00 00 00 28           4506 	.dw	0,40
      000046 00 00r00r30           4507 	.dw	0,(Ldebug_CIE1_start-4)
      00004A 00 00r04r08           4508 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$386)	;initial loc
      00004E 00 00 00 3A           4509 	.dw	0,Sstm8s_clk$CLK_GetITStatus$410-Sstm8s_clk$CLK_GetITStatus$386
      000052 01                    4510 	.db	1
      000053 00 00r04r08           4511 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$386)
      000057 0E                    4512 	.db	14
      000058 02                    4513 	.uleb128	2
      000059 01                    4514 	.db	1
      00005A 00 00r04r14           4515 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$388)
      00005E 0E                    4516 	.db	14
      00005F 02                    4517 	.uleb128	2
      000060 01                    4518 	.db	1
      000061 00 00r04r23           4519 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$391)
      000065 0E                    4520 	.db	14
      000066 02                    4521 	.uleb128	2
      000067 01                    4522 	.db	1
      000068 00 00r04r3B           4523 	.dw	0,(Sstm8s_clk$CLK_GetITStatus$400)
      00006C 0E                    4524 	.db	14
      00006D 02                    4525 	.uleb128	2
                                   4526 
                                   4527 	.area .debug_frame (NOLOAD)
      00006E 00 00                 4528 	.dw	0
      000070 00 0E                 4529 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000072                       4530 Ldebug_CIE2_start:
      000072 FF FF                 4531 	.dw	0xffff
      000074 FF FF                 4532 	.dw	0xffff
      000076 01                    4533 	.db	1
      000077 00                    4534 	.db	0
      000078 01                    4535 	.uleb128	1
      000079 7F                    4536 	.sleb128	-1
      00007A 09                    4537 	.db	9
      00007B 0C                    4538 	.db	12
      00007C 08                    4539 	.uleb128	8
      00007D 02                    4540 	.uleb128	2
      00007E 89                    4541 	.db	137
      00007F 01                    4542 	.uleb128	1
      000080                       4543 Ldebug_CIE2_end:
      000080 00 00 00 4B           4544 	.dw	0,75
      000084 00 00r00r6E           4545 	.dw	0,(Ldebug_CIE2_start-4)
      000088 00 00r03r9A           4546 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$345)	;initial loc
      00008C 00 00 00 6E           4547 	.dw	0,Sstm8s_clk$CLK_GetFlagStatus$384-Sstm8s_clk$CLK_GetFlagStatus$345
      000090 01                    4548 	.db	1
      000091 00 00r03r9A           4549 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$345)
      000095 0E                    4550 	.db	14
      000096 02                    4551 	.uleb128	2
      000097 01                    4552 	.db	1
      000098 00 00r03r9C           4553 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$346)
      00009C 0E                    4554 	.db	14
      00009D 04                    4555 	.uleb128	4
      00009E 01                    4556 	.db	1
      00009F 00 00r03rAF           4557 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$349)
      0000A3 0E                    4558 	.db	14
      0000A4 04                    4559 	.uleb128	4
      0000A5 01                    4560 	.db	1
      0000A6 00 00r03rC2           4561 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$354)
      0000AA 0E                    4562 	.db	14
      0000AB 04                    4563 	.uleb128	4
      0000AC 01                    4564 	.db	1
      0000AD 00 00r03rD5           4565 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$359)
      0000B1 0E                    4566 	.db	14
      0000B2 04                    4567 	.uleb128	4
      0000B3 01                    4568 	.db	1
      0000B4 00 00r03rE8           4569 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$364)
      0000B8 0E                    4570 	.db	14
      0000B9 04                    4571 	.uleb128	4
      0000BA 01                    4572 	.db	1
      0000BB 00 00r03rF2           4573 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$372)
      0000BF 0E                    4574 	.db	14
      0000C0 05                    4575 	.uleb128	5
      0000C1 01                    4576 	.db	1
      0000C2 00 00r03rF7           4577 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$373)
      0000C6 0E                    4578 	.db	14
      0000C7 04                    4579 	.uleb128	4
      0000C8 01                    4580 	.db	1
      0000C9 00 00r04r07           4581 	.dw	0,(Sstm8s_clk$CLK_GetFlagStatus$382)
      0000CD 0E                    4582 	.db	14
      0000CE 02                    4583 	.uleb128	2
                                   4584 
                                   4585 	.area .debug_frame (NOLOAD)
      0000CF 00 00                 4586 	.dw	0
      0000D1 00 0E                 4587 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0000D3                       4588 Ldebug_CIE3_start:
      0000D3 FF FF                 4589 	.dw	0xffff
      0000D5 FF FF                 4590 	.dw	0xffff
      0000D7 01                    4591 	.db	1
      0000D8 00                    4592 	.db	0
      0000D9 01                    4593 	.uleb128	1
      0000DA 7F                    4594 	.sleb128	-1
      0000DB 09                    4595 	.db	9
      0000DC 0C                    4596 	.db	12
      0000DD 08                    4597 	.uleb128	8
      0000DE 02                    4598 	.uleb128	2
      0000DF 89                    4599 	.db	137
      0000E0 01                    4600 	.uleb128	1
      0000E1                       4601 Ldebug_CIE3_end:
      0000E1 00 00 00 13           4602 	.dw	0,19
      0000E5 00 00r00rCF           4603 	.dw	0,(Ldebug_CIE3_start-4)
      0000E9 00 00r03r91           4604 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$339)	;initial loc
      0000ED 00 00 00 09           4605 	.dw	0,Sstm8s_clk$CLK_SYSCLKEmergencyClear$343-Sstm8s_clk$CLK_SYSCLKEmergencyClear$339
      0000F1 01                    4606 	.db	1
      0000F2 00 00r03r91           4607 	.dw	0,(Sstm8s_clk$CLK_SYSCLKEmergencyClear$339)
      0000F6 0E                    4608 	.db	14
      0000F7 02                    4609 	.uleb128	2
                                   4610 
                                   4611 	.area .debug_frame (NOLOAD)
      0000F8 00 00                 4612 	.dw	0
      0000FA 00 0E                 4613 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0000FC                       4614 Ldebug_CIE4_start:
      0000FC FF FF                 4615 	.dw	0xffff
      0000FE FF FF                 4616 	.dw	0xffff
      000100 01                    4617 	.db	1
      000101 00                    4618 	.db	0
      000102 01                    4619 	.uleb128	1
      000103 7F                    4620 	.sleb128	-1
      000104 09                    4621 	.db	9
      000105 0C                    4622 	.db	12
      000106 08                    4623 	.uleb128	8
      000107 02                    4624 	.uleb128	2
      000108 89                    4625 	.db	137
      000109 01                    4626 	.uleb128	1
      00010A                       4627 Ldebug_CIE4_end:
      00010A 00 00 00 13           4628 	.dw	0,19
      00010E 00 00r00rF8           4629 	.dw	0,(Ldebug_CIE4_start-4)
      000112 00 00r03r86           4630 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$333)	;initial loc
      000116 00 00 00 0B           4631 	.dw	0,Sstm8s_clk$CLK_AdjustHSICalibrationValue$337-Sstm8s_clk$CLK_AdjustHSICalibrationValue$333
      00011A 01                    4632 	.db	1
      00011B 00 00r03r86           4633 	.dw	0,(Sstm8s_clk$CLK_AdjustHSICalibrationValue$333)
      00011F 0E                    4634 	.db	14
      000120 02                    4635 	.uleb128	2
                                   4636 
                                   4637 	.area .debug_frame (NOLOAD)
      000121 00 00                 4638 	.dw	0
      000123 00 0E                 4639 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      000125                       4640 Ldebug_CIE5_start:
      000125 FF FF                 4641 	.dw	0xffff
      000127 FF FF                 4642 	.dw	0xffff
      000129 01                    4643 	.db	1
      00012A 00                    4644 	.db	0
      00012B 01                    4645 	.uleb128	1
      00012C 7F                    4646 	.sleb128	-1
      00012D 09                    4647 	.db	9
      00012E 0C                    4648 	.db	12
      00012F 08                    4649 	.uleb128	8
      000130 02                    4650 	.uleb128	2
      000131 89                    4651 	.db	137
      000132 01                    4652 	.uleb128	1
      000133                       4653 Ldebug_CIE5_end:
      000133 00 00 00 60           4654 	.dw	0,96
      000137 00 00r01r21           4655 	.dw	0,(Ldebug_CIE5_start-4)
      00013B 00 00r03r26           4656 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$301)	;initial loc
      00013F 00 00 00 60           4657 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$331-Sstm8s_clk$CLK_GetClockFreq$301
      000143 01                    4658 	.db	1
      000144 00 00r03r26           4659 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$301)
      000148 0E                    4660 	.db	14
      000149 02                    4661 	.uleb128	2
      00014A 01                    4662 	.db	1
      00014B 00 00r03r28           4663 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$302)
      00014F 0E                    4664 	.db	14
      000150 06                    4665 	.uleb128	6
      000151 01                    4666 	.db	1
      000152 00 00r03r39           4667 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$305)
      000156 0E                    4668 	.db	14
      000157 06                    4669 	.uleb128	6
      000158 01                    4670 	.db	1
      000159 00 00r03r4C           4671 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$312)
      00015D 0E                    4672 	.db	14
      00015E 08                    4673 	.uleb128	8
      00015F 01                    4674 	.db	1
      000160 00 00r03r4E           4675 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$313)
      000164 0E                    4676 	.db	14
      000165 0A                    4677 	.uleb128	10
      000166 01                    4678 	.db	1
      000167 00 00r03r50           4679 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$314)
      00016B 0E                    4680 	.db	14
      00016C 0B                    4681 	.uleb128	11
      00016D 01                    4682 	.db	1
      00016E 00 00r03r52           4683 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$315)
      000172 0E                    4684 	.db	14
      000173 0C                    4685 	.uleb128	12
      000174 01                    4686 	.db	1
      000175 00 00r03r54           4687 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$316)
      000179 0E                    4688 	.db	14
      00017A 0D                    4689 	.uleb128	13
      00017B 01                    4690 	.db	1
      00017C 00 00r03r56           4691 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$317)
      000180 0E                    4692 	.db	14
      000181 0E                    4693 	.uleb128	14
      000182 01                    4694 	.db	1
      000183 00 00r03r5B           4695 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$318)
      000187 0E                    4696 	.db	14
      000188 06                    4697 	.uleb128	6
      000189 01                    4698 	.db	1
      00018A 00 00r03r6C           4699 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$320)
      00018E 0E                    4700 	.db	14
      00018F 06                    4701 	.uleb128	6
      000190 01                    4702 	.db	1
      000191 00 00r03r85           4703 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$329)
      000195 0E                    4704 	.db	14
      000196 02                    4705 	.uleb128	2
                                   4706 
                                   4707 	.area .debug_frame (NOLOAD)
      000197 00 00                 4708 	.dw	0
      000199 00 0E                 4709 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      00019B                       4710 Ldebug_CIE6_start:
      00019B FF FF                 4711 	.dw	0xffff
      00019D FF FF                 4712 	.dw	0xffff
      00019F 01                    4713 	.db	1
      0001A0 00                    4714 	.db	0
      0001A1 01                    4715 	.uleb128	1
      0001A2 7F                    4716 	.sleb128	-1
      0001A3 09                    4717 	.db	9
      0001A4 0C                    4718 	.db	12
      0001A5 08                    4719 	.uleb128	8
      0001A6 02                    4720 	.uleb128	2
      0001A7 89                    4721 	.db	137
      0001A8 01                    4722 	.uleb128	1
      0001A9                       4723 Ldebug_CIE6_end:
      0001A9 00 00 00 13           4724 	.dw	0,19
      0001AD 00 00r01r97           4725 	.dw	0,(Ldebug_CIE6_start-4)
      0001B1 00 00r03r22           4726 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$295)	;initial loc
      0001B5 00 00 00 04           4727 	.dw	0,Sstm8s_clk$CLK_GetSYSCLKSource$299-Sstm8s_clk$CLK_GetSYSCLKSource$295
      0001B9 01                    4728 	.db	1
      0001BA 00 00r03r22           4729 	.dw	0,(Sstm8s_clk$CLK_GetSYSCLKSource$295)
      0001BE 0E                    4730 	.db	14
      0001BF 02                    4731 	.uleb128	2
                                   4732 
                                   4733 	.area .debug_frame (NOLOAD)
      0001C0 00 00                 4734 	.dw	0
      0001C2 00 0E                 4735 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      0001C4                       4736 Ldebug_CIE7_start:
      0001C4 FF FF                 4737 	.dw	0xffff
      0001C6 FF FF                 4738 	.dw	0xffff
      0001C8 01                    4739 	.db	1
      0001C9 00                    4740 	.db	0
      0001CA 01                    4741 	.uleb128	1
      0001CB 7F                    4742 	.sleb128	-1
      0001CC 09                    4743 	.db	9
      0001CD 0C                    4744 	.db	12
      0001CE 08                    4745 	.uleb128	8
      0001CF 02                    4746 	.uleb128	2
      0001D0 89                    4747 	.db	137
      0001D1 01                    4748 	.uleb128	1
      0001D2                       4749 Ldebug_CIE7_end:
      0001D2 00 00 00 13           4750 	.dw	0,19
      0001D6 00 00r01rC0           4751 	.dw	0,(Ldebug_CIE7_start-4)
      0001DA 00 00r03r19           4752 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$289)	;initial loc
      0001DE 00 00 00 09           4753 	.dw	0,Sstm8s_clk$CLK_ClockSecuritySystemEnable$293-Sstm8s_clk$CLK_ClockSecuritySystemEnable$289
      0001E2 01                    4754 	.db	1
      0001E3 00 00r03r19           4755 	.dw	0,(Sstm8s_clk$CLK_ClockSecuritySystemEnable$289)
      0001E7 0E                    4756 	.db	14
      0001E8 02                    4757 	.uleb128	2
                                   4758 
                                   4759 	.area .debug_frame (NOLOAD)
      0001E9 00 00                 4760 	.dw	0
      0001EB 00 0E                 4761 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      0001ED                       4762 Ldebug_CIE8_start:
      0001ED FF FF                 4763 	.dw	0xffff
      0001EF FF FF                 4764 	.dw	0xffff
      0001F1 01                    4765 	.db	1
      0001F2 00                    4766 	.db	0
      0001F3 01                    4767 	.uleb128	1
      0001F4 7F                    4768 	.sleb128	-1
      0001F5 09                    4769 	.db	9
      0001F6 0C                    4770 	.db	12
      0001F7 08                    4771 	.uleb128	8
      0001F8 02                    4772 	.uleb128	2
      0001F9 89                    4773 	.db	137
      0001FA 01                    4774 	.uleb128	1
      0001FB                       4775 Ldebug_CIE8_end:
      0001FB 00 00 00 13           4776 	.dw	0,19
      0001FF 00 00r01rE9           4777 	.dw	0,(Ldebug_CIE8_start-4)
      000203 00 00r03r01           4778 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$276)	;initial loc
      000207 00 00 00 18           4779 	.dw	0,Sstm8s_clk$CLK_SWIMConfig$287-Sstm8s_clk$CLK_SWIMConfig$276
      00020B 01                    4780 	.db	1
      00020C 00 00r03r01           4781 	.dw	0,(Sstm8s_clk$CLK_SWIMConfig$276)
      000210 0E                    4782 	.db	14
      000211 02                    4783 	.uleb128	2
                                   4784 
                                   4785 	.area .debug_frame (NOLOAD)
      000212 00 00                 4786 	.dw	0
      000214 00 0E                 4787 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      000216                       4788 Ldebug_CIE9_start:
      000216 FF FF                 4789 	.dw	0xffff
      000218 FF FF                 4790 	.dw	0xffff
      00021A 01                    4791 	.db	1
      00021B 00                    4792 	.db	0
      00021C 01                    4793 	.uleb128	1
      00021D 7F                    4794 	.sleb128	-1
      00021E 09                    4795 	.db	9
      00021F 0C                    4796 	.db	12
      000220 08                    4797 	.uleb128	8
      000221 02                    4798 	.uleb128	2
      000222 89                    4799 	.db	137
      000223 01                    4800 	.uleb128	1
      000224                       4801 Ldebug_CIE9_end:
      000224 00 00 00 21           4802 	.dw	0,33
      000228 00 00r02r12           4803 	.dw	0,(Ldebug_CIE9_start-4)
      00022C 00 00r02rCB           4804 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$259)	;initial loc
      000230 00 00 00 36           4805 	.dw	0,Sstm8s_clk$CLK_SYSCLKConfig$274-Sstm8s_clk$CLK_SYSCLKConfig$259
      000234 01                    4806 	.db	1
      000235 00 00r02rCB           4807 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$259)
      000239 0E                    4808 	.db	14
      00023A 02                    4809 	.uleb128	2
      00023B 01                    4810 	.db	1
      00023C 00 00r02rCC           4811 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$260)
      000240 0E                    4812 	.db	14
      000241 03                    4813 	.uleb128	3
      000242 01                    4814 	.db	1
      000243 00 00r03r00           4815 	.dw	0,(Sstm8s_clk$CLK_SYSCLKConfig$272)
      000247 0E                    4816 	.db	14
      000248 02                    4817 	.uleb128	2
                                   4818 
                                   4819 	.area .debug_frame (NOLOAD)
      000249 00 00                 4820 	.dw	0
      00024B 00 0E                 4821 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      00024D                       4822 Ldebug_CIE10_start:
      00024D FF FF                 4823 	.dw	0xffff
      00024F FF FF                 4824 	.dw	0xffff
      000251 01                    4825 	.db	1
      000252 00                    4826 	.db	0
      000253 01                    4827 	.uleb128	1
      000254 7F                    4828 	.sleb128	-1
      000255 09                    4829 	.db	9
      000256 0C                    4830 	.db	12
      000257 08                    4831 	.uleb128	8
      000258 02                    4832 	.uleb128	2
      000259 89                    4833 	.db	137
      00025A 01                    4834 	.uleb128	1
      00025B                       4835 Ldebug_CIE10_end:
      00025B 00 00 00 2F           4836 	.dw	0,47
      00025F 00 00r02r49           4837 	.dw	0,(Ldebug_CIE10_start-4)
      000263 00 00r02r63           4838 	.dw	0,(Sstm8s_clk$CLK_ITConfig$229)	;initial loc
      000267 00 00 00 68           4839 	.dw	0,Sstm8s_clk$CLK_ITConfig$257-Sstm8s_clk$CLK_ITConfig$229
      00026B 01                    4840 	.db	1
      00026C 00 00r02r63           4841 	.dw	0,(Sstm8s_clk$CLK_ITConfig$229)
      000270 0E                    4842 	.db	14
      000271 02                    4843 	.uleb128	2
      000272 01                    4844 	.db	1
      000273 00 00r02r64           4845 	.dw	0,(Sstm8s_clk$CLK_ITConfig$230)
      000277 0E                    4846 	.db	14
      000278 03                    4847 	.uleb128	3
      000279 01                    4848 	.db	1
      00027A 00 00r02r73           4849 	.dw	0,(Sstm8s_clk$CLK_ITConfig$232)
      00027E 0E                    4850 	.db	14
      00027F 03                    4851 	.uleb128	3
      000280 01                    4852 	.db	1
      000281 00 00r02r7F           4853 	.dw	0,(Sstm8s_clk$CLK_ITConfig$233)
      000285 0E                    4854 	.db	14
      000286 03                    4855 	.uleb128	3
      000287 01                    4856 	.db	1
      000288 00 00r02rCA           4857 	.dw	0,(Sstm8s_clk$CLK_ITConfig$255)
      00028C 0E                    4858 	.db	14
      00028D 02                    4859 	.uleb128	2
                                   4860 
                                   4861 	.area .debug_frame (NOLOAD)
      00028E 00 00                 4862 	.dw	0
      000290 00 0E                 4863 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000292                       4864 Ldebug_CIE11_start:
      000292 FF FF                 4865 	.dw	0xffff
      000294 FF FF                 4866 	.dw	0xffff
      000296 01                    4867 	.db	1
      000297 00                    4868 	.db	0
      000298 01                    4869 	.uleb128	1
      000299 7F                    4870 	.sleb128	-1
      00029A 09                    4871 	.db	9
      00029B 0C                    4872 	.db	12
      00029C 08                    4873 	.uleb128	8
      00029D 02                    4874 	.uleb128	2
      00029E 89                    4875 	.db	137
      00029F 01                    4876 	.uleb128	1
      0002A0                       4877 Ldebug_CIE11_end:
      0002A0 00 00 00 13           4878 	.dw	0,19
      0002A4 00 00r02r8E           4879 	.dw	0,(Ldebug_CIE11_start-4)
      0002A8 00 00r02r4A           4880 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$221)	;initial loc
      0002AC 00 00 00 19           4881 	.dw	0,Sstm8s_clk$CLK_CCOConfig$227-Sstm8s_clk$CLK_CCOConfig$221
      0002B0 01                    4882 	.db	1
      0002B1 00 00r02r4A           4883 	.dw	0,(Sstm8s_clk$CLK_CCOConfig$221)
      0002B5 0E                    4884 	.db	14
      0002B6 02                    4885 	.uleb128	2
                                   4886 
                                   4887 	.area .debug_frame (NOLOAD)
      0002B7 00 00                 4888 	.dw	0
      0002B9 00 0E                 4889 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0002BB                       4890 Ldebug_CIE12_start:
      0002BB FF FF                 4891 	.dw	0xffff
      0002BD FF FF                 4892 	.dw	0xffff
      0002BF 01                    4893 	.db	1
      0002C0 00                    4894 	.db	0
      0002C1 01                    4895 	.uleb128	1
      0002C2 7F                    4896 	.sleb128	-1
      0002C3 09                    4897 	.db	9
      0002C4 0C                    4898 	.db	12
      0002C5 08                    4899 	.uleb128	8
      0002C6 02                    4900 	.uleb128	2
      0002C7 89                    4901 	.db	137
      0002C8 01                    4902 	.uleb128	1
      0002C9                       4903 Ldebug_CIE12_end:
      0002C9 00 00 00 13           4904 	.dw	0,19
      0002CD 00 00r02rB7           4905 	.dw	0,(Ldebug_CIE12_start-4)
      0002D1 00 00r02r39           4906 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$214)	;initial loc
      0002D5 00 00 00 11           4907 	.dw	0,Sstm8s_clk$CLK_HSIPrescalerConfig$219-Sstm8s_clk$CLK_HSIPrescalerConfig$214
      0002D9 01                    4908 	.db	1
      0002DA 00 00r02r39           4909 	.dw	0,(Sstm8s_clk$CLK_HSIPrescalerConfig$214)
      0002DE 0E                    4910 	.db	14
      0002DF 02                    4911 	.uleb128	2
                                   4912 
                                   4913 	.area .debug_frame (NOLOAD)
      0002E0 00 00                 4914 	.dw	0
      0002E2 00 0E                 4915 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0002E4                       4916 Ldebug_CIE13_start:
      0002E4 FF FF                 4917 	.dw	0xffff
      0002E6 FF FF                 4918 	.dw	0xffff
      0002E8 01                    4919 	.db	1
      0002E9 00                    4920 	.db	0
      0002EA 01                    4921 	.uleb128	1
      0002EB 7F                    4922 	.sleb128	-1
      0002EC 09                    4923 	.db	9
      0002ED 0C                    4924 	.db	12
      0002EE 08                    4925 	.uleb128	8
      0002EF 02                    4926 	.uleb128	2
      0002F0 89                    4927 	.db	137
      0002F1 01                    4928 	.uleb128	1
      0002F2                       4929 Ldebug_CIE13_end:
      0002F2 00 00 00 3D           4930 	.dw	0,61
      0002F6 00 00r02rE0           4931 	.dw	0,(Ldebug_CIE13_start-4)
      0002FA 00 00r01r38           4932 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)	;initial loc
      0002FE 00 00 01 01           4933 	.dw	0,Sstm8s_clk$CLK_ClockSwitchConfig$212-Sstm8s_clk$CLK_ClockSwitchConfig$140
      000302 01                    4934 	.db	1
      000303 00 00r01r38           4935 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$140)
      000307 0E                    4936 	.db	14
      000308 02                    4937 	.uleb128	2
      000309 01                    4938 	.db	1
      00030A 00 00r01r41           4939 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$144)
      00030E 0E                    4940 	.db	14
      00030F 03                    4941 	.uleb128	3
      000310 01                    4942 	.db	1
      000311 00 00r01r45           4943 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$145)
      000315 0E                    4944 	.db	14
      000316 02                    4945 	.uleb128	2
      000317 01                    4946 	.db	1
      000318 00 00r01r4D           4947 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$146)
      00031C 0E                    4948 	.db	14
      00031D 02                    4949 	.uleb128	2
      00031E 01                    4950 	.db	1
      00031F 00 00r01rF3           4951 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$195)
      000323 0E                    4952 	.db	14
      000324 02                    4953 	.uleb128	2
      000325 01                    4954 	.db	1
      000326 00 00r02r11           4955 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$200)
      00032A 0E                    4956 	.db	14
      00032B 02                    4957 	.uleb128	2
      00032C 01                    4958 	.db	1
      00032D 00 00r02r2F           4959 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$205)
      000331 0E                    4960 	.db	14
      000332 02                    4961 	.uleb128	2
                                   4962 
                                   4963 	.area .debug_frame (NOLOAD)
      000333 00 00                 4964 	.dw	0
      000335 00 0E                 4965 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      000337                       4966 Ldebug_CIE14_start:
      000337 FF FF                 4967 	.dw	0xffff
      000339 FF FF                 4968 	.dw	0xffff
      00033B 01                    4969 	.db	1
      00033C 00                    4970 	.db	0
      00033D 01                    4971 	.uleb128	1
      00033E 7F                    4972 	.sleb128	-1
      00033F 09                    4973 	.db	9
      000340 0C                    4974 	.db	12
      000341 08                    4975 	.uleb128	8
      000342 02                    4976 	.uleb128	2
      000343 89                    4977 	.db	137
      000344 01                    4978 	.uleb128	1
      000345                       4979 Ldebug_CIE14_end:
      000345 00 00 00 2F           4980 	.dw	0,47
      000349 00 00r03r33           4981 	.dw	0,(Ldebug_CIE14_start-4)
      00034D 00 00r00rE2           4982 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)	;initial loc
      000351 00 00 00 56           4983 	.dw	0,Sstm8s_clk$CLK_PeripheralClockConfig$138-Sstm8s_clk$CLK_PeripheralClockConfig$110
      000355 01                    4984 	.db	1
      000356 00 00r00rE2           4985 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$110)
      00035A 0E                    4986 	.db	14
      00035B 02                    4987 	.uleb128	2
      00035C 01                    4988 	.db	1
      00035D 00 00r00rE4           4989 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$111)
      000361 0E                    4990 	.db	14
      000362 04                    4991 	.uleb128	4
      000363 01                    4992 	.db	1
      000364 00 00r00rE9           4993 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$113)
      000368 0E                    4994 	.db	14
      000369 05                    4995 	.uleb128	5
      00036A 01                    4996 	.db	1
      00036B 00 00r00rEE           4997 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$114)
      00036F 0E                    4998 	.db	14
      000370 04                    4999 	.uleb128	4
      000371 01                    5000 	.db	1
      000372 00 00r01r37           5001 	.dw	0,(Sstm8s_clk$CLK_PeripheralClockConfig$136)
      000376 0E                    5002 	.db	14
      000377 02                    5003 	.uleb128	2
                                   5004 
                                   5005 	.area .debug_frame (NOLOAD)
      000378 00 00                 5006 	.dw	0
      00037A 00 0E                 5007 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      00037C                       5008 Ldebug_CIE15_start:
      00037C FF FF                 5009 	.dw	0xffff
      00037E FF FF                 5010 	.dw	0xffff
      000380 01                    5011 	.db	1
      000381 00                    5012 	.db	0
      000382 01                    5013 	.uleb128	1
      000383 7F                    5014 	.sleb128	-1
      000384 09                    5015 	.db	9
      000385 0C                    5016 	.db	12
      000386 08                    5017 	.uleb128	8
      000387 02                    5018 	.uleb128	2
      000388 89                    5019 	.db	137
      000389 01                    5020 	.uleb128	1
      00038A                       5021 Ldebug_CIE15_end:
      00038A 00 00 00 13           5022 	.dw	0,19
      00038E 00 00r03r78           5023 	.dw	0,(Ldebug_CIE15_start-4)
      000392 00 00r00rCA           5024 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)	;initial loc
      000396 00 00 00 18           5025 	.dw	0,Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$108-Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97
      00039A 01                    5026 	.db	1
      00039B 00 00r00rCA           5027 	.dw	0,(Sstm8s_clk$CLK_SlowActiveHaltWakeUpCmd$97)
      00039F 0E                    5028 	.db	14
      0003A0 02                    5029 	.uleb128	2
                                   5030 
                                   5031 	.area .debug_frame (NOLOAD)
      0003A1 00 00                 5032 	.dw	0
      0003A3 00 0E                 5033 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      0003A5                       5034 Ldebug_CIE16_start:
      0003A5 FF FF                 5035 	.dw	0xffff
      0003A7 FF FF                 5036 	.dw	0xffff
      0003A9 01                    5037 	.db	1
      0003AA 00                    5038 	.db	0
      0003AB 01                    5039 	.uleb128	1
      0003AC 7F                    5040 	.sleb128	-1
      0003AD 09                    5041 	.db	9
      0003AE 0C                    5042 	.db	12
      0003AF 08                    5043 	.uleb128	8
      0003B0 02                    5044 	.uleb128	2
      0003B1 89                    5045 	.db	137
      0003B2 01                    5046 	.uleb128	1
      0003B3                       5047 Ldebug_CIE16_end:
      0003B3 00 00 00 13           5048 	.dw	0,19
      0003B7 00 00r03rA1           5049 	.dw	0,(Ldebug_CIE16_start-4)
      0003BB 00 00r00rB2           5050 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)	;initial loc
      0003BF 00 00 00 18           5051 	.dw	0,Sstm8s_clk$CLK_ClockSwitchCmd$95-Sstm8s_clk$CLK_ClockSwitchCmd$84
      0003C3 01                    5052 	.db	1
      0003C4 00 00r00rB2           5053 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchCmd$84)
      0003C8 0E                    5054 	.db	14
      0003C9 02                    5055 	.uleb128	2
                                   5056 
                                   5057 	.area .debug_frame (NOLOAD)
      0003CA 00 00                 5058 	.dw	0
      0003CC 00 0E                 5059 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      0003CE                       5060 Ldebug_CIE17_start:
      0003CE FF FF                 5061 	.dw	0xffff
      0003D0 FF FF                 5062 	.dw	0xffff
      0003D2 01                    5063 	.db	1
      0003D3 00                    5064 	.db	0
      0003D4 01                    5065 	.uleb128	1
      0003D5 7F                    5066 	.sleb128	-1
      0003D6 09                    5067 	.db	9
      0003D7 0C                    5068 	.db	12
      0003D8 08                    5069 	.uleb128	8
      0003D9 02                    5070 	.uleb128	2
      0003DA 89                    5071 	.db	137
      0003DB 01                    5072 	.uleb128	1
      0003DC                       5073 Ldebug_CIE17_end:
      0003DC 00 00 00 13           5074 	.dw	0,19
      0003E0 00 00r03rCA           5075 	.dw	0,(Ldebug_CIE17_start-4)
      0003E4 00 00r00r9A           5076 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)	;initial loc
      0003E8 00 00 00 18           5077 	.dw	0,Sstm8s_clk$CLK_CCOCmd$82-Sstm8s_clk$CLK_CCOCmd$71
      0003EC 01                    5078 	.db	1
      0003ED 00 00r00r9A           5079 	.dw	0,(Sstm8s_clk$CLK_CCOCmd$71)
      0003F1 0E                    5080 	.db	14
      0003F2 02                    5081 	.uleb128	2
                                   5082 
                                   5083 	.area .debug_frame (NOLOAD)
      0003F3 00 00                 5084 	.dw	0
      0003F5 00 0E                 5085 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      0003F7                       5086 Ldebug_CIE18_start:
      0003F7 FF FF                 5087 	.dw	0xffff
      0003F9 FF FF                 5088 	.dw	0xffff
      0003FB 01                    5089 	.db	1
      0003FC 00                    5090 	.db	0
      0003FD 01                    5091 	.uleb128	1
      0003FE 7F                    5092 	.sleb128	-1
      0003FF 09                    5093 	.db	9
      000400 0C                    5094 	.db	12
      000401 08                    5095 	.uleb128	8
      000402 02                    5096 	.uleb128	2
      000403 89                    5097 	.db	137
      000404 01                    5098 	.uleb128	1
      000405                       5099 Ldebug_CIE18_end:
      000405 00 00 00 13           5100 	.dw	0,19
      000409 00 00r03rF3           5101 	.dw	0,(Ldebug_CIE18_start-4)
      00040D 00 00r00r82           5102 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)	;initial loc
      000411 00 00 00 18           5103 	.dw	0,Sstm8s_clk$CLK_LSICmd$69-Sstm8s_clk$CLK_LSICmd$58
      000415 01                    5104 	.db	1
      000416 00 00r00r82           5105 	.dw	0,(Sstm8s_clk$CLK_LSICmd$58)
      00041A 0E                    5106 	.db	14
      00041B 02                    5107 	.uleb128	2
                                   5108 
                                   5109 	.area .debug_frame (NOLOAD)
      00041C 00 00                 5110 	.dw	0
      00041E 00 0E                 5111 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      000420                       5112 Ldebug_CIE19_start:
      000420 FF FF                 5113 	.dw	0xffff
      000422 FF FF                 5114 	.dw	0xffff
      000424 01                    5115 	.db	1
      000425 00                    5116 	.db	0
      000426 01                    5117 	.uleb128	1
      000427 7F                    5118 	.sleb128	-1
      000428 09                    5119 	.db	9
      000429 0C                    5120 	.db	12
      00042A 08                    5121 	.uleb128	8
      00042B 02                    5122 	.uleb128	2
      00042C 89                    5123 	.db	137
      00042D 01                    5124 	.uleb128	1
      00042E                       5125 Ldebug_CIE19_end:
      00042E 00 00 00 13           5126 	.dw	0,19
      000432 00 00r04r1C           5127 	.dw	0,(Ldebug_CIE19_start-4)
      000436 00 00r00r6A           5128 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)	;initial loc
      00043A 00 00 00 18           5129 	.dw	0,Sstm8s_clk$CLK_HSICmd$56-Sstm8s_clk$CLK_HSICmd$45
      00043E 01                    5130 	.db	1
      00043F 00 00r00r6A           5131 	.dw	0,(Sstm8s_clk$CLK_HSICmd$45)
      000443 0E                    5132 	.db	14
      000444 02                    5133 	.uleb128	2
                                   5134 
                                   5135 	.area .debug_frame (NOLOAD)
      000445 00 00                 5136 	.dw	0
      000447 00 0E                 5137 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      000449                       5138 Ldebug_CIE20_start:
      000449 FF FF                 5139 	.dw	0xffff
      00044B FF FF                 5140 	.dw	0xffff
      00044D 01                    5141 	.db	1
      00044E 00                    5142 	.db	0
      00044F 01                    5143 	.uleb128	1
      000450 7F                    5144 	.sleb128	-1
      000451 09                    5145 	.db	9
      000452 0C                    5146 	.db	12
      000453 08                    5147 	.uleb128	8
      000454 02                    5148 	.uleb128	2
      000455 89                    5149 	.db	137
      000456 01                    5150 	.uleb128	1
      000457                       5151 Ldebug_CIE20_end:
      000457 00 00 00 13           5152 	.dw	0,19
      00045B 00 00r04r45           5153 	.dw	0,(Ldebug_CIE20_start-4)
      00045F 00 00r00r52           5154 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)	;initial loc
      000463 00 00 00 18           5155 	.dw	0,Sstm8s_clk$CLK_HSECmd$43-Sstm8s_clk$CLK_HSECmd$32
      000467 01                    5156 	.db	1
      000468 00 00r00r52           5157 	.dw	0,(Sstm8s_clk$CLK_HSECmd$32)
      00046C 0E                    5158 	.db	14
      00046D 02                    5159 	.uleb128	2
                                   5160 
                                   5161 	.area .debug_frame (NOLOAD)
      00046E 00 00                 5162 	.dw	0
      000470 00 0E                 5163 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      000472                       5164 Ldebug_CIE21_start:
      000472 FF FF                 5165 	.dw	0xffff
      000474 FF FF                 5166 	.dw	0xffff
      000476 01                    5167 	.db	1
      000477 00                    5168 	.db	0
      000478 01                    5169 	.uleb128	1
      000479 7F                    5170 	.sleb128	-1
      00047A 09                    5171 	.db	9
      00047B 0C                    5172 	.db	12
      00047C 08                    5173 	.uleb128	8
      00047D 02                    5174 	.uleb128	2
      00047E 89                    5175 	.db	137
      00047F 01                    5176 	.uleb128	1
      000480                       5177 Ldebug_CIE21_end:
      000480 00 00 00 13           5178 	.dw	0,19
      000484 00 00r04r6E           5179 	.dw	0,(Ldebug_CIE21_start-4)
      000488 00 00r00r3A           5180 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)	;initial loc
      00048C 00 00 00 18           5181 	.dw	0,Sstm8s_clk$CLK_FastHaltWakeUpCmd$30-Sstm8s_clk$CLK_FastHaltWakeUpCmd$19
      000490 01                    5182 	.db	1
      000491 00 00r00r3A           5183 	.dw	0,(Sstm8s_clk$CLK_FastHaltWakeUpCmd$19)
      000495 0E                    5184 	.db	14
      000496 02                    5185 	.uleb128	2
                                   5186 
                                   5187 	.area .debug_frame (NOLOAD)
      000497 00 00                 5188 	.dw	0
      000499 00 0E                 5189 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      00049B                       5190 Ldebug_CIE22_start:
      00049B FF FF                 5191 	.dw	0xffff
      00049D FF FF                 5192 	.dw	0xffff
      00049F 01                    5193 	.db	1
      0004A0 00                    5194 	.db	0
      0004A1 01                    5195 	.uleb128	1
      0004A2 7F                    5196 	.sleb128	-1
      0004A3 09                    5197 	.db	9
      0004A4 0C                    5198 	.db	12
      0004A5 08                    5199 	.uleb128	8
      0004A6 02                    5200 	.uleb128	2
      0004A7 89                    5201 	.db	137
      0004A8 01                    5202 	.uleb128	1
      0004A9                       5203 Ldebug_CIE22_end:
      0004A9 00 00 00 13           5204 	.dw	0,19
      0004AD 00 00r04r97           5205 	.dw	0,(Ldebug_CIE22_start-4)
      0004B1 00 00r00r00           5206 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)	;initial loc
      0004B5 00 00 00 3A           5207 	.dw	0,Sstm8s_clk$CLK_DeInit$17-Sstm8s_clk$CLK_DeInit$1
      0004B9 01                    5208 	.db	1
      0004BA 00 00r00r00           5209 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      0004BE 0E                    5210 	.db	14
      0004BF 02                    5211 	.uleb128	2
