# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/RCA_Nbit.v" \
"../../../../lab4.srcs/sources_1/new/RCA_verification.v" \
"../../../../lab4.srcs/sources_1/new/full_adder.v" \
"../../../../lab4.srcs/sources_1/new/half_adder.v" \
"../../../../lab4.srcs/sim_1/new/RCA_32bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
