# Reading C:/Modeltech_pe_edu_10.3d/tcl/vsim/pref.tcl
# do {cnt_dac_tb.tdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:24:29 on Dec 17,2014
# vcom -reportprogress 300 -explicit -93 DAC121S101.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DAC121S101
# -- Compiling architecture rtl of DAC121S101
# End time: 15:24:30 on Dec 17,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:24:30 on Dec 17,2014
# vcom -reportprogress 300 -explicit -93 cnt_dac_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cnt_dac_tb
# -- Compiling architecture behavior of cnt_dac_tb
# End time: 15:24:31 on Dec 17,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.3d Oct  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {cnt_dac_tb.tdo}" 
# Start time: 15:24:31 on Dec 17,2014
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cnt_dac_tb(behavior)
# Loading work.cnt_dac(rtl)
# Loading work.dac121s101(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: christopher  Hostname: CTHYDE-LAPTOP  ProcessID: 7720
# 
#           Attempting to use alternate WLF file "./wlftn4gjce".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftn4gjce
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /cnt_dac_tb/DAC2
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /cnt_dac_tb/DAC1
run -all
# ** Failure: FIN CONTROLADO DE LA SIMULACION
#    Time: 12960 ns  Iteration: 0  Process: /cnt_dac_tb/stim_proc File: cnt_dac_tb.vhd
# Break in Process stim_proc at cnt_dac_tb.vhd line 232
add wave -position 3  sim:/cnt_dac_tb/DAC1/dato_bin
add wave -position 5 sim:/cnt_dac_tb/DAC2/*
add wave -position 5  sim:/cnt_dac_tb/DAC2/dato_bin
restart
run -all
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /cnt_dac_tb/DAC2
# ** Error: VIOLACIÓN DEL TIEMPO PERIODO DE SCLK(tCS)
#    Time: 0 ps  Iteration: 0  Instance: /cnt_dac_tb/DAC1
# ** Failure: FIN CONTROLADO DE LA SIMULACION
#    Time: 12960 ns  Iteration: 0  Process: /cnt_dac_tb/stim_proc File: cnt_dac_tb.vhd
# Break in Process stim_proc at cnt_dac_tb.vhd line 232
# End time: 15:25:52 on Dec 17,2014, Elapsed time: 0:01:21
# Errors: 4, Warnings: 2
