{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1425060012228 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425060012474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425060012517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425060012519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425060012519 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clocks:u1\|pll:u1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"clocks:u1\|pll:u1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/usr/caen/altera-13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10526 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425060012723 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/usr/caen/altera-13.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10528 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425060012723 ""}  } { { "altpll.tdf" "" { Text "/usr/caen/altera-13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10526 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1425060012723 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_bu72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_hu72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_cu72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_iu72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a1 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a2 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a3 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a4 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a5 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a6 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a7 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a8 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a9 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a10 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a11 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a12 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a13 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a14 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a15 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_du72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1425060012735 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1425060012735 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1425060013486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425060014352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425060014352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52852 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425060014406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52854 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425060014406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52856 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425060014406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52858 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425060014406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52860 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425060014406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425060014406 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425060014420 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1425060014739 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021222 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1425060021222 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1425060021222 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425060021384 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} \{u1\|u1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021388 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} \{u1\|u1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021388 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1425060021388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1425060021388 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clocks:u1\|clock_slow\[3\] " "Node: clocks:u1\|clock_slow\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1425060021499 "|top|clocks:u1|clock_slow[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1425060021811 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1425060021819 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       OSC_50 " "  20.000       OSC_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|u1\|altpll_component\|pll\|clk\[0\] " "  10.000 u1\|u1\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1\|u1\|altpll_component\|pll\|clk\[2\] " "  40.000 u1\|u1\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425060021819 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1425060021819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023545 ""}  } { { "altpll.tdf" "" { Text "/usr/caen/altera-13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clocks:u1|pll:u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023545 ""}  } { { "altpll.tdf" "" { Text "/usr/caen/altera-13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clocks:u1|pll:u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node OSC_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 67 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52715 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425060023545 ""}  } { { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 6 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 52806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""}  } { { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 19606 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|clock_slow\[3\]  " "Automatically promoted node clocks:u1\|clock_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:u1\|clock_slow\[3\]~10 " "Destination node clocks:u1\|clock_slow\[3\]~10" {  } { { "clocks.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/clocks.v" 32 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clocks:u1|clock_slow[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 24553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425060023546 ""}  } { { "clocks.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/clocks.v" 32 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clocks:u1|clock_slow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 10561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchronizer:u5\|out\[0\]  " "Automatically promoted node synchronizer:u5\|out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_send:u120\|UART_TXD " "Destination node serial_send:u120\|UART_TXD" {  } { { "serial_send.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/serial_send.v" 17 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { serial_send:u120|UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 7098 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|have_data " "Destination node fft:u131\|have_data" {  } { { "fft.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft.v" 64 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|have_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 6461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|force_reset " "Destination node fft:u131\|force_reset" {  } { { "fft.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft.v" 84 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|force_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 6459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd:u109\|buffer_dirty " "Destination node sd:u109\|buffer_dirty" {  } { { "sd.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/sd.v" 64 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd:u109|buffer_dirty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 8682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd:u109\|buffer_valid " "Destination node sd:u109\|buffer_valid" {  } { { "sd.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/sd.v" 62 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd:u109|buffer_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 8681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|i2c_audio_done " "Destination node i2c_config:u77\|i2c_audio_done" {  } { { "i2c_config.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/i2c_config.v" 18 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c_config:u77|i2c_audio_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 9492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|sclk " "Destination node i2c_config:u77\|sclk" {  } { { "i2c_config.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/i2c_config.v" 21 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c_config:u77|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 9490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_send:u120\|shift_reg\[0\] " "Destination node serial_send:u120\|shift_reg\[0\]" {  } { { "serial_send.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/serial_send.v" 53 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { serial_send:u120|shift_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 7089 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|i2c_video_done " "Destination node i2c_config:u77\|i2c_video_done" {  } { { "i2c_config.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/i2c_config.v" 19 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c_config:u77|i2c_video_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 9493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:u96\|out_port:u53\|register:u1\|data_out\[0\] " "Destination node usb:u96\|out_port:u53\|register:u1\|data_out\[0\]" {  } { { "register.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/register.v" 13 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { usb:u96|out_port:u53|register:u1|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 17847 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1425060023546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425060023546 ""}  } { { "synchronizer.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/synchronizer.v" 16 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { synchronizer:u5|out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 19592 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft:u131\|reset_n  " "Automatically promoted node fft:u131\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|master_sink_ena " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|master_sink_ena" {  } { { "fft-library/asj_fft_si_de_so_b_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_si_de_so_b_fft_130.vhd" 1890 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|master_sink_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 6226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|rdy_for_next_block " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|rdy_for_next_block" {  } { { "fft-library/asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 508 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|rdy_for_next_block } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 4872 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|disable_wr " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|disable_wr" {  } { { "fft-library/asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 47 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|disable_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 4874 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|burst_count_en " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|burst_count_en" {  } { { "fft-library/asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 97 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|burst_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 4871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.DISABLE " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.DISABLE" {  } { { "fft-library/asj_fft_bfp_o_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.DISABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 2721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.ENABLE " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.ENABLE" {  } { { "fft-library/asj_fft_bfp_o_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 2718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY" {  } { { "fft-library/asj_fft_bfp_o_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.BLOCK_READY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 2717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:lpp\|data_val_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:lpp\|data_val_i" {  } { { "fft-library/asj_fft_lpp_serial_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_lpp_serial_fft_130.vhd" 137 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|data_val_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr\|en_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr\|en_i" {  } { { "fft-library/asj_fft_lpprdadgen_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 62 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1707 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\|lpp_c_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\|lpp_c_i" {  } { { "fft-library/asj_fft_wrengen_fft_130.vhd" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft-library/asj_fft_wrengen_fft_130.vhd" 373 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|lpp_c_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 4887 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425060023548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1425060023548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425060023548 ""}  } { { "fft.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/fft.v" 106 -1 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fft:u131|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 6494 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425060023548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425060028888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425060028951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425060028954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425060029020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425060029104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425060029164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425060034521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425060034583 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier block " "Packed 100 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425060034583 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Created 100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1425060034583 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425060034583 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1425060035743 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1425060047008 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Ignored I/O standard assignment to node \"ENET0_INT_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Ignored I/O standard assignment to node \"ENET0_LINK100\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Ignored I/O standard assignment to node \"ENET0_MDC\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Ignored I/O standard assignment to node \"ENET0_MDIO\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Ignored I/O standard assignment to node \"ENET0_RST_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Ignored I/O standard assignment to node \"ENET0_RX_COL\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Ignored I/O standard assignment to node \"ENET0_RX_DV\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Ignored I/O standard assignment to node \"ENET0_RX_ER\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Ignored I/O standard assignment to node \"ENET0_TX_EN\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Ignored I/O standard assignment to node \"ENET0_TX_ER\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[0\] " "Ignored I/O standard assignment to node \"EX_IO\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[1\] " "Ignored I/O standard assignment to node \"EX_IO\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[2\] " "Ignored I/O standard assignment to node \"EX_IO\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[3\] " "Ignored I/O standard assignment to node \"EX_IO\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[4\] " "Ignored I/O standard assignment to node \"EX_IO\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[5\] " "Ignored I/O standard assignment to node \"EX_IO\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[6\] " "Ignored I/O standard assignment to node \"EX_IO\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC2_50 " "Ignored I/O standard assignment to node \"OSC2_50\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC2_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC3_50 " "Ignored I/O standard assignment to node \"OSC3_50\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC3_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT " "Ignored I/O standard assignment to node \"OTG_INT\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Ignored I/O standard assignment to node \"PS2_CLK2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Ignored I/O standard assignment to node \"PS2_DAT2\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425060047568 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1425060047568 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC2_50 " "Node \"OSC2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC3_50 " "Node \"OSC3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1425060047584 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1425060047584 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425060047606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425060055189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425060063289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425060063478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425060150040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:27 " "Fitter placement operations ending: elapsed time is 00:01:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425060150040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1425060150088 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1425060153836 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1425060154461 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1425060154462 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 17 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 17 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1425060254115 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:48 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:48" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1425060257752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425060264561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X23_Y24 X33_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } { { "loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} 23 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425060288554 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425060288554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425060332884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "71.65 " "Total time spent on timing analysis during the Fitter is 71.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425060333814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425060333968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425060337879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425060338009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425060341908 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425060348362 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1425060350488 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "93 Cyclone IV E " "93 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 23 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 37 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 52 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[16] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[17] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[18] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[19] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[20] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[21] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[22] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[23] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[24] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[25] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[26] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[27] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[28] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[29] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[30] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { DRAM_DQ[31] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 68 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1015 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 72 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 78 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CLK 3.3-V LVTTL AE13 " "Pin SD_CLK uses I/O standard 3.3-V LVTTL at AE13" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 80 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50 3.3-V LVTTL Y2 " "Pin OSC_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { OSC_50 } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 6 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[6] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[4] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[5] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[7] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_CLK27 } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 40 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[0] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { TD_DATA[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 39 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { AUD_ADCDAT } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 32 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { UART_RXD } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 82 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 28 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { PS2_CLK } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 29 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1425060350973 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1425060350973 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[1] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1425060350985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[2] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1425060350985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_DAT[3] } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 79 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1425060350985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CLK a permanently enabled " "Pin SD_CLK has a permanently enabled output enable" {  } { { "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/caen/altera-13.0/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/caen/altera-13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "top.v" "" { Text "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.v" 80 0 0 } } { "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/caen/altera-13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1425060350985 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1425060350985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.fit.smsg " "Generated suppressed messages file /afs/umich.edu/user/j/p/jpmorrow/Documents/ENGR 100/final-lab/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425060354051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 451 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 451 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425060361596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 13:06:01 2015 " "Processing ended: Fri Feb 27 13:06:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425060361596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:50 " "Elapsed time: 00:05:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425060361596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:22 " "Total CPU time (on all processors): 00:10:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425060361596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425060361596 ""}
