# Reading C:/Users/home/Desktop/VIDEO/modelsim_ase/tcl/vsim/pref.tcl
# do tc21073_adder_4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/home/Desktop/VIDEO/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Desktop/VIDEO/lab7(a) {C:/Users/home/Desktop/VIDEO/lab7(a)/tc21073_adder_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:10 on Nov 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/VIDEO/lab7(a)" C:/Users/home/Desktop/VIDEO/lab7(a)/tc21073_adder_4.sv 
# -- Compiling module tc21073_adder_4
# 
# Top level modules:
# 	tc21073_adder_4
# End time: 23:24:10 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Desktop/VIDEO/lab7(a) {C:/Users/home/Desktop/VIDEO/lab7(a)/fulladder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:10 on Nov 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/VIDEO/lab7(a)" C:/Users/home/Desktop/VIDEO/lab7(a)/fulladder1.sv 
# -- Compiling module fulladder1
# 
# Top level modules:
# 	fulladder1
# End time: 23:24:10 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tc21073_adder_4
# vsim work.tc21073_adder_4 
# Start time: 23:26:39 on Nov 19,2022
# Loading sv_std.std
# Loading work.tc21073_adder_4
# Loading work.fulladder1
wave create -driver freeze -pattern constant -value 0001 -range 3 0 -starttime 0ns -endtime 1000ns sim:/tc21073_adder_4/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0010 -range 3 0 -starttime 0ns -endtime 1000ns sim:/tc21073_adder_4/b
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/tc21073_adder_4/cin
add wave -position insertpoint  \
sim:/tc21073_adder_4/sum
add wave -position insertpoint  \
sim:/tc21073_adder_4/cout
run -all
# End time: 16:10:58 on Nov 20,2022, Elapsed time: 16:44:19
# Errors: 0, Warnings: 0
wave editwrite -file C:/Users/home/Desktop/VIDEO/lab7(a)/simulation/modelsim/wave.do
