
CaptureCompareModeTIM3RisingEdge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000244  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003f0  080003f8  000103f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003f0  080003f0  000103f8  2**0
                  CONTENTS
  4 .ARM          00000000  080003f0  080003f0  000103f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003f0  080003f8  000103f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003f0  080003f0  000103f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003f4  080003f4  000103f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103f8  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000103f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004b7  00000000  00000000  00010422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000d6  00000000  00000000  000108d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  000109b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  000109f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a279  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000572  00000000  00000000  0002aca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093340  00000000  00000000  0002b213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000be553  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000054  00000000  00000000  000be5a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080003d8 	.word	0x080003d8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	080003d8 	.word	0x080003d8

080001ec <main>:

int timeStamp = 0;
int hold = 1;

int main(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; /* enable GPIOG clock */
 80001f0:	4b4e      	ldr	r3, [pc, #312]	; (800032c <main+0x140>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f4:	4a4d      	ldr	r2, [pc, #308]	; (800032c <main+0x140>)
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PA5 as output of TIM2 CH1
	GPIOA->MODER &= ~GPIO_MODER_MODE5; /* clear pin 5 of portA mode */
 80001fc:	4b4c      	ldr	r3, [pc, #304]	; (8000330 <main+0x144>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a4b      	ldr	r2, [pc, #300]	; (8000330 <main+0x144>)
 8000202:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000206:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |= GPIO_MODER_MODE5_1; /* set pin to alternate mode */
 8000208:	4b49      	ldr	r3, [pc, #292]	; (8000330 <main+0x144>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a48      	ldr	r2, [pc, #288]	; (8000330 <main+0x144>)
 800020e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000212:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL5;  // Clear the alternate funtion fir pin 5
 8000214:	4b46      	ldr	r3, [pc, #280]	; (8000330 <main+0x144>)
 8000216:	6a1b      	ldr	r3, [r3, #32]
 8000218:	4a45      	ldr	r2, [pc, #276]	; (8000330 <main+0x144>)
 800021a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800021e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1UL << GPIO_AFRL_AFSEL5_Pos); // AF1 (Alternate Function 1) = 001
 8000220:	4b43      	ldr	r3, [pc, #268]	; (8000330 <main+0x144>)
 8000222:	6a1b      	ldr	r3, [r3, #32]
 8000224:	4a42      	ldr	r2, [pc, #264]	; (8000330 <main+0x144>)
 8000226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800022a:	6213      	str	r3, [r2, #32]


	/* Configure Timer2  */
	RCC->APB1ENR |=RCC_APB1ENR_TIM2EN; // enable the timer 2 clock
 800022c:	4b3f      	ldr	r3, [pc, #252]	; (800032c <main+0x140>)
 800022e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000230:	4a3e      	ldr	r2, [pc, #248]	; (800032c <main+0x140>)
 8000232:	f043 0301 	orr.w	r3, r3, #1
 8000236:	6413      	str	r3, [r2, #64]	; 0x40

	// Note that system clock is 16'000'000 MHz
	TIM2->PSC = 1600 -1;   //divide the system clock by 1600
 8000238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800023c:	f240 623f 	movw	r2, #1599	; 0x63f
 8000240:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 10000 - 1; // THIS is use to divide the remaining value of the system clock and th clock run at
 8000242:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000246:	f242 720f 	movw	r2, #9999	; 0x270f
 800024a:	62da      	str	r2, [r3, #44]	; 0x2c
						   // 1Hz per 1 second

	TIM2->CCMR1 |= 0x3UL << 4UL;  // Toggle Mode on CH1 when match with TIM2->CCR1 value
 800024c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000256:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800025a:	6193      	str	r3, [r2, #24]
	TIM2->CCR1 = 0;             // This is for the capture compare value when match
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	2200      	movs	r2, #0
 8000262:	635a      	str	r2, [r3, #52]	; 0x34

	TIM2->CCER |= TIM_CCER_CC1E;  // Enable the output for Channel 1 of the chanel compare register
 8000264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000268:	6a1b      	ldr	r3, [r3, #32]
 800026a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800026e:	f043 0301 	orr.w	r3, r3, #1
 8000272:	6213      	str	r3, [r2, #32]
	TIM2->CNT = 0; 				// THis is use to clear the timer
 8000274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000278:	2200      	movs	r2, #0
 800027a:	625a      	str	r2, [r3, #36]	; 0x24

	TIM2->CR1 |= TIM_CR1_CEN; // This enable tim2 in the control register
 800027c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000286:	f043 0301 	orr.w	r3, r3, #1
 800028a:	6013      	str	r3, [r2, #0]

	// Configure PA6 as input
	GPIOA->MODER &= ~GPIO_MODER_MODE6; /* clear pin 6 of portA mode to make it input */
 800028c:	4b28      	ldr	r3, [pc, #160]	; (8000330 <main+0x144>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a27      	ldr	r2, [pc, #156]	; (8000330 <main+0x144>)
 8000292:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000296:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE6_1; /* set pin to alternate mode */
 8000298:	4b25      	ldr	r3, [pc, #148]	; (8000330 <main+0x144>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a24      	ldr	r2, [pc, #144]	; (8000330 <main+0x144>)
 800029e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002a2:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL6;  // Clear the alternate funtion fir pin 5
 80002a4:	4b22      	ldr	r3, [pc, #136]	; (8000330 <main+0x144>)
 80002a6:	6a1b      	ldr	r3, [r3, #32]
 80002a8:	4a21      	ldr	r2, [pc, #132]	; (8000330 <main+0x144>)
 80002aa:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80002ae:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (2U << GPIO_AFRL_AFSEL6_Pos); // AF2 (Alternate Function 2) = 0010 -> tim3 is in alternate  function 3
 80002b0:	4b1f      	ldr	r3, [pc, #124]	; (8000330 <main+0x144>)
 80002b2:	6a1b      	ldr	r3, [r3, #32]
 80002b4:	4a1e      	ldr	r2, [pc, #120]	; (8000330 <main+0x144>)
 80002b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002ba:	6213      	str	r3, [r2, #32]


	//Configure TIM3  to do input capture with prescaler
	RCC->APB1ENR |=RCC_APB1ENR_TIM3EN;  // Enable TIMER3 clock
 80002bc:	4b1b      	ldr	r3, [pc, #108]	; (800032c <main+0x140>)
 80002be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002c0:	4a1a      	ldr	r2, [pc, #104]	; (800032c <main+0x140>)
 80002c2:	f043 0302 	orr.w	r3, r3, #2
 80002c6:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = 16000-1;				// Divide by 16000
 80002c8:	4b1a      	ldr	r3, [pc, #104]	; (8000334 <main+0x148>)
 80002ca:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CCMR1 = TIM_CCMR1_CC1S_0;     // Capture using channel 1
 80002d0:	4b18      	ldr	r3, [pc, #96]	; (8000334 <main+0x148>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	619a      	str	r2, [r3, #24]

	// Configure the input capture as rising edge triggered
	TIM3->CCER &= ~TIM_CCER_CC1P; // CC1P = 0: Capture on rising edge
 80002d6:	4b17      	ldr	r3, [pc, #92]	; (8000334 <main+0x148>)
 80002d8:	6a1b      	ldr	r3, [r3, #32]
 80002da:	4a16      	ldr	r2, [pc, #88]	; (8000334 <main+0x148>)
 80002dc:	f023 0302 	bic.w	r3, r3, #2
 80002e0:	6213      	str	r3, [r2, #32]


	TIM3->CCER |= TIM_CCER_CC1E;		// Enable input capture for CH1
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <main+0x148>)
 80002e4:	6a1b      	ldr	r3, [r3, #32]
 80002e6:	4a13      	ldr	r2, [pc, #76]	; (8000334 <main+0x148>)
 80002e8:	f043 0301 	orr.w	r3, r3, #1
 80002ec:	6213      	str	r3, [r2, #32]
	TIM3->CR1 |= TIM_CR1_CEN;           // Enable channel 3 using the control register
 80002ee:	4b11      	ldr	r3, [pc, #68]	; (8000334 <main+0x148>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a10      	ldr	r2, [pc, #64]	; (8000334 <main+0x148>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	6013      	str	r3, [r2, #0]

	TIM3->SR &= ~TIM_SR_CC1IF;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <main+0x148>)
 80002fc:	691b      	ldr	r3, [r3, #16]
 80002fe:	4a0d      	ldr	r2, [pc, #52]	; (8000334 <main+0x148>)
 8000300:	f023 0302 	bic.w	r3, r3, #2
 8000304:	6113      	str	r3, [r2, #16]
	while (1)
	{
		 while (!(TIM3->SR & TIM_SR_CC1IF))    // this bit will be raise when there is a capture
 8000306:	e004      	b.n	8000312 <main+0x126>
		 {
			 timeStamp = TIM3->CCR1;		  // Read the captured counter value
 8000308:	4b0a      	ldr	r3, [pc, #40]	; (8000334 <main+0x148>)
 800030a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800030c:	461a      	mov	r2, r3
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <main+0x14c>)
 8000310:	601a      	str	r2, [r3, #0]
		 while (!(TIM3->SR & TIM_SR_CC1IF))    // this bit will be raise when there is a capture
 8000312:	4b08      	ldr	r3, [pc, #32]	; (8000334 <main+0x148>)
 8000314:	691b      	ldr	r3, [r3, #16]
 8000316:	f003 0302 	and.w	r3, r3, #2
 800031a:	2b00      	cmp	r3, #0
 800031c:	d0f4      	beq.n	8000308 <main+0x11c>

		 }

			// Clear the capture flag for the rising edge
			TIM3->SR &= ~TIM_SR_CC1IF;
 800031e:	4b05      	ldr	r3, [pc, #20]	; (8000334 <main+0x148>)
 8000320:	691b      	ldr	r3, [r3, #16]
 8000322:	4a04      	ldr	r2, [pc, #16]	; (8000334 <main+0x148>)
 8000324:	f023 0302 	bic.w	r3, r3, #2
 8000328:	6113      	str	r3, [r2, #16]
		 while (!(TIM3->SR & TIM_SR_CC1IF))    // this bit will be raise when there is a capture
 800032a:	e7f2      	b.n	8000312 <main+0x126>
 800032c:	40023800 	.word	0x40023800
 8000330:	40020000 	.word	0x40020000
 8000334:	40000400 	.word	0x40000400
 8000338:	2000001c 	.word	0x2000001c

0800033c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800033c:	480d      	ldr	r0, [pc, #52]	; (8000374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800033e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000340:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000344:	480c      	ldr	r0, [pc, #48]	; (8000378 <LoopForever+0x6>)
  ldr r1, =_edata
 8000346:	490d      	ldr	r1, [pc, #52]	; (800037c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000348:	4a0d      	ldr	r2, [pc, #52]	; (8000380 <LoopForever+0xe>)
  movs r3, #0
 800034a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800034c:	e002      	b.n	8000354 <LoopCopyDataInit>

0800034e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000352:	3304      	adds	r3, #4

08000354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000358:	d3f9      	bcc.n	800034e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800035a:	4a0a      	ldr	r2, [pc, #40]	; (8000384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800035c:	4c0a      	ldr	r4, [pc, #40]	; (8000388 <LoopForever+0x16>)
  movs r3, #0
 800035e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000360:	e001      	b.n	8000366 <LoopFillZerobss>

08000362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000364:	3204      	adds	r2, #4

08000366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000368:	d3fb      	bcc.n	8000362 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800036a:	f000 f811 	bl	8000390 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800036e:	f7ff ff3d 	bl	80001ec <main>

08000372 <LoopForever>:

LoopForever:
  b LoopForever
 8000372:	e7fe      	b.n	8000372 <LoopForever>
  ldr   r0, =_estack
 8000374:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800037c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000380:	080003f8 	.word	0x080003f8
  ldr r2, =_sbss
 8000384:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000388:	20000020 	.word	0x20000020

0800038c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800038c:	e7fe      	b.n	800038c <ADC_IRQHandler>
	...

08000390 <__libc_init_array>:
 8000390:	b570      	push	{r4, r5, r6, lr}
 8000392:	4d0d      	ldr	r5, [pc, #52]	; (80003c8 <__libc_init_array+0x38>)
 8000394:	4c0d      	ldr	r4, [pc, #52]	; (80003cc <__libc_init_array+0x3c>)
 8000396:	1b64      	subs	r4, r4, r5
 8000398:	10a4      	asrs	r4, r4, #2
 800039a:	2600      	movs	r6, #0
 800039c:	42a6      	cmp	r6, r4
 800039e:	d109      	bne.n	80003b4 <__libc_init_array+0x24>
 80003a0:	4d0b      	ldr	r5, [pc, #44]	; (80003d0 <__libc_init_array+0x40>)
 80003a2:	4c0c      	ldr	r4, [pc, #48]	; (80003d4 <__libc_init_array+0x44>)
 80003a4:	f000 f818 	bl	80003d8 <_init>
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	10a4      	asrs	r4, r4, #2
 80003ac:	2600      	movs	r6, #0
 80003ae:	42a6      	cmp	r6, r4
 80003b0:	d105      	bne.n	80003be <__libc_init_array+0x2e>
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b8:	4798      	blx	r3
 80003ba:	3601      	adds	r6, #1
 80003bc:	e7ee      	b.n	800039c <__libc_init_array+0xc>
 80003be:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c2:	4798      	blx	r3
 80003c4:	3601      	adds	r6, #1
 80003c6:	e7f2      	b.n	80003ae <__libc_init_array+0x1e>
 80003c8:	080003f0 	.word	0x080003f0
 80003cc:	080003f0 	.word	0x080003f0
 80003d0:	080003f0 	.word	0x080003f0
 80003d4:	080003f4 	.word	0x080003f4

080003d8 <_init>:
 80003d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003da:	bf00      	nop
 80003dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003de:	bc08      	pop	{r3}
 80003e0:	469e      	mov	lr, r3
 80003e2:	4770      	bx	lr

080003e4 <_fini>:
 80003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e6:	bf00      	nop
 80003e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ea:	bc08      	pop	{r3}
 80003ec:	469e      	mov	lr, r3
 80003ee:	4770      	bx	lr
