#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

#define XPAR_XAIENGINEV2_NUM_INSTANCES 1


/* FIXME ---TEMPORARY AIE2PS SOLUTION Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_0 */
#define  XPAR_XIPIPSU_0_DEVICE_ID	0
#define  XPAR_XIPIPSU_0_BIT_MASK	0x00000004U
#define XPAR_XIPIPSU_NUM_TARGETS 0x10U
/* Canonical definitions for peripheral AI_ENGINE_0 */

#define XPAR_XCANFD_NUM_INSTANCES 4

/* Definitions for peripheral CAN0 */
#define XPAR_CAN0_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_CAN0_BASEADDR 0xf19e0000
#define XPAR_CAN0_HIGHADDR 0xf19e5fff
#define XPAR_CAN0_RX_MODE 0x0
#define XPAR_CAN0_RX_FIFO_DEPTH 0x40
#define XPAR_CAN0_TX_MAILBOX_COUNT 0x20
#define XPAR_CAN0_INTERRUPTS 0x401b
#define XPAR_CAN0_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral CAN0 */
#define XPAR_XCANFD_0_BASEADDR 0xf19e0000
#define XPAR_XCANFD_0_HIGHADDR 0xf19e5fff
#define XPAR_XCANFD_0_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_XCANFD_0_INTERRUPTS 0x401b
#define XPAR_XCANFD_0_INTERRUPT_PARENT 0xe2000000
#define XPAR_XCANFD_0_RX_MODE 0x0
#define XPAR_XCANFD_0_RX_FIFO_DEPTH 0x40
#define XPAR_XCANFD_0_TX_MAILBOX_COUNT 0x20

/* Definitions for peripheral CAN1 */
#define XPAR_CAN1_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_CAN1_BASEADDR 0xf19f0000
#define XPAR_CAN1_HIGHADDR 0xf19f5fff
#define XPAR_CAN1_RX_MODE 0x0
#define XPAR_CAN1_RX_FIFO_DEPTH 0x40
#define XPAR_CAN1_TX_MAILBOX_COUNT 0x20
#define XPAR_CAN1_INTERRUPTS 0x401c
#define XPAR_CAN1_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral CAN1 */
#define XPAR_XCANFD_1_BASEADDR 0xf19f0000
#define XPAR_XCANFD_1_HIGHADDR 0xf19f5fff
#define XPAR_XCANFD_1_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_XCANFD_1_INTERRUPTS 0x401c
#define XPAR_XCANFD_1_INTERRUPT_PARENT 0xe2000000
#define XPAR_XCANFD_1_RX_MODE 0x0
#define XPAR_XCANFD_1_RX_FIFO_DEPTH 0x40
#define XPAR_XCANFD_1_TX_MAILBOX_COUNT 0x20

/* Definitions for peripheral CAN2 */
#define XPAR_CAN2_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_CAN2_BASEADDR 0xf1a00000
#define XPAR_CAN2_HIGHADDR 0xf1a05fff
#define XPAR_CAN2_RX_MODE 0x0
#define XPAR_CAN2_RX_FIFO_DEPTH 0x40
#define XPAR_CAN2_TX_MAILBOX_COUNT 0x20
#define XPAR_CAN2_INTERRUPTS 0x405f
#define XPAR_CAN2_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral CAN2 */
#define XPAR_XCANFD_2_BASEADDR 0xf1a00000
#define XPAR_XCANFD_2_HIGHADDR 0xf1a05fff
#define XPAR_XCANFD_2_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_XCANFD_2_INTERRUPTS 0x405f
#define XPAR_XCANFD_2_INTERRUPT_PARENT 0xe2000000
#define XPAR_XCANFD_2_RX_MODE 0x0
#define XPAR_XCANFD_2_RX_FIFO_DEPTH 0x40
#define XPAR_XCANFD_2_TX_MAILBOX_COUNT 0x20

/* Definitions for peripheral CAN3 */
#define XPAR_CAN3_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_CAN3_BASEADDR 0xf1a10000
#define XPAR_CAN3_HIGHADDR 0xf1a15fff
#define XPAR_CAN3_RX_MODE 0x0
#define XPAR_CAN3_RX_FIFO_DEPTH 0x40
#define XPAR_CAN3_TX_MAILBOX_COUNT 0x20
#define XPAR_CAN3_INTERRUPTS 0x4060
#define XPAR_CAN3_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral CAN3 */
#define XPAR_XCANFD_3_BASEADDR 0xf1a10000
#define XPAR_XCANFD_3_HIGHADDR 0xf1a15fff
#define XPAR_XCANFD_3_COMPATIBLE "xlnx,canfd-2.0"
#define XPAR_XCANFD_3_INTERRUPTS 0x4060
#define XPAR_XCANFD_3_INTERRUPT_PARENT 0xe2000000
#define XPAR_XCANFD_3_RX_MODE 0x0
#define XPAR_XCANFD_3_RX_FIFO_DEPTH 0x40
#define XPAR_XCANFD_3_TX_MAILBOX_COUNT 0x20

#define XPAR_XCFRAME_NUM_INSTANCES 1

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_CFI_CFRAME_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFI_CFRAME_0_COMPATIBLE "xlnx,pmc-cfi-cframe-11.0"
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFI_CFRAME_0_BASEADDR 0xf12d0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFI_CFRAME_0_HIGHADDR 0xf12d0fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_CFI_CFRAME_0 */
#define XPAR_XCFRAME_0_BASEADDR 0xf12d0000
#define XPAR_XCFRAME_0_HIGHADDR 0xf12d0fff
#define XPAR_XCFRAME_0_COMPATIBLE "xlnx,pmc-cfi-cframe-11.0"

#define XPAR_XCFUPMC_NUM_INSTANCES 1

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_CFU_APB_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFU_APB_0_COMPATIBLE "xlnx,pmc-cfu-apb-11.0"
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFU_APB_0_BASEADDR 0xf12b0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_CFU_APB_0_HIGHADDR 0xf12bffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_CFU_APB_0 */
#define XPAR_XCFUPMC_0_BASEADDR 0xf12b0000
#define XPAR_XCFUPMC_0_HIGHADDR 0xf12bffff
#define XPAR_XCFUPMC_0_COMPATIBLE "xlnx,pmc-cfu-apb-11.0"

#define XPAR_XCORESIGHTPS_DCC_NUM_INSTANCES 3

/* Definitions for peripheral CORESIGHT */
#define XPAR_CORESIGHT_COMPATIBLE "xlnx,coresight-1.0"
#define XPAR_CORESIGHT_BASEADDR 0xf0800000
#define XPAR_CORESIGHT_HIGHADDR 0xf0803fff

/* Canonical definitions for peripheral CORESIGHT */
#define XPAR_XCORESIGHTPS_DCC_0_BASEADDR 0xf0800000
#define XPAR_XCORESIGHTPS_DCC_0_HIGHADDR 0xf0803fff
#define XPAR_XCORESIGHTPS_DCC_0_COMPATIBLE "xlnx,coresight-1.0"

/* Definitions for peripheral PS_WIZARD_0_PS11_0_CORESIGHT_FPD_STM */
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_FPD_STM_COMPATIBLE "xlnx,coresight-fpd-stm-11.0"
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_FPD_STM_BASEADDR 0xf0c40000
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_FPD_STM_HIGHADDR 0xf0c43fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_CORESIGHT_FPD_STM */
#define XPAR_XCORESIGHTPS_DCC_1_BASEADDR 0xf0c40000
#define XPAR_XCORESIGHTPS_DCC_1_HIGHADDR 0xf0c43fff
#define XPAR_XCORESIGHTPS_DCC_1_COMPATIBLE "xlnx,coresight-fpd-stm-11.0"

/* Definitions for peripheral PS_WIZARD_0_PS11_0_CORESIGHT_LPD_ATM */
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_LPD_ATM_COMPATIBLE "xlnx,coresight-lpd-atm-11.0"
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_LPD_ATM_BASEADDR 0xf08f0000
#define XPAR_PS_WIZARD_0_PS11_0_CORESIGHT_LPD_ATM_HIGHADDR 0xf08fefff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_CORESIGHT_LPD_ATM */
#define XPAR_XCORESIGHTPS_DCC_2_BASEADDR 0xf08f0000
#define XPAR_XCORESIGHTPS_DCC_2_HIGHADDR 0xf08fefff
#define XPAR_XCORESIGHTPS_DCC_2_COMPATIBLE "xlnx,coresight-lpd-atm-11.0"

#define XPAR_XCSUDMA_NUM_INSTANCES 2

/* Definitions for peripheral DMA0 */
#define XPAR_DMA0_COMPATIBLE "xlnx,zynqmp-csudma-1.0"
#define XPAR_DMA0_BASEADDR 0xf11c0000
#define XPAR_DMA0_HIGHADDR 0xf11cffff
#define XPAR_DMA0_DMA_TYPE 0x1
#define XPAR_DMA0_INTERRUPTS 0x40e0
#define XPAR_DMA0_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral DMA0 */
#define XPAR_XCSUDMA_0_BASEADDR 0xf11c0000
#define XPAR_XCSUDMA_0_HIGHADDR 0xf11cffff
#define XPAR_XCSUDMA_0_COMPATIBLE "xlnx,zynqmp-csudma-1.0"
#define XPAR_XCSUDMA_0_DMA_TYPE 0x1
#define XPAR_XCSUDMA_0_INTERRUPTS 0x40e0
#define XPAR_XCSUDMA_0_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral DMA1 */
#define XPAR_DMA1_COMPATIBLE "xlnx,zynqmp-csudma-1.0"
#define XPAR_DMA1_BASEADDR 0xf11d0000
#define XPAR_DMA1_HIGHADDR 0xf11dffff
#define XPAR_DMA1_DMA_TYPE 0x2
#define XPAR_DMA1_INTERRUPTS 0x40e1
#define XPAR_DMA1_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral DMA1 */
#define XPAR_XCSUDMA_1_BASEADDR 0xf11d0000
#define XPAR_XCSUDMA_1_HIGHADDR 0xf11dffff
#define XPAR_XCSUDMA_1_COMPATIBLE "xlnx,zynqmp-csudma-1.0"
#define XPAR_XCSUDMA_1_DMA_TYPE 0x2
#define XPAR_XCSUDMA_1_INTERRUPTS 0x40e1
#define XPAR_XCSUDMA_1_INTERRUPT_PARENT 0xe2000000

#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral GEM0 */
#define XPAR_GEM0_COMPATIBLE "xlnx,versal-gem"
#define XPAR_GEM0_BASEADDR 0xf1a60000
#define XPAR_GEM0_HIGHADDR 0xf1a60fff
#define XPAR_GEM0_DMA_COHERENT 0x0
#define XPAR_GEM0_INTERRUPTS 0x4027
#define XPAR_GEM0_INTERRUPTS_1 0x4027
#define XPAR_GEM0_INTERRUPT_PARENT 0xe2000000
#define XPAR_GEM0_REF_CLK 0x0
#define XPAR_GEM0_PHY_MODE "rgmii-id"
#define XPAR_GEM0_MDIOPRODUCER_BASEADDR 0x0

/* Canonical definitions for peripheral GEM0 */
#define XPAR_XEMACPS_0_BASEADDR 0xf1a60000
#define XPAR_XEMACPS_0_HIGHADDR 0xf1a60fff
#define XPAR_XEMACPS_0_COMPATIBLE "xlnx,versal-gem"
#define XPAR_XEMACPS_0_DMA_COHERENT 0x0
#define XPAR_XEMACPS_0_INTERRUPTS 0x4027
#define XPAR_XEMACPS_0_INTERRUPT_PARENT 0xe2000000
#define XPAR_XEMACPS_0_MDIOPRODUCER_BASEADDR 0x0
#define XPAR_XEMACPS_0_PHY_MODE "rgmii-id"
#define XPAR_XEMACPS_0_REF_CLK 0x0

#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral AXI_GPIO_0 */
#define XPAR_AXI_GPIO_0_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_AXI_GPIO_0_BASEADDR 0xb0000000
#define XPAR_AXI_GPIO_0_HIGHADDR 0xb000ffff
#define XPAR_AXI_GPIO_0_INTERRUPT_PRESENT 0x0
#define XPAR_AXI_GPIO_0_IS_DUAL 0x0
#define XPAR_AXI_GPIO_0_GPIO_WIDTH 0x20

/* Canonical definitions for peripheral AXI_GPIO_0 */
#define XPAR_XGPIO_0_BASEADDR 0xb0000000
#define XPAR_XGPIO_0_HIGHADDR 0xb000ffff
#define XPAR_XGPIO_0_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_XGPIO_0_GPIO_WIDTH 0x20
#define XPAR_XGPIO_0_INTERRUPT_PRESENT 0x0
#define XPAR_XGPIO_0_IS_DUAL 0x0

#define XPAR_XI3CPSX_NUM_INSTANCES 1

/* Definitions for peripheral I3C0 */
#define XPAR_I3C0_COMPATIBLE "snps,dw-i3c-master-1.00a"
#define XPAR_I3C0_BASEADDR 0xf1940000
#define XPAR_I3C0_HIGHADDR 0xf1940fff
#define XPAR_I3C0_I3C_CLK_FREQ_HZ 0x98961be
#define XPAR_I3C0_DEVICE_COUNT 0x0

/* Canonical definitions for peripheral I3C0 */
#define XPAR_XI3CPSX_0_BASEADDR 0xf1940000
#define XPAR_XI3CPSX_0_HIGHADDR 0xf1940fff
#define XPAR_XI3CPSX_0_COMPATIBLE "snps,dw-i3c-master-1.00a"
#define XPAR_XI3CPSX_0_DEVICE_COUNT 0x0
#define XPAR_XI3CPSX_0_I3C_CLK_FREQ_HZ 0x98961be

#define XPAR_XIPIPSU_NUM_INSTANCES 7

/* Definitions for peripheral IPI0 */
#define XPAR_IPI0_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI0_BASEADDR 0xeb330000
#define XPAR_IPI0_HIGHADDR 0xeb33001f
#define XPAR_IPI0_IPI_BITMASK 0x4
#define XPAR_IPI0_IPI_BUF_INDEX 0x2
#define XPAR_IPI0_INTERRUPTS 0x4039
#define XPAR_IPI0_INTR 0x59
#define XPAR_IPI0_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI0_IPI_TARGET_COUNT 0xa
#define XPAR_IPI0_0_IPI_BITMASK 0x1
#define XPAR_IPI0_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI0_1_IPI_BITMASK 0x4
#define XPAR_IPI0_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI0_2_IPI_BITMASK 0x8
#define XPAR_IPI0_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI0_3_IPI_BITMASK 0x10
#define XPAR_IPI0_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI0_4_IPI_BITMASK 0x20
#define XPAR_IPI0_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI0_5_IPI_BITMASK 0x40
#define XPAR_IPI0_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI0_6_IPI_BITMASK 0x80
#define XPAR_IPI0_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI0_7_IPI_BITMASK 0x200
#define XPAR_IPI0_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI0_8_IPI_BITMASK 0x2
#define XPAR_IPI0_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI0_9_IPI_BITMASK 0x100
#define XPAR_IPI0_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI0 */
#define XPAR_XIPIPSU_0_BASEADDR 0xeb330000
#define XPAR_XIPIPSU_0_HIGHADDR 0xeb33001f
#define XPAR_XIPIPSU_0_INTR 0x59
#define XPAR_XIPIPSU_0_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_0_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_0_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_0_INTERRUPTS 0x4039
#define XPAR_XIPIPSU_0_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_0_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_0_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_0_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_0_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_0_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_0_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_0_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_0_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_0_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_0_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_0_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_0_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_0_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_0_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_0_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_0_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_0_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_0_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_0_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_0_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_0_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI1 */
#define XPAR_IPI1_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI1_BASEADDR 0xeb340000
#define XPAR_IPI1_HIGHADDR 0xeb34001f
#define XPAR_IPI1_IPI_BITMASK 0x8
#define XPAR_IPI1_IPI_BUF_INDEX 0x3
#define XPAR_IPI1_INTERRUPTS 0x403a
#define XPAR_IPI1_INTR 0x5a
#define XPAR_IPI1_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI1_IPI_TARGET_COUNT 0xa
#define XPAR_IPI1_0_IPI_BITMASK 0x1
#define XPAR_IPI1_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI1_1_IPI_BITMASK 0x4
#define XPAR_IPI1_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI1_2_IPI_BITMASK 0x8
#define XPAR_IPI1_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI1_3_IPI_BITMASK 0x10
#define XPAR_IPI1_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI1_4_IPI_BITMASK 0x20
#define XPAR_IPI1_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI1_5_IPI_BITMASK 0x40
#define XPAR_IPI1_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI1_6_IPI_BITMASK 0x80
#define XPAR_IPI1_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI1_7_IPI_BITMASK 0x200
#define XPAR_IPI1_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI1_8_IPI_BITMASK 0x2
#define XPAR_IPI1_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI1_9_IPI_BITMASK 0x100
#define XPAR_IPI1_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI1 */
#define XPAR_XIPIPSU_1_BASEADDR 0xeb340000
#define XPAR_XIPIPSU_1_HIGHADDR 0xeb34001f
#define XPAR_XIPIPSU_1_INTR 0x5a
#define XPAR_XIPIPSU_1_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_1_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_1_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_1_INTERRUPTS 0x403a
#define XPAR_XIPIPSU_1_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_1_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_1_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_1_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_1_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_1_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_1_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_1_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_1_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_1_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_1_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_1_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_1_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_1_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_1_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_1_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_1_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_1_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_1_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_1_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_1_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_1_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI2 */
#define XPAR_IPI2_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI2_BASEADDR 0xeb350000
#define XPAR_IPI2_HIGHADDR 0xeb35001f
#define XPAR_IPI2_IPI_BITMASK 0x10
#define XPAR_IPI2_IPI_BUF_INDEX 0x4
#define XPAR_IPI2_INTERRUPTS 0x403b
#define XPAR_IPI2_INTR 0x5b
#define XPAR_IPI2_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI2_IPI_TARGET_COUNT 0xa
#define XPAR_IPI2_0_IPI_BITMASK 0x1
#define XPAR_IPI2_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI2_1_IPI_BITMASK 0x4
#define XPAR_IPI2_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI2_2_IPI_BITMASK 0x8
#define XPAR_IPI2_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI2_3_IPI_BITMASK 0x10
#define XPAR_IPI2_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI2_4_IPI_BITMASK 0x20
#define XPAR_IPI2_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI2_5_IPI_BITMASK 0x40
#define XPAR_IPI2_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI2_6_IPI_BITMASK 0x80
#define XPAR_IPI2_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI2_7_IPI_BITMASK 0x200
#define XPAR_IPI2_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI2_8_IPI_BITMASK 0x2
#define XPAR_IPI2_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI2_9_IPI_BITMASK 0x100
#define XPAR_IPI2_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI2 */
#define XPAR_XIPIPSU_2_BASEADDR 0xeb350000
#define XPAR_XIPIPSU_2_HIGHADDR 0xeb35001f
#define XPAR_XIPIPSU_2_INTR 0x5b
#define XPAR_XIPIPSU_2_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_2_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_2_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_2_INTERRUPTS 0x403b
#define XPAR_XIPIPSU_2_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_2_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_2_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_2_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_2_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_2_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_2_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_2_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_2_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_2_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_2_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_2_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_2_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_2_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_2_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_2_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_2_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_2_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_2_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_2_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_2_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_2_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI3 */
#define XPAR_IPI3_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI3_BASEADDR 0xeb360000
#define XPAR_IPI3_HIGHADDR 0xeb36001f
#define XPAR_IPI3_IPI_BITMASK 0x20
#define XPAR_IPI3_IPI_BUF_INDEX 0x5
#define XPAR_IPI3_INTERRUPTS 0x403c
#define XPAR_IPI3_INTR 0x5c
#define XPAR_IPI3_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI3_IPI_TARGET_COUNT 0xa
#define XPAR_IPI3_0_IPI_BITMASK 0x1
#define XPAR_IPI3_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI3_1_IPI_BITMASK 0x4
#define XPAR_IPI3_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI3_2_IPI_BITMASK 0x8
#define XPAR_IPI3_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI3_3_IPI_BITMASK 0x10
#define XPAR_IPI3_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI3_4_IPI_BITMASK 0x20
#define XPAR_IPI3_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI3_5_IPI_BITMASK 0x40
#define XPAR_IPI3_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI3_6_IPI_BITMASK 0x80
#define XPAR_IPI3_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI3_7_IPI_BITMASK 0x200
#define XPAR_IPI3_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI3_8_IPI_BITMASK 0x2
#define XPAR_IPI3_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI3_9_IPI_BITMASK 0x100
#define XPAR_IPI3_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI3 */
#define XPAR_XIPIPSU_3_BASEADDR 0xeb360000
#define XPAR_XIPIPSU_3_HIGHADDR 0xeb36001f
#define XPAR_XIPIPSU_3_INTR 0x5c
#define XPAR_XIPIPSU_3_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_3_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_3_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_3_INTERRUPTS 0x403c
#define XPAR_XIPIPSU_3_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_3_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_3_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_3_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_3_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_3_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_3_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_3_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_3_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_3_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_3_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_3_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_3_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_3_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_3_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_3_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_3_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_3_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_3_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_3_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_3_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_3_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI4 */
#define XPAR_IPI4_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI4_BASEADDR 0xeb370000
#define XPAR_IPI4_HIGHADDR 0xeb37001f
#define XPAR_IPI4_IPI_BITMASK 0x40
#define XPAR_IPI4_IPI_BUF_INDEX 0x6
#define XPAR_IPI4_INTERRUPTS 0x403d
#define XPAR_IPI4_INTR 0x5d
#define XPAR_IPI4_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI4_IPI_TARGET_COUNT 0xa
#define XPAR_IPI4_0_IPI_BITMASK 0x1
#define XPAR_IPI4_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI4_1_IPI_BITMASK 0x4
#define XPAR_IPI4_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI4_2_IPI_BITMASK 0x8
#define XPAR_IPI4_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI4_3_IPI_BITMASK 0x10
#define XPAR_IPI4_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI4_4_IPI_BITMASK 0x20
#define XPAR_IPI4_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI4_5_IPI_BITMASK 0x40
#define XPAR_IPI4_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI4_6_IPI_BITMASK 0x80
#define XPAR_IPI4_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI4_7_IPI_BITMASK 0x200
#define XPAR_IPI4_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI4_8_IPI_BITMASK 0x2
#define XPAR_IPI4_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI4_9_IPI_BITMASK 0x100
#define XPAR_IPI4_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI4 */
#define XPAR_XIPIPSU_4_BASEADDR 0xeb370000
#define XPAR_XIPIPSU_4_HIGHADDR 0xeb37001f
#define XPAR_XIPIPSU_4_INTR 0x5d
#define XPAR_XIPIPSU_4_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_4_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_4_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_4_INTERRUPTS 0x403d
#define XPAR_XIPIPSU_4_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_4_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_4_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_4_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_4_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_4_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_4_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_4_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_4_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_4_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_4_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_4_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_4_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_4_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_4_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_4_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_4_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_4_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_4_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_4_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_4_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_4_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI5 */
#define XPAR_IPI5_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI5_BASEADDR 0xeb380000
#define XPAR_IPI5_HIGHADDR 0xeb38001f
#define XPAR_IPI5_IPI_BITMASK 0x80
#define XPAR_IPI5_IPI_BUF_INDEX 0x7
#define XPAR_IPI5_INTERRUPTS 0x403e
#define XPAR_IPI5_INTR 0x5e
#define XPAR_IPI5_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI5_IPI_TARGET_COUNT 0xa
#define XPAR_IPI5_0_IPI_BITMASK 0x1
#define XPAR_IPI5_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI5_1_IPI_BITMASK 0x4
#define XPAR_IPI5_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI5_2_IPI_BITMASK 0x8
#define XPAR_IPI5_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI5_3_IPI_BITMASK 0x10
#define XPAR_IPI5_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI5_4_IPI_BITMASK 0x20
#define XPAR_IPI5_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI5_5_IPI_BITMASK 0x40
#define XPAR_IPI5_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI5_6_IPI_BITMASK 0x80
#define XPAR_IPI5_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI5_7_IPI_BITMASK 0x200
#define XPAR_IPI5_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI5_8_IPI_BITMASK 0x2
#define XPAR_IPI5_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI5_9_IPI_BITMASK 0x100
#define XPAR_IPI5_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI5 */
#define XPAR_XIPIPSU_5_BASEADDR 0xeb380000
#define XPAR_XIPIPSU_5_HIGHADDR 0xeb38001f
#define XPAR_XIPIPSU_5_INTR 0x5e
#define XPAR_XIPIPSU_5_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_5_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_5_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_5_INTERRUPTS 0x403e
#define XPAR_XIPIPSU_5_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_5_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_5_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_5_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_5_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_5_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_5_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_5_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_5_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_5_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_5_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_5_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_5_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_5_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_5_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_5_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_5_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_5_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_5_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_5_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_5_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_5_CH9_IPI_BUF_INDEX 0xffff

/* Definitions for peripheral IPI6 */
#define XPAR_IPI6_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_IPI6_BASEADDR 0xeb3a0000
#define XPAR_IPI6_HIGHADDR 0xeb3a001f
#define XPAR_IPI6_IPI_BITMASK 0x200
#define XPAR_IPI6_IPI_BUF_INDEX 0xffff
#define XPAR_IPI6_INTERRUPTS 0x403f
#define XPAR_IPI6_INTR 0x5f
#define XPAR_IPI6_INTERRUPT_PARENT 0xe2000000
#define XPAR_IPI6_IPI_TARGET_COUNT 0xa
#define XPAR_IPI6_0_IPI_BITMASK 0x1
#define XPAR_IPI6_0_IPI_BUF_INDEX 0x0
#define XPAR_IPI6_1_IPI_BITMASK 0x4
#define XPAR_IPI6_1_IPI_BUF_INDEX 0x2
#define XPAR_IPI6_2_IPI_BITMASK 0x8
#define XPAR_IPI6_2_IPI_BUF_INDEX 0x3
#define XPAR_IPI6_3_IPI_BITMASK 0x10
#define XPAR_IPI6_3_IPI_BUF_INDEX 0x4
#define XPAR_IPI6_4_IPI_BITMASK 0x20
#define XPAR_IPI6_4_IPI_BUF_INDEX 0x5
#define XPAR_IPI6_5_IPI_BITMASK 0x40
#define XPAR_IPI6_5_IPI_BUF_INDEX 0x6
#define XPAR_IPI6_6_IPI_BITMASK 0x80
#define XPAR_IPI6_6_IPI_BUF_INDEX 0x7
#define XPAR_IPI6_7_IPI_BITMASK 0x200
#define XPAR_IPI6_7_IPI_BUF_INDEX 0xffff
#define XPAR_IPI6_8_IPI_BITMASK 0x2
#define XPAR_IPI6_8_IPI_BUF_INDEX 0x1
#define XPAR_IPI6_9_IPI_BITMASK 0x100
#define XPAR_IPI6_9_IPI_BUF_INDEX 0xffff

/* Canonical definitions for peripheral IPI6 */
#define XPAR_XIPIPSU_6_BASEADDR 0xeb3a0000
#define XPAR_XIPIPSU_6_HIGHADDR 0xeb3a001f
#define XPAR_XIPIPSU_6_INTR 0x5f
#define XPAR_XIPIPSU_6_COMPATIBLE "xlnx,zynqmp-ipi-mailbox"
#define XPAR_XIPIPSU_6_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_6_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_6_INTERRUPTS 0x403f
#define XPAR_XIPIPSU_6_INTERRUPT_PARENT 0xe2000000
#define XPAR_XIPIPSU_6_IPI_TARGET_COUNT 0xa
#define XPAR_XIPIPSU_6_CH0_IPI_BITMASK 0x1
#define XPAR_XIPIPSU_6_CH0_IPI_BUF_INDEX 0x0
#define XPAR_XIPIPSU_6_CH1_IPI_BITMASK 0x4
#define XPAR_XIPIPSU_6_CH1_IPI_BUF_INDEX 0x2
#define XPAR_XIPIPSU_6_CH2_IPI_BITMASK 0x8
#define XPAR_XIPIPSU_6_CH2_IPI_BUF_INDEX 0x3
#define XPAR_XIPIPSU_6_CH3_IPI_BITMASK 0x10
#define XPAR_XIPIPSU_6_CH3_IPI_BUF_INDEX 0x4
#define XPAR_XIPIPSU_6_CH4_IPI_BITMASK 0x20
#define XPAR_XIPIPSU_6_CH4_IPI_BUF_INDEX 0x5
#define XPAR_XIPIPSU_6_CH5_IPI_BITMASK 0x40
#define XPAR_XIPIPSU_6_CH5_IPI_BUF_INDEX 0x6
#define XPAR_XIPIPSU_6_CH6_IPI_BITMASK 0x80
#define XPAR_XIPIPSU_6_CH6_IPI_BUF_INDEX 0x7
#define XPAR_XIPIPSU_6_CH7_IPI_BITMASK 0x200
#define XPAR_XIPIPSU_6_CH7_IPI_BUF_INDEX 0xffff
#define XPAR_XIPIPSU_6_CH8_IPI_BITMASK 0x2
#define XPAR_XIPIPSU_6_CH8_IPI_BUF_INDEX 0x1
#define XPAR_XIPIPSU_6_CH9_IPI_BITMASK 0x100
#define XPAR_XIPIPSU_6_CH9_IPI_BUF_INDEX 0xffff

#define XPAR_XQSPIPSU_NUM_INSTANCES 1

/* Definitions for peripheral QSPI */
#define XPAR_QSPI_COMPATIBLE "xlnx,versal-qspi-1.0"
#define XPAR_QSPI_BASEADDR 0xf1030000
#define XPAR_QSPI_HIGHADDR 0xf1030fff
#define XPAR_QSPI_CLOCK_FREQ 0x11e19751
#define XPAR_QSPI_CONNECTION_MODE 0x2
#define XPAR_QSPI_BUS_WIDTH 0x2
#define XPAR_QSPI_DMA_COHERENT 0x0
#define XPAR_QSPI_INTERRUPTS 0x40d9
#define XPAR_QSPI_INTERRUPT_PARENT 0xe2000000
#define XPAR_QSPI_CLOCKS 0x39
#define XPAR_QSPI_QSPI_FBCLK 0x0
#define XPAR_QSPI_BAUD_RATE_DIV 0x8

/* Canonical definitions for peripheral QSPI */
#define XPAR_XQSPIPSU_0_BASEADDR 0xf1030000
#define XPAR_XQSPIPSU_0_HIGHADDR 0xf1030fff
#define XPAR_XQSPIPSU_0_BUS_WIDTH 0x2
#define XPAR_XQSPIPSU_0_BAUD_RATE_DIV 0x8
#define XPAR_XQSPIPSU_0_COMPATIBLE "xlnx,versal-qspi-1.0"
#define XPAR_XQSPIPSU_0_CLOCK_FREQ 0x11e19751
#define XPAR_XQSPIPSU_0_CONNECTION_MODE 0x2
#define XPAR_XQSPIPSU_0_CLOCKS 0x39
#define XPAR_XQSPIPSU_0_DMA_COHERENT 0x0
#define XPAR_XQSPIPSU_0_INTERRUPTS 0x40d9
#define XPAR_XQSPIPSU_0_INTERRUPT_PARENT 0xe2000000
#define XPAR_XQSPIPSU_0_QSPI_FBCLK 0x0

#define XPAR_XRTCPSU_NUM_INSTANCES 1

/* Definitions for peripheral RTC */
#define XPAR_RTC_COMPATIBLE "xlnx,zynqmp-rtc"
#define XPAR_RTC_BASEADDR 0xf12a0000
#define XPAR_RTC_HIGHADDR 0xf12a00ff
#define XPAR_RTC_INTERRUPTS 0x40c8
#define XPAR_RTC_INTERRUPTS_1 0x40c9
#define XPAR_RTC_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral RTC */
#define XPAR_XRTCPSU_0_BASEADDR 0xf12a0000
#define XPAR_XRTCPSU_0_HIGHADDR 0xf12a00ff
#define XPAR_XRTCPSU_0_COMPATIBLE "xlnx,zynqmp-rtc"
#define XPAR_XRTCPSU_0_INTERRUPTS 0x40c8
#define XPAR_XRTCPSU_0_INTERRUPT_PARENT 0xe2000000

#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral GIC */
#define XPAR_GIC_COMPATIBLE "arm,gic-v3"
#define XPAR_GIC_BASEADDR 0xe2000000
#define XPAR_GIC_HIGHADDR 0xe200ffff
#define XPAR_GIC_BASEADDR_1 0xe2060000
#define XPAR_GIC_HANDLER_TABLE 0x0

/* Canonical definitions for peripheral GIC */
#define XPAR_XSCUGIC_0_BASEADDR 0xe2000000
#define XPAR_XSCUGIC_0_HIGHADDR 0xe200ffff
#define XPAR_XSCUGIC_0_HANDLER_TABLE 0x0
#define XPAR_XSCUGIC_0_COMPATIBLE "arm,gic-v3"

#define XPAR_XSDPS_NUM_INSTANCES 2

/* Definitions for peripheral SDHCI0 */
#define XPAR_SDHCI0_COMPATIBLE "xlnx,versal-8.9a"
#define XPAR_SDHCI0_BASEADDR 0xf1040000
#define XPAR_SDHCI0_HIGHADDR 0xf104ffff
#define XPAR_SDHCI0_SDIO_CLK_FREQ_HZ 0xbebba31
#define XPAR_SDHCI0_HAS_CD 0x1
#define XPAR_SDHCI0_HAS_WP 0x1
#define XPAR_SDHCI0_BUS_WIDTH 0x8
#define XPAR_SDHCI0_MIO_BANK 0x1
#define XPAR_SDHCI0_HAS_EMIO 0x0
#define XPAR_SDHCI0_SLOT_TYPE 0x4
#define XPAR_SDHCI0_IS_CACHE_COHERENT 0x0
#define XPAR_SDHCI0_CLOCKS 0x3b
#define XPAR_SDHCI0_CLK_50_SDR_ITAP_DLY 0x25
#define XPAR_SDHCI0_CLK_50_SDR_OTAP_DLY 0x4
#define XPAR_SDHCI0_CLK_50_DDR_ITAP_DLY 0x2a
#define XPAR_SDHCI0_CLK_50_DDR_OTAP_DLY 0x3
#define XPAR_SDHCI0_CLK_100_SDR_OTAP_DLY 0x3
#define XPAR_SDHCI0_CLK_200_SDR_OTAP_DLY 0x2
#define XPAR_SDHCI0_CLK_200_DDR_OTAP_DLY 0x0

/* Canonical definitions for peripheral SDHCI0 */
#define XPAR_XSDPS_0_BASEADDR 0xf1040000
#define XPAR_XSDPS_0_HIGHADDR 0xf104ffff
#define XPAR_XSDPS_0_BUS_WIDTH 0x8
#define XPAR_XSDPS_0_COMPATIBLE "xlnx,versal-8.9a"
#define XPAR_XSDPS_0_CLOCKS 0x3b
#define XPAR_XSDPS_0_CLK_50_SDR_ITAP_DLY 0x25
#define XPAR_XSDPS_0_CLK_50_SDR_OTAP_DLY 0x4
#define XPAR_XSDPS_0_CLK_50_DDR_ITAP_DLY 0x2a
#define XPAR_XSDPS_0_CLK_50_DDR_OTAP_DLY 0x3
#define XPAR_XSDPS_0_CLK_100_SDR_OTAP_DLY 0x3
#define XPAR_XSDPS_0_CLK_200_SDR_OTAP_DLY 0x2
#define XPAR_XSDPS_0_CLK_200_DDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_HAS_CD 0x1
#define XPAR_XSDPS_0_HAS_WP 0x1
#define XPAR_XSDPS_0_HAS_EMIO 0x0
#define XPAR_XSDPS_0_IS_CACHE_COHERENT 0x0
#define XPAR_XSDPS_0_MIO_BANK 0x1
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 0xbebba31
#define XPAR_XSDPS_0_SLOT_TYPE 0x4

/* Definitions for peripheral SDHCI1 */
#define XPAR_SDHCI1_COMPATIBLE "xlnx,versal-net-emmc"
#define XPAR_SDHCI1_BASEADDR 0xf1050000
#define XPAR_SDHCI1_HIGHADDR 0xf105ffff
#define XPAR_SDHCI1_SDIO_CLK_FREQ_HZ 0xbebba31
#define XPAR_SDHCI1_HAS_CD 0x0
#define XPAR_SDHCI1_HAS_WP 0x0
#define XPAR_SDHCI1_BUS_WIDTH 0x4
#define XPAR_SDHCI1_MIO_BANK 0x1
#define XPAR_SDHCI1_HAS_EMIO 0x0
#define XPAR_SDHCI1_SLOT_TYPE 0x1
#define XPAR_SDHCI1_IS_CACHE_COHERENT 0x0
#define XPAR_SDHCI1_CLOCKS 0x3c
#define XPAR_SDHCI1_CLK_50_SDR_ITAP_DLY 0x0
#define XPAR_SDHCI1_CLK_50_SDR_OTAP_DLY 0x5
#define XPAR_SDHCI1_CLK_50_DDR_ITAP_DLY 0x3
#define XPAR_SDHCI1_CLK_50_DDR_OTAP_DLY 0x5
#define XPAR_SDHCI1_CLK_100_SDR_OTAP_DLY 0x0
#define XPAR_SDHCI1_CLK_200_SDR_OTAP_DLY 0x7
#define XPAR_SDHCI1_CLK_200_DDR_OTAP_DLY 0x4

/* Canonical definitions for peripheral SDHCI1 */
#define XPAR_XSDPS_1_BASEADDR 0xf1050000
#define XPAR_XSDPS_1_HIGHADDR 0xf105ffff
#define XPAR_XSDPS_1_BUS_WIDTH 0x4
#define XPAR_XSDPS_1_COMPATIBLE "xlnx,versal-net-emmc"
#define XPAR_XSDPS_1_CLOCKS 0x3c
#define XPAR_XSDPS_1_CLK_50_SDR_ITAP_DLY 0x0
#define XPAR_XSDPS_1_CLK_50_SDR_OTAP_DLY 0x5
#define XPAR_XSDPS_1_CLK_50_DDR_ITAP_DLY 0x3
#define XPAR_XSDPS_1_CLK_50_DDR_OTAP_DLY 0x5
#define XPAR_XSDPS_1_CLK_100_SDR_OTAP_DLY 0x0
#define XPAR_XSDPS_1_CLK_200_SDR_OTAP_DLY 0x7
#define XPAR_XSDPS_1_CLK_200_DDR_OTAP_DLY 0x4
#define XPAR_XSDPS_1_HAS_CD 0x0
#define XPAR_XSDPS_1_HAS_WP 0x0
#define XPAR_XSDPS_1_HAS_EMIO 0x0
#define XPAR_XSDPS_1_IS_CACHE_COHERENT 0x0
#define XPAR_XSDPS_1_MIO_BANK 0x1
#define XPAR_XSDPS_1_SDIO_CLK_FREQ_HZ 0xbebba31
#define XPAR_XSDPS_1_SLOT_TYPE 0x1

#define XPAR_XSYSMONPSV_NUM_INSTANCES 1

/* Definitions for peripheral SYSMON0 */
#define XPAR_SYSMON0_BASEADDR 0xf1270000
#define XPAR_SYSMON0_HIGHADDR 0xf1273fff

/* Canonical definitions for peripheral SYSMON0 */
#define XPAR_XSYSMONPSV_0_BASEADDR 0xf1270000
#define XPAR_XSYSMONPSV_0_HIGHADDR 0xf1273fff

#define XPAR_XTRNGPSX_NUM_INSTANCES 1

/* Definitions for peripheral PMC_TRNG */
#define XPAR_PMC_TRNG_COMPATIBLE "xlnx,pmc-trng-11.0"
#define XPAR_PMC_TRNG_BASEADDR 0xf1230000
#define XPAR_PMC_TRNG_HIGHADDR 0xf123ffff

/* Canonical definitions for peripheral PMC_TRNG */
#define XPAR_XTRNGPSX_0_BASEADDR 0xf1230000
#define XPAR_XTRNGPSX_0_HIGHADDR 0xf123ffff
#define XPAR_XTRNGPSX_0_COMPATIBLE "xlnx,pmc-trng-11.0"

#define XPAR_XTTCPS_NUM_INSTANCES 3

/* Definitions for peripheral TTC3 */
#define XPAR_TTC3_COMPATIBLE "cdns,ttc"
#define XPAR_TTC3_BASEADDR 0xf1e70000
#define XPAR_TTC3_HIGHADDR 0xf1e70fff
#define XPAR_TTC3_CLOCK_FREQ 0x5f5e100
#define XPAR_TTC3_INTERRUPTS 0x402c
#define XPAR_TTC3_INTERRUPTS_1 0x402c
#define XPAR_TTC3_INTERRUPTS_2 0x402c
#define XPAR_TTC3_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral TTC3 */
#define XPAR_XTTCPS_0_BASEADDR 0xf1e70000
#define XPAR_XTTCPS_0_HIGHADDR 0xf1e70fff
#define XPAR_XTTCPS_0_COMPATIBLE "cdns,ttc"
#define XPAR_XTTCPS_0_CLOCK_FREQ 0x5f5e100
#define XPAR_XTTCPS_0_INTERRUPTS 0x402c
#define XPAR_XTTCPS_0_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral TTC4 */
#define XPAR_TTC4_COMPATIBLE "cdns,ttc"
#define XPAR_TTC4_BASEADDR 0xf1e70004
#define XPAR_TTC4_HIGHADDR 0xf1e70fff
#define XPAR_TTC4_CLOCK_FREQ 0x5f5e100
#define XPAR_TTC4_INTERRUPTS 0x402c
#define XPAR_TTC4_INTERRUPTS_1 0x402c
#define XPAR_TTC4_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral TTC4 */
#define XPAR_XTTCPS_1_BASEADDR 0xf1e70004
#define XPAR_XTTCPS_1_HIGHADDR 0xf1e70fff
#define XPAR_XTTCPS_1_COMPATIBLE "cdns,ttc"
#define XPAR_XTTCPS_1_CLOCK_FREQ 0x5f5e100
#define XPAR_XTTCPS_1_INTERRUPTS 0x402c
#define XPAR_XTTCPS_1_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral TTC5 */
#define XPAR_TTC5_COMPATIBLE "cdns,ttc"
#define XPAR_TTC5_BASEADDR 0xf1e70008
#define XPAR_TTC5_HIGHADDR 0xf1e70fff
#define XPAR_TTC5_CLOCK_FREQ 0x5f5e100
#define XPAR_TTC5_INTERRUPTS 0x402c
#define XPAR_TTC5_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral TTC5 */
#define XPAR_XTTCPS_2_BASEADDR 0xf1e70008
#define XPAR_XTTCPS_2_HIGHADDR 0xf1e70fff
#define XPAR_XTTCPS_2_COMPATIBLE "cdns,ttc"
#define XPAR_XTTCPS_2_CLOCK_FREQ 0x5f5e100
#define XPAR_XTTCPS_2_INTERRUPTS 0x402c
#define XPAR_XTTCPS_2_INTERRUPT_PARENT 0xe2000000

#define XPAR_XUARTPSV_NUM_INSTANCES 2

/* Definitions for peripheral SERIAL0 */
#define XPAR_SERIAL0_COMPATIBLE "arm,pl011"
#define XPAR_SERIAL0_BASEADDR 0xf1920000
#define XPAR_SERIAL0_HIGHADDR 0xf1920fff
#define XPAR_SERIAL0_CLOCK_FREQ 0x5f5dd19
#define XPAR_SERIAL0_MODEMPINSCONNECTED 0x0
#define XPAR_SERIAL0_BAUDRATE 0x1c200
#define XPAR_SERIAL0_INTERRUPTS 0x4019
#define XPAR_SERIAL0_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral SERIAL0 */
#define XPAR_XUARTPSV_0_BASEADDR 0xf1920000
#define XPAR_XUARTPSV_0_HIGHADDR 0xf1920fff
#define XPAR_XUARTPSV_0_MODEMPINSCONNECTED 0x0
#define XPAR_XUARTPSV_0_BAUDRATE 0x1c200
#define XPAR_XUARTPSV_0_COMPATIBLE "arm,pl011"
#define XPAR_XUARTPSV_0_CLOCK_FREQ 0x5f5dd19
#define XPAR_XUARTPSV_0_INTERRUPTS 0x4019
#define XPAR_XUARTPSV_0_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral SERIAL1 */
#define XPAR_SERIAL1_COMPATIBLE "arm,pl011"
#define XPAR_SERIAL1_BASEADDR 0xf1930000
#define XPAR_SERIAL1_HIGHADDR 0xf1930fff
#define XPAR_SERIAL1_CLOCK_FREQ 0x5f5dd19
#define XPAR_SERIAL1_MODEMPINSCONNECTED 0x0
#define XPAR_SERIAL1_BAUDRATE 0x1c200
#define XPAR_SERIAL1_INTERRUPTS 0x401a
#define XPAR_SERIAL1_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral SERIAL1 */
#define XPAR_XUARTPSV_1_BASEADDR 0xf1930000
#define XPAR_XUARTPSV_1_HIGHADDR 0xf1930fff
#define XPAR_XUARTPSV_1_MODEMPINSCONNECTED 0x0
#define XPAR_XUARTPSV_1_BAUDRATE 0x1c200
#define XPAR_XUARTPSV_1_COMPATIBLE "arm,pl011"
#define XPAR_XUARTPSV_1_CLOCK_FREQ 0x5f5dd19
#define XPAR_XUARTPSV_1_INTERRUPTS 0x401a
#define XPAR_XUARTPSV_1_INTERRUPT_PARENT 0xe2000000

#define XPAR_XUFSPSXC_NUM_INSTANCES 1

/* Definitions for peripheral UFSHC */
#define XPAR_UFSHC_COMPATIBLE "amd,versal2-ufs"
#define XPAR_UFSHC_BASEADDR 0xf10b0000
#define XPAR_UFSHC_HIGHADDR 0xf10b00ff
#define XPAR_UFSHC_CLK_FREQ_HZ 0x11e19751
#define XPAR_UFSHC_CFG_CLK_FREQ_HZ 0x18cba80
#define XPAR_UFSHC_REF_PAD_CLK_FREQ_HZ 0x18cba80
#define XPAR_UFSHC_IS_CACHE_COHERENT 0x0
#define XPAR_UFSHC_INTERRUPTS 0x40ea
#define XPAR_UFSHC_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral UFSHC */
#define XPAR_XUFSPSXC_0_BASEADDR 0xf10b0000
#define XPAR_XUFSPSXC_0_HIGHADDR 0xf10b00ff
#define XPAR_XUFSPSXC_0_COMPATIBLE "amd,versal2-ufs"
#define XPAR_XUFSPSXC_0_CLK_FREQ_HZ 0x11e19751
#define XPAR_XUFSPSXC_0_CFG_CLK_FREQ_HZ 0x18cba80
#define XPAR_XUFSPSXC_0_IS_CACHE_COHERENT 0x0
#define XPAR_XUFSPSXC_0_INTERRUPTS 0x40ea
#define XPAR_XUFSPSXC_0_INTERRUPT_PARENT 0xe2000000
#define XPAR_XUFSPSXC_0_REF_PAD_CLK_FREQ_HZ 0x18cba80

#define XPAR_XZDMA_NUM_INSTANCES 8

/* Definitions for peripheral ADMA0 */
#define XPAR_ADMA0_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA0_BASEADDR 0xebd00000
#define XPAR_ADMA0_HIGHADDR 0xebd00fff
#define XPAR_ADMA0_DMA_MODE 0x1
#define XPAR_ADMA0_DMA_COHERENT 0x0
#define XPAR_ADMA0_INTERRUPTS 0x4048
#define XPAR_ADMA0_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA0 */
#define XPAR_XZDMA_0_BASEADDR 0xebd00000
#define XPAR_XZDMA_0_HIGHADDR 0xebd00fff
#define XPAR_XZDMA_0_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_0_DMA_MODE 0x1
#define XPAR_XZDMA_0_DMA_COHERENT 0x0
#define XPAR_XZDMA_0_INTERRUPTS 0x4048
#define XPAR_XZDMA_0_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA1 */
#define XPAR_ADMA1_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA1_BASEADDR 0xebd10000
#define XPAR_ADMA1_HIGHADDR 0xebd10fff
#define XPAR_ADMA1_DMA_MODE 0x1
#define XPAR_ADMA1_DMA_COHERENT 0x0
#define XPAR_ADMA1_INTERRUPTS 0x4049
#define XPAR_ADMA1_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA1 */
#define XPAR_XZDMA_1_BASEADDR 0xebd10000
#define XPAR_XZDMA_1_HIGHADDR 0xebd10fff
#define XPAR_XZDMA_1_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_1_DMA_MODE 0x1
#define XPAR_XZDMA_1_DMA_COHERENT 0x0
#define XPAR_XZDMA_1_INTERRUPTS 0x4049
#define XPAR_XZDMA_1_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA2 */
#define XPAR_ADMA2_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA2_BASEADDR 0xebd20000
#define XPAR_ADMA2_HIGHADDR 0xebd20fff
#define XPAR_ADMA2_DMA_MODE 0x1
#define XPAR_ADMA2_DMA_COHERENT 0x0
#define XPAR_ADMA2_INTERRUPTS 0x404a
#define XPAR_ADMA2_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA2 */
#define XPAR_XZDMA_2_BASEADDR 0xebd20000
#define XPAR_XZDMA_2_HIGHADDR 0xebd20fff
#define XPAR_XZDMA_2_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_2_DMA_MODE 0x1
#define XPAR_XZDMA_2_DMA_COHERENT 0x0
#define XPAR_XZDMA_2_INTERRUPTS 0x404a
#define XPAR_XZDMA_2_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA3 */
#define XPAR_ADMA3_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA3_BASEADDR 0xebd30000
#define XPAR_ADMA3_HIGHADDR 0xebd30fff
#define XPAR_ADMA3_DMA_MODE 0x1
#define XPAR_ADMA3_DMA_COHERENT 0x0
#define XPAR_ADMA3_INTERRUPTS 0x404b
#define XPAR_ADMA3_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA3 */
#define XPAR_XZDMA_3_BASEADDR 0xebd30000
#define XPAR_XZDMA_3_HIGHADDR 0xebd30fff
#define XPAR_XZDMA_3_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_3_DMA_MODE 0x1
#define XPAR_XZDMA_3_DMA_COHERENT 0x0
#define XPAR_XZDMA_3_INTERRUPTS 0x404b
#define XPAR_XZDMA_3_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA4 */
#define XPAR_ADMA4_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA4_BASEADDR 0xebd40000
#define XPAR_ADMA4_HIGHADDR 0xebd40fff
#define XPAR_ADMA4_DMA_MODE 0x1
#define XPAR_ADMA4_DMA_COHERENT 0x0
#define XPAR_ADMA4_INTERRUPTS 0x404c
#define XPAR_ADMA4_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA4 */
#define XPAR_XZDMA_4_BASEADDR 0xebd40000
#define XPAR_XZDMA_4_HIGHADDR 0xebd40fff
#define XPAR_XZDMA_4_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_4_DMA_MODE 0x1
#define XPAR_XZDMA_4_DMA_COHERENT 0x0
#define XPAR_XZDMA_4_INTERRUPTS 0x404c
#define XPAR_XZDMA_4_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA5 */
#define XPAR_ADMA5_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA5_BASEADDR 0xebd50000
#define XPAR_ADMA5_HIGHADDR 0xebd50fff
#define XPAR_ADMA5_DMA_MODE 0x1
#define XPAR_ADMA5_DMA_COHERENT 0x0
#define XPAR_ADMA5_INTERRUPTS 0x404d
#define XPAR_ADMA5_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA5 */
#define XPAR_XZDMA_5_BASEADDR 0xebd50000
#define XPAR_XZDMA_5_HIGHADDR 0xebd50fff
#define XPAR_XZDMA_5_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_5_DMA_MODE 0x1
#define XPAR_XZDMA_5_DMA_COHERENT 0x0
#define XPAR_XZDMA_5_INTERRUPTS 0x404d
#define XPAR_XZDMA_5_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA6 */
#define XPAR_ADMA6_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA6_BASEADDR 0xebd60000
#define XPAR_ADMA6_HIGHADDR 0xebd60fff
#define XPAR_ADMA6_DMA_MODE 0x1
#define XPAR_ADMA6_DMA_COHERENT 0x0
#define XPAR_ADMA6_INTERRUPTS 0x404e
#define XPAR_ADMA6_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA6 */
#define XPAR_XZDMA_6_BASEADDR 0xebd60000
#define XPAR_XZDMA_6_HIGHADDR 0xebd60fff
#define XPAR_XZDMA_6_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_6_DMA_MODE 0x1
#define XPAR_XZDMA_6_DMA_COHERENT 0x0
#define XPAR_XZDMA_6_INTERRUPTS 0x404e
#define XPAR_XZDMA_6_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral ADMA7 */
#define XPAR_ADMA7_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_ADMA7_BASEADDR 0xebd70000
#define XPAR_ADMA7_HIGHADDR 0xebd70fff
#define XPAR_ADMA7_DMA_MODE 0x1
#define XPAR_ADMA7_DMA_COHERENT 0x0
#define XPAR_ADMA7_INTERRUPTS 0x404f
#define XPAR_ADMA7_INTERRUPT_PARENT 0xe2000000

/* Canonical definitions for peripheral ADMA7 */
#define XPAR_XZDMA_7_BASEADDR 0xebd70000
#define XPAR_XZDMA_7_HIGHADDR 0xebd70fff
#define XPAR_XZDMA_7_COMPATIBLE "amd,versal2-dma-1.0"
#define XPAR_XZDMA_7_DMA_MODE 0x1
#define XPAR_XZDMA_7_DMA_COHERENT 0x0
#define XPAR_XZDMA_7_INTERRUPTS 0x404f
#define XPAR_XZDMA_7_INTERRUPT_PARENT 0xe2000000

/* Definitions for peripheral PS_WIZARD_0_MMI_0_MMI_COMMON */
#define XPAR_PS_WIZARD_0_MMI_0_MMI_COMMON_BASEADDR 0xeda00000
#define XPAR_PS_WIZARD_0_MMI_0_MMI_COMMON_HIGHADDR 0xedcfffff

/* Canonical definitions for peripheral PS_WIZARD_0_MMI_0_MMI_COMMON */
#define XPAR_MMI_COMMON_0_BASEADDR 0xeda00000
#define XPAR_MMI_COMMON_0_HIGHADDR 0xedcfffff

/* Definitions for peripheral PS_WIZARD_0_MMI_0_MMI_GPU */
#define XPAR_PS_WIZARD_0_MMI_0_MMI_GPU_BASEADDR 0xed000000
#define XPAR_PS_WIZARD_0_MMI_0_MMI_GPU_HIGHADDR 0xed7fffff

/* Canonical definitions for peripheral PS_WIZARD_0_MMI_0_MMI_GPU */
#define XPAR_MMI_GPU_0_BASEADDR 0xed000000
#define XPAR_MMI_GPU_0_HIGHADDR 0xed7fffff

/* Definitions for peripheral PS_WIZARD_0_MMI_0_R52_TCM_ALIAS */
#define XPAR_PS_WIZARD_0_MMI_0_R52_TCM_ALIAS_BASEADDR 0x0
#define XPAR_PS_WIZARD_0_MMI_0_R52_TCM_ALIAS_HIGHADDR 0xfffff

/* Canonical definitions for peripheral PS_WIZARD_0_MMI_0_R52_TCM_ALIAS */
#define XPAR_TCM_GLOBAL_0_BASEADDR 0x0
#define XPAR_TCM_GLOBAL_0_HIGHADDR 0xfffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_AES */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_AES_BASEADDR 0xf11e0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_AES_HIGHADDR 0xf11effff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_AES */
#define XPAR_PMC_AES_0_BASEADDR 0xf11e0000
#define XPAR_PMC_AES_0_HIGHADDR 0xf11effff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_BBRAM_CTRL */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_BBRAM_CTRL_BASEADDR 0xf11f0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_BBRAM_CTRL_HIGHADDR 0xf11fffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_BBRAM_CTRL */
#define XPAR_PMC_BBRAM_CTRL_0_BASEADDR 0xf11f0000
#define XPAR_PMC_BBRAM_CTRL_0_HIGHADDR 0xf11fffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_CRF_0 */
#define XPAR_PS_WIZARD_0_PS11_0_CRF_0_BASEADDR 0xec200000
#define XPAR_PS_WIZARD_0_PS11_0_CRF_0_HIGHADDR 0xec2fffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_CRF_0 */
#define XPAR_CRF_0_BASEADDR 0xec200000
#define XPAR_CRF_0_HIGHADDR 0xec2fffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_CRL_0 */
#define XPAR_PS_WIZARD_0_PS11_0_CRL_0_BASEADDR 0xeb5e0000
#define XPAR_PS_WIZARD_0_PS11_0_CRL_0_HIGHADDR 0xeb8dffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_CRL_0 */
#define XPAR_CRL_0_BASEADDR 0xeb5e0000
#define XPAR_CRL_0_HIGHADDR 0xeb8dffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_CRP_0 */
#define XPAR_PS_WIZARD_0_PS11_0_CRP_0_BASEADDR 0xf1260000
#define XPAR_PS_WIZARD_0_PS11_0_CRP_0_HIGHADDR 0xf126ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_CRP_0 */
#define XPAR_CRP_0_BASEADDR 0xf1260000
#define XPAR_CRP_0_HIGHADDR 0xf126ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_RSA */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_RSA_BASEADDR 0xf1200000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_RSA_HIGHADDR 0xf120ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_RSA */
#define XPAR_PMC_RSA_0_BASEADDR 0xf1200000
#define XPAR_PMC_RSA_0_HIGHADDR 0xf120ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_EFUSE_CACHE */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_EFUSE_CACHE_BASEADDR 0xf1250000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_EFUSE_CACHE_HIGHADDR 0xf125ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_EFUSE_CACHE */
#define XPAR_PMC_EFUSE_CACHE_0_BASEADDR 0xf1250000
#define XPAR_PMC_EFUSE_CACHE_0_HIGHADDR 0xf125ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_EFUSE_CTRL */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_EFUSE_CTRL_BASEADDR 0xf1240000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_EFUSE_CTRL_HIGHADDR 0xf124ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_EFUSE_CTRL */
#define XPAR_PMC_EFUSE_CTRL_0_BASEADDR 0xf1240000
#define XPAR_PMC_EFUSE_CTRL_0_HIGHADDR 0xf124ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_0 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_0_BASEADDR 0xec880000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_0_HIGHADDR 0xec88ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_0 */
#define XPAR_FPD_AFI_0_BASEADDR 0xec880000
#define XPAR_FPD_AFI_0_HIGHADDR 0xec88ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_1 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_1_BASEADDR 0xec890000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_1_HIGHADDR 0xec89ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_1 */
#define XPAR_FPD_AFI_1_BASEADDR 0xec890000
#define XPAR_FPD_AFI_1_HIGHADDR 0xec89ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_2 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_2_BASEADDR 0xec8a0000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_2_HIGHADDR 0xec8affff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_2 */
#define XPAR_FPD_AFI_2_BASEADDR 0xec8a0000
#define XPAR_FPD_AFI_2_HIGHADDR 0xec8affff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_3 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_3_BASEADDR 0xec8b0000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_AFI_3_HIGHADDR 0xec8bffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_AFI_3 */
#define XPAR_FPD_AFI_3_BASEADDR 0xec8b0000
#define XPAR_FPD_AFI_3_HIGHADDR 0xec8bffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_APU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_APU_0_BASEADDR 0xecc00000
#define XPAR_PS_WIZARD_0_PS11_0_APU_0_HIGHADDR 0xecc0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_APU_0 */
#define XPAR_APU_0_BASEADDR 0xecc00000
#define XPAR_APU_0_HIGHADDR 0xecc0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_APU_1 */
#define XPAR_PS_WIZARD_0_PS11_0_APU_1_BASEADDR 0xecd00000
#define XPAR_PS_WIZARD_0_PS11_0_APU_1_HIGHADDR 0xecd0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_APU_1 */
#define XPAR_APU_1_BASEADDR 0xecd00000
#define XPAR_APU_1_HIGHADDR 0xecd0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_APU_2 */
#define XPAR_PS_WIZARD_0_PS11_0_APU_2_BASEADDR 0xece00000
#define XPAR_PS_WIZARD_0_PS11_0_APU_2_HIGHADDR 0xece0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_APU_2 */
#define XPAR_APU_2_BASEADDR 0xece00000
#define XPAR_APU_2_HIGHADDR 0xece0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_APU_3 */
#define XPAR_PS_WIZARD_0_PS11_0_APU_3_BASEADDR 0xecf00000
#define XPAR_PS_WIZARD_0_PS11_0_APU_3_HIGHADDR 0xecf0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_APU_3 */
#define XPAR_APU_3_BASEADDR 0xecf00000
#define XPAR_APU_3_HIGHADDR 0xecf0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_CMN */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_CMN_BASEADDR 0xf8000000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_CMN_HIGHADDR 0xfbffffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_CMN */
#define XPAR_FPD_CMN_0_BASEADDR 0xf8000000
#define XPAR_FPD_CMN_0_HIGHADDR 0xfbffffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLCR_0 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLCR_0_BASEADDR 0xec8c0000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLCR_0_HIGHADDR 0xec8cffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLCR_0 */
#define XPAR_FPD_SLCR_0_BASEADDR 0xec8c0000
#define XPAR_FPD_SLCR_0_HIGHADDR 0xec8cffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLCR_SECURE_0 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLCR_SECURE_0_BASEADDR 0xec8e0000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLCR_SECURE_0_HIGHADDR 0xec8effff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLCR_SECURE_0 */
#define XPAR_FPD_SLCR_SECURE_0_BASEADDR 0xec8e0000
#define XPAR_FPD_SLCR_SECURE_0_HIGHADDR 0xec8effff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLV_ASILB_XMPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLV_ASILB_XMPU_0_BASEADDR 0xec820000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLV_ASILB_XMPU_0_HIGHADDR 0xec82ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLV_ASILB_XMPU_0 */
#define XPAR_FPD_SLV_ASILB_XMPU_0_BASEADDR 0xec820000
#define XPAR_FPD_SLV_ASILB_XMPU_0_HIGHADDR 0xec82ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLV_ASILD_XMPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLV_ASILD_XMPU_0_BASEADDR 0xec810000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SLV_ASILD_XMPU_0_HIGHADDR 0xec81ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SLV_ASILD_XMPU_0 */
#define XPAR_FPD_SLV_ASILD_XMPU_0_BASEADDR 0xec810000
#define XPAR_FPD_SLV_ASILD_XMPU_0_HIGHADDR 0xec81ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SYSTMR_CTRL */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SYSTMR_CTRL_BASEADDR 0xec920000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SYSTMR_CTRL_HIGHADDR 0xec92ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SYSTMR_CTRL */
#define XPAR_FPD_SYSTMR_CTRL_0_BASEADDR 0xec920000
#define XPAR_FPD_SYSTMR_CTRL_0_HIGHADDR 0xec92ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SYSTMR_READ */
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SYSTMR_READ_BASEADDR 0xec910000
#define XPAR_PS_WIZARD_0_PS11_0_FPD_SYSTMR_READ_HIGHADDR 0xec91ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_FPD_SYSTMR_READ */
#define XPAR_FPD_SYSTMR_READ_0_BASEADDR 0xec910000
#define XPAR_FPD_SYSTMR_READ_0_HIGHADDR 0xec91ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_AFI_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_AFI_0_BASEADDR 0xeb9b0000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_AFI_0_HIGHADDR 0xeb9bffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_AFI_0 */
#define XPAR_LPD_AFI_0_BASEADDR 0xeb9b0000
#define XPAR_LPD_AFI_0_HIGHADDR 0xeb9bffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_IOU_SECURE_SLCR_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_IOU_SECURE_SLCR_0_BASEADDR 0xf1a40000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_IOU_SECURE_SLCR_0_HIGHADDR 0xf1a4ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_IOU_SECURE_SLCR_0 */
#define XPAR_LPD_IOU_SECURE_SLCR_0_BASEADDR 0xf1a40000
#define XPAR_LPD_IOU_SECURE_SLCR_0_HIGHADDR 0xf1a4ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_IOU_SLCR_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_IOU_SLCR_0_BASEADDR 0xf1a20000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_IOU_SLCR_0_HIGHADDR 0xf1a3ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_IOU_SLCR_0 */
#define XPAR_LPD_IOU_SLCR_0_BASEADDR 0xf1a20000
#define XPAR_LPD_IOU_SLCR_0_HIGHADDR 0xf1a3ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SLCR_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SLCR_0_BASEADDR 0xeb410000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SLCR_0_HIGHADDR 0xeb50ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SLCR_0 */
#define XPAR_LPD_SLCR_0_BASEADDR 0xeb410000
#define XPAR_LPD_SLCR_0_HIGHADDR 0xeb50ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SLCR_SECURE_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SLCR_SECURE_0_BASEADDR 0xeb510000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SLCR_SECURE_0_HIGHADDR 0xeb54ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SLCR_SECURE_0 */
#define XPAR_LPD_SLCR_SECURE_0_BASEADDR 0xeb510000
#define XPAR_LPD_SLCR_SECURE_0_HIGHADDR 0xeb54ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SYSTMR_CTRL */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SYSTMR_CTRL_BASEADDR 0xea470000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SYSTMR_CTRL_HIGHADDR 0xea47ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SYSTMR_CTRL */
#define XPAR_LPD_SYSTMR_CTRL_0_BASEADDR 0xea470000
#define XPAR_LPD_SYSTMR_CTRL_0_HIGHADDR 0xea47ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SYSTMR_READ */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SYSTMR_READ_BASEADDR 0xea460000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_SYSTMR_READ_HIGHADDR 0xea46ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_SYSTMR_READ */
#define XPAR_LPD_SYSTMR_READ_0_BASEADDR 0xea460000
#define XPAR_LPD_SYSTMR_READ_0_HIGHADDR 0xea46ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_LPD_XPPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_LPD_XPPU_0_BASEADDR 0xeb990000
#define XPAR_PS_WIZARD_0_PS11_0_LPD_XPPU_0_HIGHADDR 0xeb99ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_LPD_XPPU_0 */
#define XPAR_LPD_XPPU_0_BASEADDR 0xeb990000
#define XPAR_LPD_XPPU_0_HIGHADDR 0xeb99ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_0 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_0_BASEADDR 0xeb5d0000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_0_HIGHADDR 0xeb5dffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_0 */
#define XPAR_OCM_0_BASEADDR 0xeb5d0000
#define XPAR_OCM_0_HIGHADDR 0xeb5dffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_XMPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_XMPU_0_BASEADDR 0xeb400000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_XMPU_0_HIGHADDR 0xeb40ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_XMPU_0 */
#define XPAR_OCM_XMPU_0_BASEADDR 0xeb400000
#define XPAR_OCM_XMPU_0_HIGHADDR 0xeb40ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_1 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_1_BASEADDR 0xeb960000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_1_HIGHADDR 0xeb96ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_1 */
#define XPAR_OCM_1_BASEADDR 0xeb960000
#define XPAR_OCM_1_HIGHADDR 0xeb96ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_XMPU_1 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_XMPU_1_BASEADDR 0xeb980000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_XMPU_1_HIGHADDR 0xeb98ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_XMPU_1 */
#define XPAR_OCM_XMPU_1_BASEADDR 0xeb980000
#define XPAR_OCM_XMPU_1_HIGHADDR 0xeb98ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_2 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_2_BASEADDR 0xeb9d0000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_2_HIGHADDR 0xeb9dffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_2 */
#define XPAR_OCM_2_BASEADDR 0xeb9d0000
#define XPAR_OCM_2_HIGHADDR 0xeb9dffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_3 */
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_3_BASEADDR 0xeaa00000
#define XPAR_PS_WIZARD_0_PS11_0_OCM_CTRL_3_HIGHADDR 0xeaa0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_OCM_CTRL_3 */
#define XPAR_OCM_3_BASEADDR 0xeaa00000
#define XPAR_OCM_3_HIGHADDR 0xeaa0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_GLOBAL_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_GLOBAL_0_BASEADDR 0xf1110000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_GLOBAL_0_HIGHADDR 0xf115ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_GLOBAL_0 */
#define XPAR_PMC_GLOBAL_0_BASEADDR 0xf1110000
#define XPAR_PMC_GLOBAL_0_HIGHADDR 0xf115ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_I3C_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_I3C_0_BASEADDR 0xf1000000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_I3C_0_HIGHADDR 0xf100ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_I3C_0 */
#define XPAR_I3C_0_BASEADDR 0xf1000000
#define XPAR_I3C_0_HIGHADDR 0xf100ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_RAM_NPI */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_RAM_NPI_BASEADDR 0xf6000000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_RAM_NPI_HIGHADDR 0xf7ffffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_RAM_NPI */
#define XPAR_PMC_RAM_NPI_0_BASEADDR 0xf6000000
#define XPAR_PMC_RAM_NPI_0_HIGHADDR 0xf7ffffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_BASEADDR 0xf1220000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_HIGHADDR 0xf122ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT */
#define XPAR_PMC_SLAVE_BOOT_0_BASEADDR 0xf1220000
#define XPAR_PMC_SLAVE_BOOT_0_HIGHADDR 0xf122ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_STREAM */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_STREAM_BASEADDR 0xf2100000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_STREAM_HIGHADDR 0xf210ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SLAVE_BOOT_STREAM */
#define XPAR_PMC_SLAVE_BOOT_STREAM_0_BASEADDR 0xf2100000
#define XPAR_PMC_SLAVE_BOOT_STREAM_0_HIGHADDR 0xf210ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XMPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XMPU_0_BASEADDR 0xf12f0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XMPU_0_HIGHADDR 0xf12fffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XMPU_0 */
#define XPAR_PMC_XMPU_0_BASEADDR 0xf12f0000
#define XPAR_PMC_XMPU_0_HIGHADDR 0xf12fffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XPPU_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XPPU_0_BASEADDR 0xf1310000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XPPU_0_HIGHADDR 0xf131ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XPPU_0 */
#define XPAR_PMC_XPPU_0_BASEADDR 0xf1310000
#define XPAR_PMC_XPPU_0_HIGHADDR 0xf131ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XPPU_NPI_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XPPU_NPI_0_BASEADDR 0xf1300000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_XPPU_NPI_0_HIGHADDR 0xf130ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_XPPU_NPI_0 */
#define XPAR_PMC_XPPU_NPI_0_BASEADDR 0xf1300000
#define XPAR_PMC_XPPU_NPI_0_HIGHADDR 0xf130ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_PPU1_MDM_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_PPU1_MDM_0_BASEADDR 0xf0310000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_PPU1_MDM_0_HIGHADDR 0xf0317fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_PPU1_MDM_0 */
#define XPAR_PMC_PPU1_MDM_0_BASEADDR 0xf0310000
#define XPAR_PMC_PPU1_MDM_0_HIGHADDR 0xf0317fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_ATCM_GLOBAL_BASEADDR 0xeba00000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_ATCM_GLOBAL_HIGHADDR 0xeba0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_0_BASEADDR 0xeba00000
#define XPAR_R52_ATCM_GLOBAL_0_HIGHADDR 0xeba0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_BTCM_GLOBAL_BASEADDR 0xeba10000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_BTCM_GLOBAL_HIGHADDR 0xeba17fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_0_BASEADDR 0xeba10000
#define XPAR_R52_BTCM_GLOBAL_0_HIGHADDR 0xeba17fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_CTCM_GLOBAL_BASEADDR 0xeba20000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0A_CTCM_GLOBAL_HIGHADDR 0xeba27fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0A_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_0_BASEADDR 0xeba20000
#define XPAR_R52_CTCM_GLOBAL_0_HIGHADDR 0xeba27fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_ATCM_GLOBAL_BASEADDR 0xeba80000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_ATCM_GLOBAL_HIGHADDR 0xeba8ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_1_BASEADDR 0xeba80000
#define XPAR_R52_ATCM_GLOBAL_1_HIGHADDR 0xeba8ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_BTCM_GLOBAL_BASEADDR 0xeba90000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_BTCM_GLOBAL_HIGHADDR 0xeba97fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_1_BASEADDR 0xeba90000
#define XPAR_R52_BTCM_GLOBAL_1_HIGHADDR 0xeba97fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_CTCM_GLOBAL_BASEADDR 0xebaa0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0B_CTCM_GLOBAL_HIGHADDR 0xebaa7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0B_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_1_BASEADDR 0xebaa0000
#define XPAR_R52_CTCM_GLOBAL_1_HIGHADDR 0xebaa7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_ATCM_GLOBAL_BASEADDR 0xebb00000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_ATCM_GLOBAL_HIGHADDR 0xebb0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_2_BASEADDR 0xebb00000
#define XPAR_R52_ATCM_GLOBAL_2_HIGHADDR 0xebb0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_BTCM_GLOBAL_BASEADDR 0xebb10000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_BTCM_GLOBAL_HIGHADDR 0xebb17fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_2_BASEADDR 0xebb10000
#define XPAR_R52_BTCM_GLOBAL_2_HIGHADDR 0xebb17fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_CTCM_GLOBAL_BASEADDR 0xebb20000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0C_CTCM_GLOBAL_HIGHADDR 0xebb27fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0C_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_2_BASEADDR 0xebb20000
#define XPAR_R52_CTCM_GLOBAL_2_HIGHADDR 0xebb27fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_ATCM_GLOBAL_BASEADDR 0xebb80000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_ATCM_GLOBAL_HIGHADDR 0xebb8ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_3_BASEADDR 0xebb80000
#define XPAR_R52_ATCM_GLOBAL_3_HIGHADDR 0xebb8ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_BTCM_GLOBAL_BASEADDR 0xebb90000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_BTCM_GLOBAL_HIGHADDR 0xebb97fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_3_BASEADDR 0xebb90000
#define XPAR_R52_BTCM_GLOBAL_3_HIGHADDR 0xebb97fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_CTCM_GLOBAL_BASEADDR 0xebba0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0D_CTCM_GLOBAL_HIGHADDR 0xebba7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0D_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_3_BASEADDR 0xebba0000
#define XPAR_R52_CTCM_GLOBAL_3_HIGHADDR 0xebba7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_ATCM_GLOBAL_BASEADDR 0xebc00000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_ATCM_GLOBAL_HIGHADDR 0xebc0ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_4_BASEADDR 0xebc00000
#define XPAR_R52_ATCM_GLOBAL_4_HIGHADDR 0xebc0ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_BTCM_GLOBAL_BASEADDR 0xebc10000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_BTCM_GLOBAL_HIGHADDR 0xebc17fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_4_BASEADDR 0xebc10000
#define XPAR_R52_BTCM_GLOBAL_4_HIGHADDR 0xebc17fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_CTCM_GLOBAL_BASEADDR 0xebc20000
#define XPAR_PS_WIZARD_0_PS11_0_R52_0E_CTCM_GLOBAL_HIGHADDR 0xebc27fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_0E_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_4_BASEADDR 0xebc20000
#define XPAR_R52_CTCM_GLOBAL_4_HIGHADDR 0xebc27fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_ATCM_GLOBAL_BASEADDR 0xeba40000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_ATCM_GLOBAL_HIGHADDR 0xeba4ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_5_BASEADDR 0xeba40000
#define XPAR_R52_ATCM_GLOBAL_5_HIGHADDR 0xeba4ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_BTCM_GLOBAL_BASEADDR 0xeba50000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_BTCM_GLOBAL_HIGHADDR 0xeba57fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_5_BASEADDR 0xeba50000
#define XPAR_R52_BTCM_GLOBAL_5_HIGHADDR 0xeba57fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_CTCM_GLOBAL_BASEADDR 0xeba60000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1A_CTCM_GLOBAL_HIGHADDR 0xeba67fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1A_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_5_BASEADDR 0xeba60000
#define XPAR_R52_CTCM_GLOBAL_5_HIGHADDR 0xeba67fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_ATCM_GLOBAL_BASEADDR 0xebac0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_ATCM_GLOBAL_HIGHADDR 0xebacffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_6_BASEADDR 0xebac0000
#define XPAR_R52_ATCM_GLOBAL_6_HIGHADDR 0xebacffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_BTCM_GLOBAL_BASEADDR 0xebad0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_BTCM_GLOBAL_HIGHADDR 0xebad7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_6_BASEADDR 0xebad0000
#define XPAR_R52_BTCM_GLOBAL_6_HIGHADDR 0xebad7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_CTCM_GLOBAL_BASEADDR 0xebae0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1B_CTCM_GLOBAL_HIGHADDR 0xebae7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1B_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_6_BASEADDR 0xebae0000
#define XPAR_R52_CTCM_GLOBAL_6_HIGHADDR 0xebae7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_ATCM_GLOBAL_BASEADDR 0xebb40000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_ATCM_GLOBAL_HIGHADDR 0xebb4ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_7_BASEADDR 0xebb40000
#define XPAR_R52_ATCM_GLOBAL_7_HIGHADDR 0xebb4ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_BTCM_GLOBAL_BASEADDR 0xebb50000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_BTCM_GLOBAL_HIGHADDR 0xebb57fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_7_BASEADDR 0xebb50000
#define XPAR_R52_BTCM_GLOBAL_7_HIGHADDR 0xebb57fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_CTCM_GLOBAL_BASEADDR 0xebb60000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1C_CTCM_GLOBAL_HIGHADDR 0xebb67fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1C_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_7_BASEADDR 0xebb60000
#define XPAR_R52_CTCM_GLOBAL_7_HIGHADDR 0xebb67fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_ATCM_GLOBAL_BASEADDR 0xebbc0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_ATCM_GLOBAL_HIGHADDR 0xebbcffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_8_BASEADDR 0xebbc0000
#define XPAR_R52_ATCM_GLOBAL_8_HIGHADDR 0xebbcffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_BTCM_GLOBAL_BASEADDR 0xebbd0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_BTCM_GLOBAL_HIGHADDR 0xebbd7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_8_BASEADDR 0xebbd0000
#define XPAR_R52_BTCM_GLOBAL_8_HIGHADDR 0xebbd7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_CTCM_GLOBAL_BASEADDR 0xebbe0000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1D_CTCM_GLOBAL_HIGHADDR 0xebbe7fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1D_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_8_BASEADDR 0xebbe0000
#define XPAR_R52_CTCM_GLOBAL_8_HIGHADDR 0xebbe7fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_ATCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_ATCM_GLOBAL_BASEADDR 0xebc40000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_ATCM_GLOBAL_HIGHADDR 0xebc4ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_ATCM_GLOBAL */
#define XPAR_R52_ATCM_GLOBAL_9_BASEADDR 0xebc40000
#define XPAR_R52_ATCM_GLOBAL_9_HIGHADDR 0xebc4ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_BTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_BTCM_GLOBAL_BASEADDR 0xebc50000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_BTCM_GLOBAL_HIGHADDR 0xebc57fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_BTCM_GLOBAL */
#define XPAR_R52_BTCM_GLOBAL_9_BASEADDR 0xebc50000
#define XPAR_R52_BTCM_GLOBAL_9_HIGHADDR 0xebc57fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_CTCM_GLOBAL */
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_CTCM_GLOBAL_BASEADDR 0xebc60000
#define XPAR_PS_WIZARD_0_PS11_0_R52_1E_CTCM_GLOBAL_HIGHADDR 0xebc67fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_1E_CTCM_GLOBAL */
#define XPAR_R52_CTCM_GLOBAL_9_BASEADDR 0xebc60000
#define XPAR_R52_CTCM_GLOBAL_9_HIGHADDR 0xebc67fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_R52_TCM_ALIAS */
#define XPAR_PS_WIZARD_0_PS11_0_R52_TCM_ALIAS_BASEADDR 0x0
#define XPAR_PS_WIZARD_0_PS11_0_R52_TCM_ALIAS_HIGHADDR 0xfffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_R52_TCM_ALIAS */
#define XPAR_TCM_GLOBAL_1_BASEADDR 0x0
#define XPAR_TCM_GLOBAL_1_HIGHADDR 0xfffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_RPU_A */
#define XPAR_PS_WIZARD_0_PS11_0_RPU_A_BASEADDR 0xeb580000
#define XPAR_PS_WIZARD_0_PS11_0_RPU_A_HIGHADDR 0xeb587fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_RPU_A */
#define XPAR_RPU_0_BASEADDR 0xeb580000
#define XPAR_RPU_0_HIGHADDR 0xeb587fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_RPU_B */
#define XPAR_PS_WIZARD_0_PS11_0_RPU_B_BASEADDR 0xeb590000
#define XPAR_PS_WIZARD_0_PS11_0_RPU_B_HIGHADDR 0xeb597fff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_RPU_B */
#define XPAR_RPU_1_BASEADDR 0xeb590000
#define XPAR_RPU_1_HIGHADDR 0xeb597fff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SHA2 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SHA2_BASEADDR 0xf1800000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SHA2_HIGHADDR 0xf180ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SHA2 */
#define XPAR_PMC_SHA2_0_BASEADDR 0xf1800000
#define XPAR_PMC_SHA2_0_HIGHADDR 0xf180ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SHA3 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SHA3_BASEADDR 0xf1210000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_SHA3_HIGHADDR 0xf121ffff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_SHA3 */
#define XPAR_PMC_SHA3_0_BASEADDR 0xf1210000
#define XPAR_PMC_SHA3_0_HIGHADDR 0xf121ffff

/* Definitions for peripheral PS_WIZARD_0_PS11_0_PMC_UFS_0 */
#define XPAR_PS_WIZARD_0_PS11_0_PMC_UFS_0_BASEADDR 0xf10a0000
#define XPAR_PS_WIZARD_0_PS11_0_PMC_UFS_0_HIGHADDR 0xf10affff

/* Canonical definitions for peripheral PS_WIZARD_0_PS11_0_PMC_UFS_0 */
#define XPAR_PMC_UFS_0_BASEADDR 0xf10a0000
#define XPAR_PMC_UFS_0_HIGHADDR 0xf10affff

#define XPAR_AXI_NOC2_DDR_LOW_0_BASEADDR 0x0
#define XPAR_AXI_NOC2_DDR_LOW_0_HIGHADDR 0x7fffffff
#define XPAR_OCM_RAM_0_BASEADDRESS 0xbbf00000
#define XPAR_OCM_RAM_0_HIGHADDRESS 0xbbf7ffff
#define XPAR_OCM_RAM_1_BASEADDRESS 0xbbe00000
#define XPAR_OCM_RAM_1_HIGHADDRESS 0xbbe7ffff
#define XPAR_OCM_RAM_2_BASEADDRESS 0xbbe80000
#define XPAR_OCM_RAM_2_HIGHADDRESS 0xbbefffff
#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 1316653564

#define XPAR_CPU_TIMESTAMP_CLK_FREQ 99999001
#define XPAR_PSU_PSS_REF_CLK_FREQ_HZ 33333000

/* Number of SLRs */
#define NUMBER_OF_SLRS 0x1

/* Device ID */
#define XPAR_DEVICE_ID "xc2ve3858"

#endif  /* end of protection macro */