[INF:CM0023] Creating log file ../../build/regression/TaggedPatternLogic/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<98> s<97> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:30> el<1:30>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:31>
n<> u<6> t<Module_nonansi_header> p<95> c<2> s<50> l<1:1> el<1:32>
n<> u<7> t<Struct_keyword> p<8> l<2:11> el<2:17>
n<> u<8> t<Struct_union> p<41> c<7> s<9> l<2:11> el<2:17>
n<> u<9> t<Packed_keyword> p<41> s<26> l<2:18> el<2:24>
n<> u<10> t<IntVec_TypeLogic> p<21> s<20> l<3:5> el<3:10>
n<1> u<11> t<IntConst> p<12> l<3:12> el<3:13>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:12> el<3:13>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:12> el<3:13>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<3:12> el<3:13>
n<0> u<15> t<IntConst> p<16> l<3:14> el<3:15>
n<> u<16> t<Primary_literal> p<17> c<15> l<3:14> el<3:15>
n<> u<17> t<Constant_primary> p<18> c<16> l<3:14> el<3:15>
n<> u<18> t<Constant_expression> p<19> c<17> l<3:14> el<3:15>
n<> u<19> t<Constant_range> p<20> c<14> l<3:12> el<3:15>
n<> u<20> t<Packed_dimension> p<21> c<19> l<3:11> el<3:16>
n<> u<21> t<Data_type> p<22> c<10> l<3:5> el<3:16>
n<> u<22> t<Data_type_or_void> p<26> c<21> s<25> l<3:5> el<3:16>
n<addr> u<23> t<StringConst> p<24> l<3:17> el<3:21>
n<> u<24> t<Variable_decl_assignment> p<25> c<23> l<3:17> el<3:21>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<3:17> el<3:21>
n<> u<26> t<Struct_union_member> p<41> c<22> s<33> l<3:5> el<3:22>
n<> u<27> t<IntVec_TypeLogic> p<28> l<4:5> el<4:10>
n<> u<28> t<Data_type> p<29> c<27> l<4:5> el<4:10>
n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<4:5> el<4:10>
n<sel> u<30> t<StringConst> p<31> l<4:11> el<4:14>
n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<4:11> el<4:14>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<4:11> el<4:14>
n<> u<33> t<Struct_union_member> p<41> c<29> s<40> l<4:5> el<4:15>
n<> u<34> t<IntVec_TypeLogic> p<35> l<5:5> el<5:10>
n<> u<35> t<Data_type> p<36> c<34> l<5:5> el<5:10>
n<> u<36> t<Data_type_or_void> p<40> c<35> s<39> l<5:5> el<5:10>
n<rd> u<37> t<StringConst> p<38> l<5:11> el<5:13>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5:11> el<5:13>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<5:11> el<5:13>
n<> u<40> t<Struct_union_member> p<41> c<36> l<5:5> el<5:14>
n<> u<41> t<Data_type> p<43> c<8> s<42> l<2:11> el<6:4>
n<complex_t> u<42> t<StringConst> p<43> l<6:5> el<6:14>
n<> u<43> t<Type_declaration> p<44> c<41> l<2:3> el<6:15>
n<> u<44> t<Data_declaration> p<45> c<43> l<2:3> el<6:15>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<2:3> el<6:15>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<2:3> el<6:15>
n<> u<47> t<Module_common_item> p<48> c<46> l<2:3> el<6:15>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:3> el<6:15>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<2:3> el<6:15>
n<> u<50> t<Module_item> p<95> c<49> s<94> l<2:3> el<6:15>
n<complex_t> u<51> t<StringConst> p<52> l<8:13> el<8:22>
n<> u<52> t<Data_type> p<53> c<51> l<8:13> el<8:22>
n<> u<53> t<Data_type_or_implicit> p<88> c<52> s<87> l<8:13> el<8:22>
n<RSP_DEFAULT> u<54> t<StringConst> p<86> s<85> l<8:23> el<8:34>
n<addr> u<55> t<StringConst> p<56> l<9:5> el<9:9>
n<> u<56> t<Structure_pattern_key> p<79> c<55> s<66> l<9:5> el<9:9>
n<> u<57> t<Assignment_pattern_key> p<58> l<9:13> el<9:20>
n<> u<58> t<Structure_pattern_key> p<63> c<57> s<62> l<9:13> el<9:20>
n<> u<59> t<Number_Tick1> p<60> l<9:22> el<9:24>
n<> u<60> t<Primary_literal> p<61> c<59> l<9:22> el<9:24>
n<> u<61> t<Primary> p<62> c<60> l<9:22> el<9:24>
n<> u<62> t<Expression> p<63> c<61> l<9:22> el<9:24>
n<> u<63> t<Assignment_pattern> p<64> c<58> l<9:11> el<9:25>
n<> u<64> t<Assignment_pattern_expression> p<65> c<63> l<9:11> el<9:25>
n<> u<65> t<Primary> p<66> c<64> l<9:11> el<9:25>
n<> u<66> t<Expression> p<79> c<65> s<68> l<9:11> el<9:25>
n<sel> u<67> t<StringConst> p<68> l<10:5> el<10:8>
n<> u<68> t<Structure_pattern_key> p<79> c<67> s<72> l<10:5> el<10:8>
n<> u<69> t<Number_1Tickb0> p<70> l<10:10> el<10:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<10:10> el<10:14>
n<> u<71> t<Primary> p<72> c<70> l<10:10> el<10:14>
n<> u<72> t<Expression> p<79> c<71> s<74> l<10:10> el<10:14>
n<rd> u<73> t<StringConst> p<74> l<11:5> el<11:7>
n<> u<74> t<Structure_pattern_key> p<79> c<73> s<78> l<11:5> el<11:7>
n<> u<75> t<Number_1Tickb1> p<76> l<11:9> el<11:13>
n<> u<76> t<Primary_literal> p<77> c<75> l<11:9> el<11:13>
n<> u<77> t<Primary> p<78> c<76> l<11:9> el<11:13>
n<> u<78> t<Expression> p<79> c<77> l<11:9> el<11:13>
n<> u<79> t<Assignment_pattern> p<80> c<56> l<8:37> el<12:4>
n<> u<80> t<Assignment_pattern_expression> p<81> c<79> l<8:37> el<12:4>
n<> u<81> t<Constant_assignment_pattern_expression> p<82> c<80> l<8:37> el<12:4>
n<> u<82> t<Constant_primary> p<83> c<81> l<8:37> el<12:4>
n<> u<83> t<Constant_expression> p<84> c<82> l<8:37> el<12:4>
n<> u<84> t<Constant_mintypmax_expression> p<85> c<83> l<8:37> el<12:4>
n<> u<85> t<Constant_param_expression> p<86> c<84> l<8:37> el<12:4>
n<> u<86> t<Param_assignment> p<87> c<54> l<8:23> el<12:4>
n<> u<87> t<List_of_param_assignments> p<88> c<86> l<8:23> el<12:4>
n<> u<88> t<Parameter_declaration> p<89> c<53> l<8:3> el<12:4>
n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<8:3> el<12:5>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<8:3> el<12:5>
n<> u<91> t<Module_common_item> p<92> c<90> l<8:3> el<12:5>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<8:3> el<12:5>
n<> u<93> t<Non_port_module_item> p<94> c<92> l<8:3> el<12:5>
n<> u<94> t<Module_item> p<95> c<93> l<8:3> el<12:5>
n<> u<95> t<Module_declaration> p<96> c<6> l<1:1> el<15:10>
n<> u<96> t<Description> p<97> c<95> l<1:1> el<15:10>
n<> u<97> t<Source_text> p<98> c<96> l<1:1> el<15:10>
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TaggedPatternLogic/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TaggedPatternLogic/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TaggedPatternLogic/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.RSP_DEFAULT), line:8:23, endln:8:34, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
      |vpiName:complex_t
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
      |vpiParent:
      \_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (addr), line:3:17, endln:3:21, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
        |vpiName:addr
        |vpiTypespec:
        \_logic_typespec: , line:3:5, endln:3:10
          |vpiRange:
          \_range: , line:3:12, endln:3:15, parent:complex_t
            |vpiParent:
            \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
            |vpiLeftRange:
            \_constant: , line:3:12, endln:3:13
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:3:12, endln:3:15, parent:complex_t
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:14, endln:3:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:12, endln:3:15, parent:complex_t
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:16
      |vpiTypespecMember:
      \_typespec_member: (sel), line:4:11, endln:4:14, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
        |vpiName:sel
        |vpiTypespec:
        \_logic_typespec: , line:4:5, endln:4:10
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (rd), line:5:11, endln:5:13, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
        |vpiName:rd
        |vpiTypespec:
        \_logic_typespec: , line:5:5, endln:5:10
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
    |vpiName:RSP_DEFAULT
    |vpiFullName:work@top.RSP_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:8:23, endln:12:4, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
    |vpiRhs:
    \_operation: , line:8:37, endln:12:4
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:9:11, endln:9:25
        |vpiPattern:
        \_operation: , line:9:11, endln:9:25
          |vpiParent:
          \_operation: , line:8:37, endln:12:4
          |vpiOpType:75
          |vpiOperand:
          \_tagged_pattern: , line:9:22, endln:9:24
            |vpiPattern:
            \_constant: , line:9:22, endln:9:24
              |vpiDecompile:'1
              |vpiSize:-1
              |BIN:1
              |vpiConstType:3
            |vpiTypespec:
            \_string_typespec: (default), line:9:13, endln:9:20
              |vpiName:default
        |vpiTypespec:
        \_string_typespec: (addr), line:9:5, endln:9:9
          |vpiName:addr
      |vpiOperand:
      \_tagged_pattern: , line:10:10, endln:10:14
        |vpiPattern:
        \_constant: , line:10:10, endln:10:14
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (sel), line:10:5, endln:10:8
          |vpiName:sel
      |vpiOperand:
      \_tagged_pattern: , line:11:9, endln:11:13
        |vpiPattern:
        \_constant: , line:11:9, endln:11:13
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (rd), line:11:5, endln:11:7
          |vpiName:rd
    |vpiLhs:
    \_parameter: (work@top.RSP_DEFAULT), line:8:23, endln:8:34, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:15:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.RSP_DEFAULT), line:8:23, endln:8:34, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top.RSP_DEFAULT
      |vpiName:complex_t
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:1:1: , endln:15:10, parent:work@top
      |vpiParent:
      \_parameter: (work@top.RSP_DEFAULT), line:8:23, endln:8:34, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (addr), line:3:17, endln:3:21, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top.RSP_DEFAULT
        |vpiName:addr
        |vpiTypespec:
        \_logic_typespec: , line:3:5, endln:3:10, parent:addr
          |vpiParent:
          \_typespec_member: (addr), line:3:17, endln:3:21, parent:complex_t
          |vpiRange:
          \_range: , line:3:12, endln:3:15
            |vpiParent:
            \_logic_typespec: , line:3:5, endln:3:10, parent:addr
            |vpiLeftRange:
            \_constant: , line:3:12, endln:3:13
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:3:12, endln:3:15
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:14, endln:3:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:12, endln:3:15
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:16
      |vpiTypespecMember:
      \_typespec_member: (sel), line:4:11, endln:4:14, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top.RSP_DEFAULT
        |vpiName:sel
        |vpiTypespec:
        \_logic_typespec: , line:4:5, endln:4:10, parent:sel
          |vpiParent:
          \_typespec_member: (sel), line:4:11, endln:4:14, parent:complex_t
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:10
      |vpiTypespecMember:
      \_typespec_member: (rd), line:5:11, endln:5:13, parent:complex_t
        |vpiParent:
        \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top.RSP_DEFAULT
        |vpiName:rd
        |vpiTypespec:
        \_logic_typespec: , line:5:5, endln:5:10, parent:rd
          |vpiParent:
          \_typespec_member: (rd), line:5:11, endln:5:13, parent:complex_t
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:15:10
    |vpiName:RSP_DEFAULT
    |vpiFullName:work@top.RSP_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:8:23, endln:12:4, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:15:10
    |vpiRhs:
    \_operation: , line:8:37, endln:12:4
      |vpiTypespec:
      \_struct_typespec: (complex_t), line:2:11, endln:2:17
        |vpiName:complex_t
        |vpiParent:
        \_operation: , line:8:37, endln:12:4
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (addr), line:3:17, endln:3:21, parent:complex_t
          |vpiParent:
          \_struct_typespec: (complex_t), line:2:11, endln:2:17
          |vpiName:addr
          |vpiTypespec:
          \_logic_typespec: , line:3:5, endln:3:10, parent:addr
            |vpiParent:
            \_typespec_member: (addr), line:3:17, endln:3:21, parent:complex_t
            |vpiRange:
            \_range: , line:3:12, endln:3:15
              |vpiParent:
              \_logic_typespec: , line:3:5, endln:3:10, parent:addr
              |vpiLeftRange:
              \_constant: , line:3:12, endln:3:13
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , line:3:12, endln:3:15
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:14, endln:3:15
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:3:12, endln:3:15
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:16
        |vpiTypespecMember:
        \_typespec_member: (sel), line:4:11, endln:4:14, parent:complex_t
          |vpiParent:
          \_struct_typespec: (complex_t), line:2:11, endln:2:17
          |vpiName:sel
          |vpiTypespec:
          \_logic_typespec: , line:4:5, endln:4:10, parent:sel
            |vpiParent:
            \_typespec_member: (sel), line:4:11, endln:4:14, parent:complex_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:4
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:4
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (rd), line:5:11, endln:5:13, parent:complex_t
          |vpiParent:
          \_struct_typespec: (complex_t), line:2:11, endln:2:17
          |vpiName:rd
          |vpiTypespec:
          \_logic_typespec: , line:5:5, endln:5:10, parent:rd
            |vpiParent:
            \_typespec_member: (rd), line:5:11, endln:5:13, parent:complex_t
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:5
          |vpiRefEndColumnNo:10
      |vpiParent:
      \_param_assign: , line:8:23, endln:12:4, parent:work@top
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:9:22, endln:9:24
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiParent:
          \_tagged_pattern: , line:9:22, endln:9:24
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:9:22, endln:9:24
      |vpiOperand:
      \_constant: , line:10:10, endln:10:14
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiParent:
        \_tagged_pattern: , line:10:10, endln:10:14
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:11:9, endln:11:13
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiParent:
        \_tagged_pattern: , line:11:9, endln:11:13
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.RSP_DEFAULT), line:8:23, endln:8:34, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (complex_t), line:2:11, endln:2:17, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv | ${SURELOG_DIR}/build/regression/TaggedPatternLogic/roundtrip/dut_000.sv | 1 | 15 | 

