/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright(c) 2023 - 2030 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2023-2030 Allwinnertech Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * Author: zhengwanyu<zhengwanyu@allwinnertech.com>
 */

#include <asm/io.h>
#include <linux/clk.h>
#include <linux/reset.h>
#include <linux/slab.h>
#include <linux/platform_device.h>

#include <linux/clk-provider.h>
#include <linux/pm_runtime.h>
#include <linux/pm_opp.h>
#include <linux/regulator/consumer.h>

#ifdef CONFIG_DEVFREQ_THERMAL
#include <linux/devfreq_cooling.h>
#endif
#include <linux/thermal.h>

#include "rgxdevice.h"
#include "sunxi_platform.h"

#if defined(SUNXI_DVFS_CTRL_ENABLE)
#include "sunxi_dvfs_ctrl.h"
#endif

#define GPU_PARENT_CLK_NAME "clk_parent"
#define GPU_CORE_CLK_NAME   "clk"
#define GPU_CLK_BUS_NAME    "clk_bus"

#define GPU_RESET_BUS	     "reset_bus"
#define GPU0_RESET_BUS_SMMU  "reset_bus_smmu_gpu0"
#define GPU1_RESET_BUS_SMMU  "reset_bus_smmu_gpu1"

#define PPU_GPU_TOP 0x07066000

#define DEFAULT_GPU_RATE 744000000

struct sunxi_platform *sunxi_data;

#define FPGA_TEST 1

#if defined(FPGA_TEST)
static void sunxi_ppu_enable_gpu(void)
{
	void __iomem *ioaddr;
	int ret;

	ioaddr = ioremap(PPU_GPU_TOP, 4);
	ret = readl(ioaddr);

	writel(0x100, ioaddr);
	ret = readl(ioaddr);

	iounmap(ioaddr);
}
#endif

static int sunxi_get_clks_wrap(struct device *dev)
{
#if defined(CONFIG_OF)
	sunxi_data->clk_parent = of_clk_get_by_name(dev->of_node, GPU_PARENT_CLK_NAME);
	if (IS_ERR_OR_NULL(sunxi_data->clk_parent)) {
		dev_err(dev, "failed to get GPU clk_parent clock");
		return -1;
	}

	sunxi_data->clk_core = of_clk_get_by_name(dev->of_node, GPU_CORE_CLK_NAME);
	if (IS_ERR_OR_NULL(sunxi_data->clk_core)) {
		dev_err(dev, "failed to get GPU clk_core clock");
		return -1;
	}

	sunxi_data->clk_bus = of_clk_get_by_name(dev->of_node, GPU_CLK_BUS_NAME);
	if (IS_ERR_OR_NULL(sunxi_data->clk_core)) {
		dev_err(dev, "failed to get GPU clk_bus clock");
		return -1;
	}

	sunxi_data->rst_bus = devm_reset_control_get(dev, GPU_RESET_BUS);
	if (IS_ERR_OR_NULL(sunxi_data->rst_bus)) {
		dev_err(dev, "failed to get %s clock", GPU_RESET_BUS);
		return -1;
	}
#endif /* defined(CONFIG_OF) */

	return 0;
}

#define GPU_CLK 0x02002b20
static void sunxi_enable_clks_wrap(struct device *dev)
{
	void __iomem *ioaddr;
	unsigned long value;

	if (clk_set_parent(sunxi_data->clk_core, sunxi_data->clk_parent) < 0) {
		dev_err(dev, "failed to set GPU clk's parent clock\n");
		//return;
	}

	if (sunxi_data->rst_bus)
		reset_control_deassert(sunxi_data->rst_bus);
	else
		dev_err(dev, "%s No rst_bus\n", __func__);

	if (sunxi_data->clk_bus)
		clk_prepare_enable(sunxi_data->clk_bus);
	else
		dev_err(dev, "%s No clk_bus\n", __func__);

	if (sunxi_data->clk_parent)
		clk_prepare_enable(sunxi_data->clk_parent);
	else
		dev_err(dev, "%s No clk_parent\n", __func__);

	if (sunxi_data->clk_core)
		clk_prepare_enable(sunxi_data->clk_core);
	else
		dev_err(dev, "%s No clk_core\n", __func__);

	ioaddr = ioremap(GPU_CLK, 4);
	value = readl(ioaddr);

	writel(value | 1 << 27, ioaddr);
	iounmap(ioaddr);
}

static void sunxi_disable_clks_wrap(struct device *dev)
{
	if (sunxi_data->rst_bus)
		clk_disable_unprepare(sunxi_data->clk_bus);
	else
		dev_err(dev, "%s No rst_bus\n", __func__);

	if (sunxi_data->clk_core)
		clk_disable_unprepare(sunxi_data->clk_core);
	else
		dev_err(dev, "%s No clk_parent\n", __func__);

	if (sunxi_data->clk_parent)
		clk_disable_unprepare(sunxi_data->clk_parent);
	else
		dev_err(dev, "%s No clk_core\n", __func__);

	if (sunxi_data->rst_bus)
		reset_control_assert(sunxi_data->rst_bus);
	else
		dev_err(dev, "%s No clk_bus\n", __func__);
}

void sunxi_set_device_clk_rate(unsigned long rate)
{
	clk_set_rate(sunxi_data->clk_parent, rate);
}

IMG_UINT32 sunxi_get_device_clk_rate(IMG_HANDLE hSysData)
{
	return clk_get_rate(sunxi_data->clk_core);
}

PVRSRV_ERROR sunxiPrePowerState(IMG_HANDLE hSysData,
				PVRSRV_DEV_POWER_STATE eNewPowerState,
				PVRSRV_DEV_POWER_STATE eCurrentPowerState,
				PVRSRV_POWER_FLAGS ePwrFlags)
{
	struct sunxi_platform *platform = (struct sunxi_platform *)hSysData;

	if (eNewPowerState == PVRSRV_DEV_POWER_STATE_ON && !platform->power_on) {
		sunxi_enable_clks_wrap(platform->dev);
		pm_runtime_get_sync(platform->dev);
		platform->power_on = 1;
	}
	return PVRSRV_OK;

}

PVRSRV_ERROR sunxiPostPowerState(IMG_HANDLE hSysData,
				 PVRSRV_DEV_POWER_STATE eNewPowerState,
				 PVRSRV_DEV_POWER_STATE eCurrentPowerState,
				 PVRSRV_POWER_FLAGS ePwrFlags)
{
	struct sunxi_platform *platform = (struct sunxi_platform *)hSysData;

	if (eNewPowerState == PVRSRV_DEV_POWER_STATE_OFF
		&& platform->power_on) {
		pm_runtime_put_sync(platform->dev);
		sunxi_disable_clks_wrap(platform->dev);
		platform->power_on = 0;
	}
	return PVRSRV_OK;
}

void sunxiSetFrequency(IMG_UINT32 ui32Frequency)
{
	if (clk_set_rate(sunxi_data->clk_core, ui32Frequency) < 0) {
		dev_err(sunxi_data->dev,
			"%s:clk_set_rate Frequency value =%u err!",
			__func__, ui32Frequency);
		return;
	}
}

void sunxiSetVoltage(IMG_UINT32 ui32Volt)
{
	if (sunxi_data->regula) {
		if (regulator_set_voltage(sunxi_data->regula,
					ui32Volt, INT_MAX) != 0) {
			dev_err(sunxi_data->dev,
				"%s:Failed to set gpu power voltage=%d!",
				__func__, ui32Volt);
		}
	}
}

static int sunxi_get_opp(struct device *dev, struct sunxi_platform *sunxi_data)
{
	int opp_count = 0;
	int index;
	bool order_reverse = false;
	struct device_node *node;
	struct device_node *opp_node = of_parse_phandle(dev->of_node,
							"operating-points-v2", 0);
	if (!opp_node) {
		dev_err(dev, "of_parse_phandle failed");
		return -1;
	}

	index = 0;
	for_each_available_child_of_node(opp_node, node) {
		int err;
		u64 opp_freq;
		u32 opp_uvolt;
		err = of_property_read_u64(node, "opp-hz", &opp_freq);
		if (err) {
			dev_err(dev, "Failed to read opp-hz property with error %d\n", err);
			continue;
		}

		err = of_property_read_u32(node, "opp-microvolt", &opp_uvolt);
		if (err) {
			dev_err(dev, "Failed to read opp-microvolt property with error %d\n", err);
			continue;
		}

		sunxi_data->asOPPTable[index].ui32Freq = (IMG_UINT32)opp_freq;
		sunxi_data->asOPPTable[index].ui32Volt = (IMG_UINT32)opp_uvolt;
		dev_info(dev, "get opp:(%u hz, %u uv)\n", sunxi_data->asOPPTable[index].ui32Freq, sunxi_data->asOPPTable[index].ui32Volt);

		index++;
	}

	opp_count = index;
	dev_info(dev, "opp count:%d\n", opp_count);
	if (opp_count > OPP_MAX_NUM) {
		dev_err(dev, "opp count is too big, has exceed OPP_MAX_NUM:%d\n", OPP_MAX_NUM);
		return -1;
	}

	if (sunxi_data->asOPPTable[0].ui32Freq > sunxi_data->asOPPTable[1].ui32Freq)
		order_reverse = true;
	sunxi_data->clk_rate = order_reverse ? sunxi_data->asOPPTable[0].ui32Freq
					: sunxi_data->asOPPTable[opp_count - 1].ui32Freq;
	dev_info(dev, "set default clk_rate to max opp freq:%u\n", sunxi_data->clk_rate);

	return 0;
}

static int sunxi_parse_dts(struct device *dev, struct sunxi_platform *sunxi_data)
{
#ifdef CONFIG_OF
	int ret;
	struct platform_device *pdev = to_platform_device(dev);
	struct resource *reg_res;

	reg_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (reg_res == NULL) {
		dev_err(dev, "failed to get register data from device tree");
		return -1;
	}
	sunxi_data->reg_base = reg_res->start;
	sunxi_data->reg_size = reg_res->end - reg_res->start + 1;
	sunxi_data->dev = dev;

	sunxi_data->irq_num = platform_get_irq_byname(pdev, "IRQGPU");
	if (sunxi_data->irq_num < 0) {
		dev_err(dev, "failed to get irq number from device tree");
		return -1;
	}

#if defined(SUNXI_DVFS_CTRL_ENABLE)
	sunxi_data->dvfs_irq_num = platform_get_irq_byname(pdev, "IRQGPUDVFS");
	if (sunxi_data->dvfs_irq_num < 0) {
		dev_err(dev, "failed to get dvfs irq number from device tree");
		return -1;
	}
#endif
	ret = of_property_read_u32(dev->of_node, "clk_rate", &sunxi_data->clk_rate);
	if (ret < 0) {
		dev_info(dev, "warning: default clk_rate is NOT set in DTS, set it to default:%d\n", DEFAULT_GPU_RATE);
		sunxi_data->clk_rate = DEFAULT_GPU_RATE;
		//return ret;
	}
	dev_info(dev, "%s clk_rate:%d\n", __func__, sunxi_data->clk_rate);

	ret = sunxi_get_clks_wrap(dev);
	if (ret < 0) {
		dev_err(dev, "sunxi_get_clks_wrap failed");
		return ret;
	}
#endif /* CONFIG_OF */

	sunxi_get_opp(dev, sunxi_data);
	dev_info(dev, "%s finished\n", __func__);
	return 0;
}

int sunxi_platform_init(struct device *dev)
{
#if defined(SUNXI_DVFS_CTRL_ENABLE)
	struct sunxi_dvfs_init_params dvfs_init_para;
#endif

	dev_info(dev, "%s start\n", __func__);
	sunxi_data = (struct sunxi_platform *)kzalloc(sizeof(struct sunxi_platform), GFP_KERNEL);
	if (!sunxi_data) {
		dev_err(dev, "failed to get kzalloc sunxi_platform");
		return -1;
	}
	dev->platform_data = sunxi_data;

	if (sunxi_parse_dts(dev, sunxi_data) < 0)
		return -1;

	sunxi_enable_clks_wrap(dev);
	sunxi_data->power_on = 1;
#if defined(FPGA_TEST)
	sunxi_ppu_enable_gpu();
#endif

	sunxi_set_device_clk_rate(sunxi_data->clk_rate);
	dev_info(dev, "sunxi_set_device_clk_rate:%d\n", sunxi_data->clk_rate);

#if defined(SUNXI_DVFS_CTRL_ENABLE)
	dvfs_init_para.reg_base = sunxi_data->reg_base + SUNXI_DVFS_CTRL_OFFSET;
	dvfs_init_para.clk_rate = sunxi_data->clk_rate;
	dvfs_init_para.irq_no = sunxi_data->dvfs_irq_num;
	if (sunxi_dvfs_ctrl_init(dev, &dvfs_init_para) < 0) {
		dev_err(dev, "sunxi_dvfs_ctrl_init failed\n");
		return -1;
	}
	dev_info(dev, "sunxi_dvfs_ctrl_init");

	if (sunxi_dvfs_ctrl_get_opp_table(&sunxi_data->asOPPTable,
					&sunxi_data->ui32OPPTableSize) < 0) {
		dev_err(dev, "No any valid opp got!\n");
		return -1;
	}
#endif
	pm_runtime_enable(dev);
	pm_runtime_get_sync(dev);
	dev_info(dev, "%s end\n", __func__);
	return 0;
}

void sunxi_platform_term(void)
{
	sunxi_disable_clks_wrap(sunxi_data->dev);
	pm_runtime_disable(sunxi_data->dev);
	kfree(sunxi_data);

	sunxi_data = NULL;
}
