<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/MachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">MachineScheduler.h</div></div>
</div><!--header-->
<div class="contents">
<a href="MachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- MachineScheduler.h - MachineInstr Scheduling Pass --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file provides an interface for customizing the standard MachineScheduler</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// pass. Note that the entire pass may be replaced as follows:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// &lt;Target&gt;TargetMachine::createPassConfig(PassManagerBase &amp;PM) {</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//   PM.substitutePass(&amp;MachineSchedulerID, &amp;CustomSchedulerPassID);</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//   ...}</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// The MachineScheduler pass is only responsible for choosing the regions to be</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// scheduled. Targets can override the DAG builder and scheduler without</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// replacing the pass as follows:</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   return new CustomMachineScheduler(C);</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// }</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// The default scheduler, ScheduleDAGMILive, builds the DAG and drives list</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// scheduling while updating the instruction stream, register pressure, and live</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// intervals. Most targets don&#39;t need to override the DAG builder and list</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// scheduler, but subtargets that require custom scheduling heuristics may</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// plugin an alternate MachineSchedStrategy. The strategy is responsible for</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// selecting the highest priority node from the list:</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//   return new ScheduleDAGMILive(C, CustomStrategy(C));</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// }</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// The DAG builder can also be customized in a sense by adding DAG mutations</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// that will run after DAG building and before list scheduling. DAG mutations</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// can adjust dependencies based on target-specific knowledge or add weak edges</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// to aid heuristics:</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//   ScheduleDAGMI *DAG = createGenericSchedLive(C);</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//   DAG-&gt;addMutation(new CustomDAGMutation(...));</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//   return DAG;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// }</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// A target that supports alternative schedulers can use the</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// MachineSchedRegistry to allow command line selection. This can be done by</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// implementing the following boilerplate:</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// static ScheduleDAGInstrs *createCustomMachineSched(MachineSchedContext *C) {</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//  return new CustomMachineScheduler(C);</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// }</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// static MachineSchedRegistry</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// SchedCustomRegistry(&quot;custom&quot;, &quot;Run my target&#39;s custom scheduler&quot;,</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//                     createCustomMachineSched);</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// Finally, subtargets that don&#39;t need to implement custom heuristics but would</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// like to configure the GenericScheduler&#39;s policy for a given scheduler region,</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// including scheduling direction and register pressure tracking policy, can do</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// this:</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// void &lt;SubTarget&gt;Subtarget::</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// overrideSchedPolicy(MachineSchedPolicy &amp;Policy,</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//                     unsigned NumRegionInstrs) const {</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//   Policy.&lt;Flag&gt; = true;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// }</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINESCHEDULER_H</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define LLVM_CODEGEN_MACHINESCHEDULER_H</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGMutation_8h.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code hl_variable" href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">ForceTopDown</a>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code hl_variable" href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">ForceBottomUp</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="keyword">class </span>MachineDominatorTree;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="keyword">class </span>MachineLoopInfo;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keyword">class </span>RegisterClassInfo;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="keyword">class </span>SchedDFSResult;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keyword">class </span>ScheduleHazardRecognizer;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="keyword">class </span>TargetPassConfig;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"></span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/// MachineSchedContext provides enough context from the MachineScheduler pass</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/// for the target to instantiate a scheduler.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html">  118</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">  119</a></span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">  120</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">  121</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">MDT</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">  122</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">PassConfig</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">  123</a></span>  <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">AA</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">  124</a></span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">  126</a></span>  <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code hl_variable" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_function" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">MachineSchedContext</a>();</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keyword">virtual</span> <a class="code hl_function" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">~MachineSchedContext</a>();</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>};</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/// MachineSchedRegistry provides a selection of available machine instruction</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/// schedulers.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html">  134</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>&lt;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>          ScheduleDAGInstrs *(*)(MachineSchedContext *)&gt; {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">  138</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a> = <a class="code hl_class" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *(*)(<a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *);</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// RegisterPassParser requires a (misnamed) FunctionPassCtor type.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">  141</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">FunctionPassCtor</a> = <a class="code hl_typedef" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">  143</a></span>  <span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry&lt;ScheduleDAGCtor&gt;</a> <a class="code hl_variable" href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">Registry</a>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">  145</a></span>  <a class="code hl_function" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">MachineSchedRegistry</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="code hl_typedef" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>      : <a class="code hl_class" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) {</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <a class="code hl_class" href="classllvm_1_1Registry.html">Registry</a>.<a class="code hl_class" href="classllvm_1_1Registry_1_1Add.html">Add</a>(<span class="keyword">this</span>);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  }</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">  150</a></span>  <a class="code hl_function" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">~MachineSchedRegistry</a>() { <a class="code hl_class" href="classllvm_1_1Registry.html">Registry</a>.Remove(<span class="keyword">this</span>); }</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="comment">// Accessors.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#aebc29c18f00152b06eb11099ac63faa1">  154</a></span>  <a class="code hl_class" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code hl_function" href="classllvm_1_1MachineSchedRegistry.html#aebc29c18f00152b06eb11099ac63faa1">getNext</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code hl_function" href="classllvm_1_1MachinePassRegistryNode.html#a9230c536c8593b8158fa1d786eb20f9e">MachinePassRegistryNode::getNext</a>();</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  }</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a9a5ff324d93a622c5c76043980082a6b">  158</a></span>  <span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code hl_function" href="classllvm_1_1MachineSchedRegistry.html#a9a5ff324d93a622c5c76043980082a6b">getList</a>() {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code hl_class" href="classllvm_1_1Registry.html">Registry</a>.getList();</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  }</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">  162</a></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">setListener</a>(<a class="code hl_class" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener&lt;FunctionPassCtor&gt;</a> *L) {</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <a class="code hl_class" href="classllvm_1_1Registry.html">Registry</a>.setListener(L);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>};</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="keyword">class </span>ScheduleDAGMI;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"></span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/// Define a generic scheduling policy for targets that don&#39;t provide their own</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/// MachineSchedStrategy. This can be overriden for each scheduling region</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/// before building the DAG.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html">  172</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// Allow the scheduler to disable register pressure tracking.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">  174</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a> = <span class="keyword">false</span>;<span class="comment"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">  /// Track LaneMasks to allow reordering of independent subregister writes</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  /// of the same vreg. \sa MachineSchedStrategy::shouldTrackLaneMasks()</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">  177</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">ShouldTrackLaneMasks</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// Allow the scheduler to force top-down or bottom-up scheduling. If neither</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// is true, the scheduler runs in both directions and converges.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">  181</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">  182</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="comment">// Disable heuristic that tries to fetch nodes from long dependency chains</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">// first.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">  186</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">DisableLatencyHeuristic</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a5276330718d6152d1adc226d68d10216">  188</a></span>  <a class="code hl_function" href="structllvm_1_1MachineSchedPolicy.html#a5276330718d6152d1adc226d68d10216">MachineSchedPolicy</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>};</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/// MachineSchedStrategy - Interface to the scheduling algorithm used by</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/// ScheduleDAGMI.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">///</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/// Initialization sequence:</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">///   initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html">  196</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">  200</a></span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">  /// Optionally override the per-region scheduling policy.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">  203</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                          <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                          <span class="keywordtype">unsigned</span> NumRegionInstrs) {}</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">  207</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a>()<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"></span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">  /// Check if pressure tracking is needed before building the DAG and</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">  /// initializing this strategy. Called after initPolicy.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">  211</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">  /// Returns true if lanemasks should be tracked. LaneMask tracking is</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// necessary to reorder independent subregister defs for the same vreg.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">  /// This has to be enabled in combination with shouldTrackPressure().</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">  216</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="comment">// If this method returns true, handling of the scheduling regions</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">// themselves (in case of a scheduling boundary in MBB) will be done</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="comment">// beginning with the topmost region of MBB.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">  221</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">  /// Initialize the strategy after building the DAG for a new region.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">  224</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">  /// Tell the strategy that MBB is about to be processed.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">  227</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {};</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">  /// Tell the strategy that current MBB is done.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">  230</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a>() {};</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"></span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">  /// Notify this strategy that all roots have been released (including those</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// that depend on EntrySU or ExitSU).</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">  234</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a>() {}</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// Pick the next node to schedule, or return NULL. Set IsTopNode to true to</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// schedule the node at the top of the unscheduled region. Otherwise it will</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  /// be scheduled at the bottom.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">  239</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) = 0;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">  /// Scheduler callback to notify that a new subtree is scheduled.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">  242</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID) {}</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">  /// Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// instruction and updated scheduled/remaining flags in the DAG nodes.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">  246</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) = 0;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">  /// When all predecessor dependencies have been resolved, free this node for</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  /// top-down scheduling.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">  250</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"></span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// When all successor dependencies have been resolved, free this node for</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// bottom-up scheduling.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">  254</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>};</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/// schedules machine instructions according to the given MachineSchedStrategy</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/// without much extra book-keeping. This is the common functionality between</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/// PreRA and PostRA MachineScheduler.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html">  261</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">  263</a></span>  <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">  264</a></span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">  265</a></span>  std::unique_ptr&lt;MachineSchedStrategy&gt; <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">  /// Ordered list of DAG postprocessing steps.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">  268</a></span><span class="comment"></span>  std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"></span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">  /// The top of the unscheduled zone.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">  271</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">  /// The bottom of the unscheduled zone.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">  274</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  /// Record the next node in a scheduled cluster.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">  277</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">  278</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#ifndef NDEBUG</span><span class="comment"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// The number of instructions scheduled so far. Used to cut off the</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">  /// scheduler at the point determined by misched-cutoff.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">  283</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">  287</a></span>  <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a>(<a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt;MachineSchedStrategy&gt; S,</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                <span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      : <a class="code hl_class" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(*<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a>, <a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>), <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>),</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>), <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>(<a class="code hl_namespace" href="namespacestd.html">std</a>::move(S)) {}</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// Provide a vtable anchor</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">  293</a></span>  <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// If this method returns true, handling of the scheduling regions</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// themselves (in case of a scheduling boundary in MBB) will be done</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// beginning with the topmost region of MBB.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">  298</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>-&gt;doMBBSchedRegionsTopDown();</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  }</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="comment">// Returns LiveIntervals instance for use in DAG mutators and such.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">  303</a></span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">getLIS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>; }</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"></span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">  306</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"></span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// Add a postprocessing step to the DAG builder.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// Mutations are applied in the order that they are added after normal DAG</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  /// building and before MachineSchedStrategy initialization.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">  /// ScheduleDAGMI takes ownership of the Mutation object.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">  313</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(std::unique_ptr&lt;ScheduleDAGMutation&gt; <a class="code hl_variable" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>) {</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>      <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a>.push_back(std::move(<a class="code hl_variable" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>));</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  }</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">  318</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>; }</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">  319</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>; }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"></span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">  /// cover a subset.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">enterRegion</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"></span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">  /// reorderable instructions.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"></span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">  /// Change the position of an instruction within the basic block and update</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">  /// live ranges and region boundary iterators.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPos);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">  340</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">getNextClusterPred</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a>; }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">  342</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">getNextClusterSucc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a>; }</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"></span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">  /// Apply each ScheduleDAGMutation step in order. This allows different</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">  /// instances of ScheduleDAGMI to perform custom DAG postprocessing.</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a>();</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"></span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">  /// Release ExitSU predecessors and setup scheduler queues.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  /// Update scheduler DAG and queues after scheduling an instruction.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"></span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">  /// Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a>();</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"></span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  /// dump the scheduled Sequence.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">// Lesser helpers...</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a>();</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;TopRoots,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;BotRoots);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>};</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"></span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/// ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/// machine instructions while updating LiveIntervals and tracking regpressure.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html">  380</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">  382</a></span>  <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"></span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">  /// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">  /// will be empty.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">  386</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">  387</a></span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">  389</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"></span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">  /// Maps vregs to the SUnits of their uses in the current scheduling region.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">  392</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitMultiMap</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="comment">// Map each SU to its summary of pressure changes. This array is updated for</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="comment">// liveness during bottom-up scheduling. Top-down scheduling may proceed but</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="comment">// has no affect on the pressure diffs.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">  397</a></span>  <a class="code hl_class" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"></span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">  /// Register pressure in this region computed by initRegPressure.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">  400</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">  401</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">  402</a></span>  <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">  403</a></span>  <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"></span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">  /// List of pressure sets that exceed the target&#39;s pressure limit before</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">  /// scheduling, listed in increasing set ID order. Each pressure set is paired</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">  /// with its max pressure in the currently scheduled regions.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">  408</a></span><span class="comment"></span>  std::vector&lt;PressureChange&gt; <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"></span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// The top of the unscheduled zone.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">  411</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">  412</a></span>  <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">  /// The bottom of the unscheduled zone.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">  415</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">  416</a></span>  <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"></span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// True if disconnected subregister components are already renamed.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  /// The renaming is only done on demand if lane masks are tracked.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">  420</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">DisconnectedComponentsRenamed</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">  423</a></span>  <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a>(<a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>,</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>                    std::unique_ptr&lt;MachineSchedStrategy&gt; S)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>      : <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="code hl_namespace" href="namespacestd.html">std</a>::move(S), <span class="comment">/*RemoveKillFlags=*/</span><a class="code hl_namespace" href="namespacefalse.html">false</a>),</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>), <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>(<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>),</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>(<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>), <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>(<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>) {}</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"></span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">  432</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"></span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">  /// Return true if register pressure tracking is enabled.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">  435</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a>; }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"></span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">  /// Get current register pressure for the top scheduled instructions.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">  438</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>; }</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">  439</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>; }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"></span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">  /// Get current register pressure for the bottom scheduled instructions.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">  442</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>; }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">  443</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>; }</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"></span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">  /// Get register pressure for the entire scheduling region before scheduling.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">  446</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>; }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">  448</a></span>  <span class="keyword">const</span> std::vector&lt;PressureChange&gt; &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  }</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">  452</a></span>  <a class="code hl_class" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  }</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">  455</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>[SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  }</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"></span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// Compute a DFSResult after DAG building is complete, and before any</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">  /// queue comparisons.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a>();</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"></span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">  /// Return a non-null DFS result if the scheduling strategy initialized it.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">  464</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a>; }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">  466</a></span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a>; }</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"></span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">  /// cover a subset.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>,</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"></span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">  /// reorderable instructions.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"></span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  /// Compute the cyclic critical path through the DAG.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a>();</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"></span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">  /// Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  /// enabled. This sets up three trackers. RPTracker will cover the entire DAG</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">  /// region, TopTracker and BottomTracker will be initialized to the top and</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">  /// bottom of the DAG region without covereing any unscheduled instruction.</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a>();</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"></span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">  /// Release ExitSU predecessors and setup scheduler queues. Re-position</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">  /// the Top RP tracker in case the region beginning has changed.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">initQueues</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"></span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">  /// Move an instruction and update register pressure.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">// Lesser helpers...</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a>();</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;RegisterMaskPair&gt;</a> LiveUses);</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>                               <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;NewMaxPressure);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>};</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">///</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">/// Helpers for implementing custom MachineSchedStrategy classes. These take</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/// care of the book-keeping associated with list scheduling heuristics.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">///</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"></span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/// ReadyQueue encapsulates vector of &quot;ready&quot; SUnits with basic convenience</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/// methods for pushing and removing nodes. ReadyQueue&#39;s are uniquely identified</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/// by an ID. SUnit::NodeQueueId is a mask of the ReadyQueues the SUnit is in.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">///</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/// This is a convenience class that may be used by implementations of</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/// MachineSchedStrategy.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html">  526</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> {</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordtype">unsigned</span> ID;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  std::string Name;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  std::vector&lt;SUnit*&gt; Queue;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">  532</a></span>  <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">ReadyQueue</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code hl_variable" href="PPCLoopPreIncPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>): ID(id), Name(<a class="code hl_variable" href="PPCLoopPreIncPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>.str()) {}</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">  534</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ID; }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">  536</a></span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Name; }</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="comment">// SU is in this queue if it&#39;s NodeQueueID is a superset of this ID.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">  539</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">isInQueue</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp; ID); }</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">  541</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.empty(); }</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">  543</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">clear</a>() { Queue.clear(); }</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">  545</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.size(); }</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">  547</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> = std::vector&lt;SUnit*&gt;::iterator;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">  549</a></span>  <a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>() { <span class="keywordflow">return</span> Queue.begin(); }</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">  551</a></span>  <a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>() { <span class="keywordflow">return</span> Queue.end(); }</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a57a4bd7fcd66c8d555fa3b6a7e982002">  553</a></span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a57a4bd7fcd66c8d555fa3b6a7e982002">elements</a>() { <span class="keywordflow">return</span> Queue; }</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">  555</a></span>  <a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">find</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) { <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Queue, SU); }</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">  557</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">push</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    Queue.push_back(SU);</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> |= ID;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">  562</a></span>  <a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">remove</a>(<a class="code hl_typedef" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    (*I)-&gt;NodeQueueId &amp;= ~ID;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Queue.back();</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="keywordtype">unsigned</span> idx = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - Queue.begin();</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    Queue.pop_back();</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <span class="keywordflow">return</span> Queue.begin() + idx;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  }</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>};</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"></span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/// Summarize the unscheduled region.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html">  574</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="comment">// Critical path through the DAG in expected latency.</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">  576</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">CriticalPath</a>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">  577</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">CyclicCritPath</a>;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="comment">// Scaled count of micro-ops left to schedule.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">  580</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">RemIssueCount</a>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">  582</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a>;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="comment">// Unscheduled resources</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">  585</a></span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">RemainingCounts</a>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">  587</a></span>  <a class="code hl_function" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">SchedRemainder</a>() { <a class="code hl_function" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">reset</a>(); }</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">  589</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">reset</a>() {</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">CriticalPath</a> = 0;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">CyclicCritPath</a> = 0;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">RemIssueCount</a> = 0;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    <a class="code hl_variable" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">RemainingCounts</a>.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">init</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>};</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"></span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/// Each Scheduling boundary is associated with ready queues. It tracks the</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/// current cycle in the direction of movement, and maintains the state</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/// of &quot;hazards&quot; and other interlocks at the current cycle.</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html">  603</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> {</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">  /// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"></span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605">  607</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605">TopQID</a> = 1,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3acad5d95226ee8fc3cd039ff3f950559d53">  608</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3acad5d95226ee8fc3cd039ff3f950559d53">BotQID</a> = 2,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_enumvalue" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6">LogMaxQID</a> = 2</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6">  610</a></span>  };</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">  612</a></span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">DAG</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">  613</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">  614</a></span>  <a class="code hl_struct" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *<a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">Rem</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">  616</a></span>  <a class="code hl_class" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">  617</a></span>  <a class="code hl_class" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">  619</a></span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *<a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">HazardRec</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">  /// True if the pending Q should be checked/updated before scheduling another</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">  /// instruction.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"></span>  <span class="keywordtype">bool</span> CheckPending;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"></span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">  /// Number of cycles it takes to issue the instructions scheduled in this</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">  /// zone. It is defined as: scheduled-micro-ops / issue-width + stalls.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">  /// See getStalls().</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrCycle;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"></span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">  /// Micro-ops issued in the current cycle</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrMOps;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"></span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">  /// MinReadyCycle - Cycle of the soonest available instruction.</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> MinReadyCycle;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="comment">// The expected latency of the critical path in this scheduled zone.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordtype">unsigned</span> ExpectedLatency;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="comment">// The latency of dependence chains leading into this zone.</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="comment">// For each node scheduled bottom-up: DLat = max DLat, N.Depth.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="comment">// For each cycle scheduled: DLat -= 1.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordtype">unsigned</span> DependentLatency;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"></span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">  /// Count the scheduled (issued) micro-ops that can be retired by</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">  /// time=CurrCycle assuming the first scheduled instr is retired at time=0.</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> RetiredMOps;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">// Count scheduled resources that have been executed. Resources are</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">// considered executed if they become ready in the time that it takes to</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="comment">// saturate any resource including the one in question. Counts are scaled</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="comment">// for direct comparison with other resources. Counts can be compared with</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="comment">// MOps * getMicroOpFactor and Latency * getLatencyFactor.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ExecutedResCounts;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"></span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">  /// Cache the max count for a single resource.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> MaxExecutedResCount;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">// Cache the critical resources ID in this scheduled zone.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="keywordtype">unsigned</span> ZoneCritResIdx;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keywordtype">bool</span> IsResourceLimited;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="comment">// Record the highest cycle at which each resource has been reserved by a</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="comment">// scheduled instruction.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ReservedCycles;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="comment">// For each PIdx, stores first index into ReservedCycles that corresponds to</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="comment">// it.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ReservedCyclesIndex;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <span class="comment">// Remember the greatest possible stall as an upper bound on the number of</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="comment">// times we should retry the pending queue because of a hazard.</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="keywordtype">unsigned</span> MaxObservedStall;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">  /// Pending queues extend the ready queues with the same ID and the</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">  /// PendingFlag set.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">  682</a></span><span class="comment"></span>  <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">SchedBoundary</a>(<span class="keywordtype">unsigned</span> ID, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>):</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>(ID, <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>+<span class="stringliteral">&quot;.A&quot;</span>), <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>(ID &lt;&lt; <a class="code hl_enumvalue" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6">LogMaxQID</a>, <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>+<span class="stringliteral">&quot;.P&quot;</span>) {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">reset</a>();</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  }</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">~SchedBoundary</a>();</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">reset</a>();</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">init</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel,</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>            <a class="code hl_struct" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *rem);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">  694</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code hl_function" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code hl_enumvalue" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605">TopQID</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  }</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"></span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">  /// Number of cycles to issue the instructions scheduled in this zone.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">  699</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrCycle; }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"></span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">  /// Micro-ops issued in the current cycle</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">  702</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">getCurrMOps</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrMOps; }</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="comment">// The latency of dependence chains leading into this zone.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">  705</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">getDependentLatency</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DependentLatency; }</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"></span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">  /// Get the number of latency cycles &quot;covered&quot; by the scheduled</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">  /// instructions. This is the larger of the critical path within the zone</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">  /// and the number of cycles required to issue the instructions.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">  710</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">getScheduledLatency</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keywordflow">return</span> std::max(ExpectedLatency, CurrCycle);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  }</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">  714</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">getUnscheduledLatency</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() ? SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() : SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  }</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">  718</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">getResourceCount</a>(<span class="keywordtype">unsigned</span> ResIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <span class="keywordflow">return</span> ExecutedResCounts[ResIdx];</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  }</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"></span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">  /// Get the scaled count of scheduled micro-ops and resources, including</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">  /// executed resources.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">  724</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">getCriticalCount</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="keywordflow">if</span> (!ZoneCritResIdx)</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>      <span class="keywordflow">return</span> RetiredMOps * <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>-&gt;<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">getMicroOpFactor</a>();</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">getResourceCount</a>(ZoneCritResIdx);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  }</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"></span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">  /// Get a scaled count for the minimum execution time of the scheduled</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">  /// micro-ops that are ready to execute by getExecutedCount. Notice the</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">  /// feedback loop.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">  733</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">getExecutedCount</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <span class="keywordflow">return</span> std::max(CurrCycle * <a class="code hl_variable" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>-&gt;<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">getLatencyFactor</a>(),</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                    MaxExecutedResCount);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  }</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">  738</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">getZoneCritResIdx</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ZoneCritResIdx; }</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">  741</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">isResourceLimited</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsResourceLimited; }</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"></span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">  /// Get the difference between the given SUnit&#39;s ready time and the current</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">  /// cycle.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a76e289066f62990cc6ac7cbbe6ea5e7b">getNextResourceCycleByInstance</a>(<span class="keywordtype">unsigned</span> InstanceIndex,</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>                                          <span class="keywordtype">unsigned</span> Cycles);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  std::pair&lt;unsigned, unsigned&gt; <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ab3d78682bd9d8b24004013c3a43102e4">getNextResourceCycle</a>(<span class="keywordtype">unsigned</span> PIdx,</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                                                     <span class="keywordtype">unsigned</span> Cycles);</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">checkHazard</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a4e57bf16f8ed97dbbdc4d48655455b3c">findMaxLatency</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> ReadySUs);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">getOtherResourceCount</a>(<span class="keywordtype">unsigned</span> &amp;OtherCritIdx);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">releaseNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">bumpCycle</a>(<span class="keywordtype">unsigned</span> NextCycle);</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">incExecutedResources</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Count);</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">countResource</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles, <span class="keywordtype">unsigned</span> ReadyCycle);</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">bumpNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">releasePending</a>();</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">removeReady</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"></span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">  /// Call this before applying any other heuristics to the Available queue.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">  /// Updates the Available/Pending Q&#39;s if necessary and returns the single</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">  /// available instruction, or NULL if there are multiple candidates.</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>();</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SchedBoundary.html#ae01f950d577dadad26a49baa47d10d66">dumpScheduledState</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>};</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"></span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/// Base class for GenericScheduler. This class maintains information about</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/// scheduling candidates based on TargetSchedModel making it easy to implement</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">/// heuristics for either preRA or postRA scheduling.</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html">  784</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">  /// Represent the type of SchedCandidate found within a single queue.</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">  /// pickNodeBidirectional depends on these listed by decreasing priority.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">  788</a></span><span class="comment"></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> : uint8_t {</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">  789</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a3e5ec7d7634a70f61fd64c3ef22d02f1">Only1</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">PhysReg</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">Cluster</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>,</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">  790</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>,</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73">  791</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>, <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>};</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a>(<a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"></span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">  /// Policy for scheduling the next instruction in the candidate&#39;s zone.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">  798</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> {</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">  799</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">  800</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a> = 0;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">  801</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a> = 0;</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#aa5bdb7277f0c4a725c8a781c457b527b">  803</a></span>    <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#aa5bdb7277f0c4a725c8a781c457b527b">CandPolicy</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">  805</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> == RHS.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> &amp;&amp;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>             <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a> == RHS.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a> &amp;&amp;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>             <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a> == RHS.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    }</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">  810</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">operator!=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>      <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == RHS);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    }</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  };</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"></span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">  /// Status of an instruction&#39;s critical resource consumption.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">  816</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> {</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    <span class="comment">// Count critical resources in the scheduled region required by SU.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">  818</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a> = 0;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <span class="comment">// Count critical resources from another region consumed by SU.</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">  821</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a> = 0;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a0f9ae7ad6d7c8348871b03081fd43ce4">  823</a></span>    <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a0f9ae7ad6d7c8348871b03081fd43ce4">SchedResourceDelta</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">  825</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a> == RHS.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>        &amp;&amp; <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a> == RHS.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">  829</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">operator!=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>      <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">operator==</a>(RHS);</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    }</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  };</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"></span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">  /// Store the state used by GenericScheduler heuristics, required for the</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">  /// lifetime of one invocation of pickNode().</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">  836</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> {</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">  837</a></span>    <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <span class="comment">// The best SUnit candidate.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">  840</a></span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">// The reason for this candidate.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">  843</a></span>    <a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="comment">// Whether this candidate should be scheduled at top/bottom.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">  846</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="comment">// Register pressure values for the best candidate.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">  849</a></span>    <a class="code hl_struct" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    <span class="comment">// Critical resource consumption of the best candidate.</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">  852</a></span>    <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">  854</a></span>    <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">SchedCandidate</a>() { <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>()); }</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">  855</a></span>    <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">SchedCandidate</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>) { <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>); }</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">  857</a></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;NewPolicy) {</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a> = NewPolicy;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a> = <a class="code hl_struct" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a>();</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a> = <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a>();</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>    }</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">  866</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>; }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="comment">// Copy the status of another candidate without changing policy.</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">  869</a></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(<a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Best) {</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code hl_enumvalue" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> = Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>;</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a> = Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>      <a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a> = Best.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    }</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG,</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  };</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">  883</a></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">  884</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">  885</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">  887</a></span>  <a class="code hl_struct" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> <a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">  889</a></span>  <a class="code hl_function" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) : <a class="code hl_variable" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) {}</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a>(CandPolicy &amp;Policy, <span class="keywordtype">bool</span> IsPostRA, <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>                 <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<span class="keyword">const</span> SchedCandidate &amp;Cand);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <span class="keywordtype">bool</span> shouldReduceLatency(<span class="keyword">const</span> CandPolicy &amp;Policy, <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>                           <span class="keywordtype">bool</span> ComputeRemLatency, <span class="keywordtype">unsigned</span> &amp;RemLatency) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>};</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">// Utility functions used by heuristics in tryCandidate().</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>             GenericSchedulerBase::SchedCandidate &amp;TryCand,</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>             GenericSchedulerBase::SchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>             <a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>                GenericSchedulerBase::SchedCandidate &amp;TryCand,</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>                GenericSchedulerBase::SchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                <a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(GenericSchedulerBase::SchedCandidate &amp;TryCand,</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>                GenericSchedulerBase::SchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>                SchedBoundary &amp;Zone);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(<span class="keyword">const</span> PressureChange &amp;TryP,</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>                 <span class="keyword">const</span> PressureChange &amp;CandP,</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>                 GenericSchedulerBase::SchedCandidate &amp;TryCand,</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>                 GenericSchedulerBase::SchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>                 <a class="code hl_enumeration" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason,</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>                 <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>                 <span class="keyword">const</span> MachineFunction &amp;MF);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(<span class="keyword">const</span> SUnit *SU, <span class="keywordtype">bool</span> isTop);</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(<span class="keyword">const</span> SUnit *SU, <span class="keywordtype">bool</span> isTop);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"></span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/// GenericScheduler shrinks the unscheduled zone using heuristics to balance</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/// the schedule.</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html">  927</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">  929</a></span>  <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>):</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>    <a class="code hl_class" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>), <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>(<a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>),</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>(<a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::BotQID, <span class="stringliteral">&quot;BotQ&quot;</span>) {}</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">initPolicy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                  <span class="keywordtype">unsigned</span> NumRegionInstrs) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892">dumpPolicy</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">  939</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">shouldTrackPressure</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>.<a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a>;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  }</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">  943</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">shouldTrackLaneMasks</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>.<a class="code hl_variable" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">ShouldTrackLaneMasks</a>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  }</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">initialize</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">schedNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">  953</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">releaseTopNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code hl_function" href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">releaseNode</a>(SU, SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">  961</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">releaseBottomNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code hl_function" href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">releaseNode</a>(SU, SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>    <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code hl_variable" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  }</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">registerRoots</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">  972</a></span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *<a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">  974</a></span>  <a class="code hl_struct" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <span class="comment">// State of the top and bottom scheduled instruction boundaries.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">  977</a></span>  <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">  978</a></span>  <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>;</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"></span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">  /// Candidate last picked from Top boundary.</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">  981</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>;<span class="comment"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">  /// Candidate last picked from Bot boundary.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">  983</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> <a class="code hl_variable" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">checkAcyclicLatency</a>();</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ab0d12eb20352f092840f7f8df60abe26">initCandidate</a>(<a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> AtTop,</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                     <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker);</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">tryCandidate</a>(<a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand,</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>                            <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *Zone) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">pickNodeBidirectional</a>(<span class="keywordtype">bool</span> &amp;IsTopNode);</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ad9779ec3011b4547f9a509af82d87a6e">pickNodeFromQueue</a>(<a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>                         <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;ZonePolicy,</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>                         <a class="code hl_struct" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate);</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GenericScheduler.html#ad04f609cdff2331741525e5328836598">reschedulePhysReg</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop);</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>};</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"></span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">/// PostGenericScheduler - Interface to the scheduling algorithm used by</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">/// ScheduleDAGMI.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">///</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">/// Callbacks from ScheduleDAGMI:</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">///   initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ...</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html"> 1009</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a"> 1011</a></span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">DAG</a>;</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82"> 1012</a></span>  <a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545"> 1013</a></span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> <a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">BotRoots</a>;</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb"> 1016</a></span>  <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>):</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <a class="code hl_class" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>), <a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>(<a class="code hl_class" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>) {}</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ab6a685edcf3974ea7f1eaac95c655715"> 1019</a></span>  <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ab6a685edcf3974ea7f1eaac95c655715">~PostGenericScheduler</a>() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf"> 1021</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>                  <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="comment">/* no configurable policy */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  }</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"></span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">  /// PostRA scheduling does not track pressure.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013"> 1028</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">initialize</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *Dag) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">registerRoots</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55"> 1036</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;PostRA scheduler does not support subtree analysis.&quot;</span>);</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  }</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">schedNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span> </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2"> 1042</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>    <span class="keywordflow">if</span> (SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    <a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>.<a class="code hl_function" href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">releaseNode</a>(SU, SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>);</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  }</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  <span class="comment">// Only called for roots.</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6"> 1049</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    <a class="code hl_variable" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">BotRoots</a>.push_back(SU);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  }</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">tryCandidate</a>(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand);</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">pickNodeFromQueue</a>(SchedCandidate &amp;Cand);</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>};</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"></span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">/// Create the standard converging machine scheduler. This will be used as the</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/// default scheduler if the target does not set a default.</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">/// Adds default DAG mutations.</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"></span>ScheduleDAGMILive *<a class="code hl_function" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(MachineSchedContext *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"></span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">/// Create a generic scheduler with no vreg liveness or DAG mutation passes.</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"></span>ScheduleDAGMI *<a class="code hl_function" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">createGenericSchedPostRA</a>(MachineSchedContext *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>std::unique_ptr&lt;ScheduleDAGMutation&gt;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><a class="code hl_function" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(<span class="keyword">const</span> TargetInstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>                             <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>std::unique_ptr&lt;ScheduleDAGMutation&gt;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><a class="code hl_function" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(<span class="keyword">const</span> TargetInstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>                              <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>std::unique_ptr&lt;ScheduleDAGMutation&gt;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><a class="code hl_function" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">createCopyConstrainDAGMutation</a>(<span class="keyword">const</span> TargetInstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>                               <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_MACHINESCHEDULER_H</span></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00231">AMDGPULibCalls.cpp:231</a></div></div>
<div class="ttc" id="aAliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a9cb3a7d37a9414f3dc2cdca773d6dee6"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aPPCLoopPreIncPrep_8cpp_html_a8f8f80d37794cde9472343e4487ba3eb"><div class="ttname"><a href="PPCLoopPreIncPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a></div><div class="ttdeci">static const char * name</div><div class="ttdef"><b>Definition:</b> <a href="PPCLoopPreIncPrep_8cpp_source.html#l00108">PPCLoopPreIncPrep.cpp:108</a></div></div>
<div class="ttc" id="aPPCVSXFMAMutate_8cpp_html_a11cb5628e531251532f100309802a146"><div class="ttname"><a href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a></div><div class="ttdeci">PowerPC VSX FMA Mutation</div><div class="ttdef"><b>Definition:</b> <a href="PPCVSXFMAMutate_8cpp_source.html#l00390">PPCVSXFMAMutate.cpp:390</a></div></div>
<div class="ttc" id="aRegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="aScheduleDAGMutation_8h_html"><div class="ttname"><a href="ScheduleDAGMutation_8h.html">ScheduleDAGMutation.h</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="aTargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="aTwine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></div><div class="ttdoc">Base class for GenericScheduler.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00784">MachineScheduler.h:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a0fc28b204833d49b88dbeceb366b7439"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">llvm::GenericSchedulerBase::traceCandidate</a></div><div class="ttdeci">void traceCandidate(const SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02590">MachineScheduler.cpp:2590</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a3cab76d375dbb626e5179b96f84fd3dc"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase::Rem</a></div><div class="ttdeci">SchedRemainder Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00887">MachineScheduler.h:887</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a8668556014566994c07b21391762551b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">llvm::GenericSchedulerBase::setPolicy</a></div><div class="ttdeci">void setPolicy(CandPolicy &amp;Policy, bool IsPostRA, SchedBoundary &amp;CurrZone, SchedBoundary *OtherZone)</div><div class="ttdoc">Set the CandPolicy given a scheduling zone given the current resources and latencies inside and outsi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02511">MachineScheduler.cpp:2511</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a9730ea0068843718868a8667f52e3680"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">llvm::GenericSchedulerBase::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00884">MachineScheduler.h:884</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a9df77ae80f822b788cb2464992a05bc1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">llvm::GenericSchedulerBase::getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02566">MachineScheduler.cpp:2566</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_abf7a31296b8d3ede091a25b7777c3a15"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">llvm::GenericSchedulerBase::GenericSchedulerBase</a></div><div class="ttdeci">GenericSchedulerBase(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00889">MachineScheduler.h:889</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ad0f9f52bf2f7c54d9546cedd1c47ef45"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">llvm::GenericSchedulerBase::Context</a></div><div class="ttdeci">const MachineSchedContext * Context</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00883">MachineScheduler.h:883</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">llvm::GenericSchedulerBase::CandReason</a></div><div class="ttdeci">CandReason</div><div class="ttdoc">Represent the type of SchedCandidate found within a single queue.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00788">MachineScheduler.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">llvm::GenericSchedulerBase::RegExcess</a></div><div class="ttdeci">@ RegExcess</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">llvm::GenericSchedulerBase::RegMax</a></div><div class="ttdeci">@ RegMax</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">llvm::GenericSchedulerBase::ResourceDemand</a></div><div class="ttdeci">@ ResourceDemand</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a3e5ec7d7634a70f61fd64c3ef22d02f1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a3e5ec7d7634a70f61fd64c3ef22d02f1">llvm::GenericSchedulerBase::Only1</a></div><div class="ttdeci">@ Only1</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">llvm::GenericSchedulerBase::ResourceReduce</a></div><div class="ttdeci">@ ResourceReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">llvm::GenericSchedulerBase::Cluster</a></div><div class="ttdeci">@ Cluster</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">llvm::GenericSchedulerBase::TopPathReduce</a></div><div class="ttdeci">@ TopPathReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00791">MachineScheduler.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">llvm::GenericSchedulerBase::NoCand</a></div><div class="ttdeci">@ NoCand</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">llvm::GenericSchedulerBase::BotHeightReduce</a></div><div class="ttdeci">@ BotHeightReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">llvm::GenericSchedulerBase::RegCritical</a></div><div class="ttdeci">@ RegCritical</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">llvm::GenericSchedulerBase::NodeOrder</a></div><div class="ttdeci">@ NodeOrder</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00791">MachineScheduler.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">llvm::GenericSchedulerBase::PhysReg</a></div><div class="ttdeci">@ PhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">llvm::GenericSchedulerBase::Stall</a></div><div class="ttdeci">@ Stall</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">llvm::GenericSchedulerBase::BotPathReduce</a></div><div class="ttdeci">@ BotPathReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00790">MachineScheduler.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">llvm::GenericSchedulerBase::Weak</a></div><div class="ttdeci">@ Weak</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73">llvm::GenericSchedulerBase::NextDefUse</a></div><div class="ttdeci">@ NextDefUse</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00791">MachineScheduler.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">llvm::GenericSchedulerBase::TopDepthReduce</a></div><div class="ttdeci">@ TopDepthReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00791">MachineScheduler.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae9476ffbc2f3f195a2116b13f3186194"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">llvm::GenericSchedulerBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00885">MachineScheduler.h:885</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></div><div class="ttdoc">GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00927">MachineScheduler.h:927</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a0aa33f27fbf7be1e7e53512ceb6de885"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">llvm::GenericScheduler::checkAcyclicLatency</a></div><div class="ttdeci">void checkAcyclicLatency()</div><div class="ttdoc">Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic critical path by more cycle...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02811">MachineScheduler.cpp:2811</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a190c2995c11bd6de755bbd8311a8f176"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">llvm::GenericScheduler::BotCand</a></div><div class="ttdeci">SchedCandidate BotCand</div><div class="ttdoc">Candidate last picked from Bot boundary.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00983">MachineScheduler.h:983</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a253bc2bd1ae8e7f36e0c3c1c9bb67367"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">llvm::GenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00977">MachineScheduler.h:977</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a33cc1a55125b89319e048d24625a2925"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">llvm::GenericScheduler::TopCand</a></div><div class="ttdeci">SchedCandidate TopCand</div><div class="ttdoc">Candidate last picked from Top boundary.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00981">MachineScheduler.h:981</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a3763f96e92009d4dc101837627fff3bd"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">llvm::GenericScheduler::Bot</a></div><div class="ttdeci">SchedBoundary Bot</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00978">MachineScheduler.h:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a67813956a4d16d9f7403ca4462c0d9ae"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">llvm::GenericScheduler::RegionPolicy</a></div><div class="ttdeci">MachineSchedPolicy RegionPolicy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00974">MachineScheduler.h:974</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a75edfd9bb13c765b11b0b400cbe2aaed"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">llvm::GenericScheduler::DAG</a></div><div class="ttdeci">ScheduleDAGMILive * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00972">MachineScheduler.h:972</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a779430fb54fa19f8bf9d94d1618bf7f5"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">llvm::GenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00961">MachineScheduler.h:961</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a8329c2fe0a6267d1e0f94dc4aecc5892"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892">llvm::GenericScheduler::dumpPolicy</a></div><div class="ttdeci">void dumpPolicy() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02791">MachineScheduler.cpp:2791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a86daa2196d1142e51ae46f49b1bc0000"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">llvm::GenericScheduler::tryCandidate</a></div><div class="ttdeci">virtual void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand, SchedBoundary *Zone) const</div><div class="ttdoc">Apply a set of heuristics to a new candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02995">MachineScheduler.cpp:2995</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_aa8cddd2ea015f8177a8395035f87e332"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02712">MachineScheduler.cpp:2712</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ab0d12eb20352f092840f7f8df60abe26"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab0d12eb20352f092840f7f8df60abe26">llvm::GenericScheduler::initCandidate</a></div><div class="ttdeci">void initCandidate(SchedCandidate &amp;Cand, SUnit *SU, bool AtTop, const RegPressureTracker &amp;RPTracker, RegPressureTracker &amp;TempTracker)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02948">MachineScheduler.cpp:2948</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ab1ad1eb71432f2b381687717ced8b052"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">llvm::GenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">Check if pressure tracking is needed before building the DAG and initializing this strategy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00939">MachineScheduler.h:939</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ac047246e76df6b86564a6b62c2403aef"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">llvm::GenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02839">MachineScheduler.cpp:2839</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ac8e2225e71c3b7d40575a2ab9bfffc78"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">llvm::GenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Initialize the per-region scheduling policy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02743">MachineScheduler.cpp:2743</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_acc4369e500d02fac8e313e69947b2611"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">llvm::GenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00953">MachineScheduler.h:953</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ad04f609cdff2331741525e5328836598"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad04f609cdff2331741525e5328836598">llvm::GenericScheduler::reschedulePhysReg</a></div><div class="ttdeci">void reschedulePhysReg(SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03253">MachineScheduler.cpp:3253</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ad4cc558b6cbcc4e9cea5df915c197e14"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">llvm::GenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the best node to balance the schedule. Implements MachineSchedStrategy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03208">MachineScheduler.cpp:3208</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ad9779ec3011b4547f9a509af82d87a6e"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad9779ec3011b4547f9a509af82d87a6e">llvm::GenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedBoundary &amp;Zone, const CandPolicy &amp;ZonePolicy, const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate)</div><div class="ttdoc">Pick the best candidate from the queue.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03103">MachineScheduler.cpp:3103</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ada10b0f311c10e4c89f7449fdd38b965"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">llvm::GenericScheduler::shouldTrackLaneMasks</a></div><div class="ttdeci">bool shouldTrackLaneMasks() const override</div><div class="ttdoc">Returns true if lanemasks should be tracked.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00943">MachineScheduler.h:943</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_adf574ab3455d7292bed998d8ba50bfeb"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">llvm::GenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Update the scheduler's state after scheduling a node.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03283">MachineScheduler.cpp:3283</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_ae8dd2d1a734d828faa812af4a9a135e3"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">llvm::GenericScheduler::GenericScheduler</a></div><div class="ttdeci">GenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00929">MachineScheduler.h:929</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_aef82bce77971408815c3b90979188d1e"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">llvm::GenericScheduler::pickNodeBidirectional</a></div><div class="ttdeci">SUnit * pickNodeBidirectional(bool &amp;IsTopNode)</div><div class="ttdoc">Pick the best candidate node from either the top or bottom queue.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03129">MachineScheduler.cpp:3129</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00083">MachineLoopInfo.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener</a></div><div class="ttdoc">MachinePassRegistryListener - Listener to adds and removals of nodes in registration list.</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00032">MachinePassRegistry.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdoc">MachinePassRegistryNode - Machine pass node stored in registration list.</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00048">MachinePassRegistry.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePassRegistryNode_html_a9230c536c8593b8158fa1d786eb20f9e"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a9230c536c8593b8158fa1d786eb20f9e">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00060">MachinePassRegistry.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry</a></div><div class="ttdoc">MachinePassRegistry - Track the registration of machine passes.</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00073">MachinePassRegistry.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdoc">MachineSchedRegistry provides a selection of available machine instruction schedulers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00134">MachineScheduler.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a138f5c51fbe1d918e2226d52b94ae898"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">llvm::MachineSchedRegistry::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener&lt; FunctionPassCtor &gt; *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00162">MachineScheduler.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a27747bbaa6d919fb4a31796ac5146dfa"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">llvm::MachineSchedRegistry::Registry</a></div><div class="ttdeci">static MachinePassRegistry&lt; ScheduleDAGCtor &gt; Registry</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00143">MachineScheduler.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a2f39454027354ec8b017347bf7c9870c"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">llvm::MachineSchedRegistry::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGCtor FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00141">MachineScheduler.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a72ce1c7e2337672002f8330681bbdf40"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">llvm::MachineSchedRegistry::MachineSchedRegistry</a></div><div class="ttdeci">MachineSchedRegistry(const char *N, const char *D, ScheduleDAGCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00145">MachineScheduler.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a79ccc8de53695c5f21c3c31340071779"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">llvm::MachineSchedRegistry::~MachineSchedRegistry</a></div><div class="ttdeci">~MachineSchedRegistry()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00150">MachineScheduler.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a9a5ff324d93a622c5c76043980082a6b"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a9a5ff324d93a622c5c76043980082a6b">llvm::MachineSchedRegistry::getList</a></div><div class="ttdeci">static MachineSchedRegistry * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00158">MachineScheduler.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_a9fec0ddb5cfb9db5082a914d99310c2e"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">llvm::MachineSchedRegistry::ScheduleDAGCtor</a></div><div class="ttdeci">ScheduleDAGInstrs *(*)(MachineSchedContext *) ScheduleDAGCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00138">MachineScheduler.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedRegistry_html_aebc29c18f00152b06eb11099ac63faa1"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#aebc29c18f00152b06eb11099ac63faa1">llvm::MachineSchedRegistry::getNext</a></div><div class="ttdeci">MachineSchedRegistry * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00154">MachineScheduler.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdoc">MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00196">MachineScheduler.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a0ee5c4dca10fa653801aa73cf1723f84"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">llvm::MachineSchedStrategy::shouldTrackPressure</a></div><div class="ttdeci">virtual bool shouldTrackPressure() const</div><div class="ttdoc">Check if pressure tracking is needed before building the DAG and initializing this strategy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00211">MachineScheduler.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a1767939c59515562b576fc23075ef7df"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">llvm::MachineSchedStrategy::leaveMBB</a></div><div class="ttdeci">virtual void leaveMBB()</div><div class="ttdoc">Tell the strategy that current MBB is done.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00230">MachineScheduler.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a2ecebd8a29fabb301a5799dc4d034667"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">llvm::MachineSchedStrategy::enterMBB</a></div><div class="ttdeci">virtual void enterMBB(MachineBasicBlock *MBB)</div><div class="ttdoc">Tell the strategy that MBB is about to be processed.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00227">MachineScheduler.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a3a8386beb0371134711bb85e91c5e616"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy::scheduleTree</a></div><div class="ttdeci">virtual void scheduleTree(unsigned SubtreeID)</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00242">MachineScheduler.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a3be6a6d3b879d048d8df6ae13c7b9698"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy::schedNode</a></div><div class="ttdeci">virtual void schedNode(SUnit *SU, bool IsTopNode)=0</div><div class="ttdoc">Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an instruction and updated scheduled/rem...</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a3d07f24fe972db3fc65bd905a95a5bdb"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">llvm::MachineSchedStrategy::~MachineSchedStrategy</a></div><div class="ttdeci">virtual ~MachineSchedStrategy()=default</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a42eed718d961aaef1f3715e91e3ccaf7"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy::initialize</a></div><div class="ttdeci">virtual void initialize(ScheduleDAGMI *DAG)=0</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a870625307391612fc91db410cf9820b0"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy::releaseTopNode</a></div><div class="ttdeci">virtual void releaseTopNode(SUnit *SU)=0</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling.</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a9671665fa833900c1b7d4dafe8f7c93e"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">llvm::MachineSchedStrategy::dumpPolicy</a></div><div class="ttdeci">virtual void dumpPolicy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00207">MachineScheduler.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a9b216890fb3108d84248b54044fe2670"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">llvm::MachineSchedStrategy::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">virtual bool doMBBSchedRegionsTopDown() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00221">MachineScheduler.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_ab8f81fac35fcedf80a58ef268409d328"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">llvm::MachineSchedStrategy::pickNode</a></div><div class="ttdeci">virtual SUnit * pickNode(bool &amp;IsTopNode)=0</div><div class="ttdoc">Pick the next node to schedule, or return NULL.</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_ae3ec4fd225f0e252e6dfabc03d0903bf"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy::initPolicy</a></div><div class="ttdeci">virtual void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs)</div><div class="ttdoc">Optionally override the per-region scheduling policy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00203">MachineScheduler.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_aee56664b72ea174c22ef095dc828a0b5"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy::releaseBottomNode</a></div><div class="ttdeci">virtual void releaseBottomNode(SUnit *SU)=0</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling.</div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_af1f5d487c749cd8b3fe868e48b80a84d"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">llvm::MachineSchedStrategy::shouldTrackLaneMasks</a></div><div class="ttdeci">virtual bool shouldTrackLaneMasks() const</div><div class="ttdoc">Returns true if lanemasks should be tracked.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00216">MachineScheduler.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_af9b2f5ad8048d175fc88cbd6684ac720"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy::registerRoots</a></div><div class="ttdeci">virtual void registerRoots()</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00234">MachineScheduler.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html">llvm::PostGenericScheduler</a></div><div class="ttdoc">PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01009">MachineScheduler.h:1009</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a166bd59cd27ad6b2986ca7d7482e3013"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">PostRA scheduling does not track pressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01028">MachineScheduler.h:1028</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a19c13266ab002ad2ce608573c4d2c98e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">llvm::PostGenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Called after ScheduleDAGMI has scheduled an instruction and updated scheduled/remaining flags in the ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03447">MachineScheduler.cpp:3447</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a1e662247e5a490eb442f3c3fdc03fc55"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler::scheduleTree</a></div><div class="ttdeci">void scheduleTree(unsigned SubtreeID) override</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01036">MachineScheduler.h:1036</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a228f5e150e68f65407ed303218827a0a"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">llvm::PostGenericScheduler::DAG</a></div><div class="ttdeci">ScheduleDAGMI * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01011">MachineScheduler.h:1011</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a406dc33395b3fd7b56da9a33fbccdc82"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">llvm::PostGenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01012">MachineScheduler.h:1012</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a744ad04adf5ae507a33542ec18b0d97f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *Dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03323">MachineScheduler.cpp:3323</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a7b2207fcd69085e114fe45fb49276ff2"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01042">MachineScheduler.h:1042</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ab6a685edcf3974ea7f1eaac95c655715"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ab6a685edcf3974ea7f1eaac95c655715">llvm::PostGenericScheduler::~PostGenericScheduler</a></div><div class="ttdeci">~PostGenericScheduler() override=default</div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ab8a754613da40b20e5eb168b9a5cb545"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">llvm::PostGenericScheduler::BotRoots</a></div><div class="ttdeci">SmallVector&lt; SUnit *, 8 &gt; BotRoots</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01013">MachineScheduler.h:1013</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ac0ed66e777f4e48ebe10a98a82db746b"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">llvm::PostGenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03398">MachineScheduler.cpp:3398</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ac32bc6bea26f0dc3cc421145f6c41af6"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01049">MachineScheduler.h:1049</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ac8d3e1ce009ee1e50dfd8897346404bb"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">llvm::PostGenericScheduler::PostGenericScheduler</a></div><div class="ttdeci">PostGenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01016">MachineScheduler.h:1016</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ad9f7d64df62c7391f08ec630ea104e71"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">llvm::PostGenericScheduler::tryCandidate</a></div><div class="ttdeci">void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand)</div><div class="ttdoc">Apply a set of heuristics to a new candidate for PostRA scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03360">MachineScheduler.cpp:3360</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_ae4758631028c5ed6276e33ac9dccb4bf"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Optionally override the per-region scheduling policy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01021">MachineScheduler.h:1021</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_aee5ca47cbb46d1237ce496179411b03e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">llvm::PostGenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03342">MachineScheduler.cpp:3342</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_af8a37b0efa51cfd3f6b4729e3298de7f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03414">MachineScheduler.cpp:3414</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdoc">List of PressureChanges in order of increasing, unique PSetID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00139">RegisterPressure.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00196">RegisterPressure.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00526">MachineScheduler.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a025211e06f54e0c9b9870b12e2b72494"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">llvm::ReadyQueue::push</a></div><div class="ttdeci">void push(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00557">MachineScheduler.h:557</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a1f6ee31ad507dd548edfd2fa1fa91b23"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">llvm::ReadyQueue::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00551">MachineScheduler.h:551</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a2507266a985808e58305a3781647095e"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">llvm::ReadyQueue::find</a></div><div class="ttdeci">iterator find(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00555">MachineScheduler.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a4afc92f2d387ce9eb2c2647dec8bf92a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">llvm::ReadyQueue::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00549">MachineScheduler.h:549</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a57a4bd7fcd66c8d555fa3b6a7e982002"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a57a4bd7fcd66c8d555fa3b6a7e982002">llvm::ReadyQueue::elements</a></div><div class="ttdeci">ArrayRef&lt; SUnit * &gt; elements()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00553">MachineScheduler.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a61a4a769784e3da32d297c2752646aee"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">llvm::ReadyQueue::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00594">MachineScheduler.cpp:594</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a88f6acd4582a04ff78f46aca836c0b39"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">llvm::ReadyQueue::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00543">MachineScheduler.h:543</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_aac7f48e9f4ecf77fe560c016c853edf9"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">llvm::ReadyQueue::ReadyQueue</a></div><div class="ttdeci">ReadyQueue(unsigned id, const Twine &amp;name)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00532">MachineScheduler.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac25a58da20f4a6c1992ee2a0b135f13f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">llvm::ReadyQueue::isInQueue</a></div><div class="ttdeci">bool isInQueue(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00539">MachineScheduler.h:539</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac382b8e28fb3d7992c04e6362c3b5295"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00547">MachineScheduler.h:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac4384acfabedebaf6fd9a05d86109f47"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00541">MachineScheduler.h:541</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac90e8349a5117f988bbb4cf8bf8c5f9f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00536">MachineScheduler.h:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ae2b2d28e09bd8ce878a5536f12717c72"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">llvm::ReadyQueue::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00545">MachineScheduler.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_af430eb49f015d12fb57b4407a7e3005d"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">llvm::ReadyQueue::remove</a></div><div class="ttdeci">iterator remove(iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00562">MachineScheduler.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_afe1bde7001d7b6a70198dc827f4a28e2"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00534">MachineScheduler.h:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00355">RegisterPressure.h:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1Registry_1_1Add_html"><div class="ttname"><a href="classllvm_1_1Registry_1_1Add.html">llvm::Registry::Add</a></div><div class="ttdoc">A static registration template.</div><div class="ttdef"><b>Definition:</b> <a href="Registry_8h_source.html#l00114">Registry.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1Registry_html"><div class="ttname"><a href="classllvm_1_1Registry.html">llvm::Registry</a></div><div class="ttdoc">A global registry used in conjunction with static constructors to make pluggable components (like tar...</div><div class="ttdef"><b>Definition:</b> <a href="Registry_8h_source.html#l00044">Registry.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdoc">Queue id of node.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00265">ScheduleDAG.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a2a6f92b9c5aba34d3b07f3ebe229ccff"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">llvm::SUnit::TopReadyCycle</a></div><div class="ttdeci">unsigned TopReadyCycle</div><div class="ttdoc">Cycle relative to start when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aa1dfdcdc657e12c47e72d9dbe251ac85"><div class="ttname"><a href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">llvm::SUnit::BotReadyCycle</a></div><div class="ttdeci">unsigned BotReadyCycle</div><div class="ttdoc">Cycle relative to end when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00300">ScheduleDAG.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00603">MachineScheduler.h:603</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a155166a788cfe0d992af6f2e21e6118e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">llvm::SchedBoundary::releasePending</a></div><div class="ttdeci">void releasePending()</div><div class="ttdoc">Release pending ready nodes in to the available queue.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02340">MachineScheduler.cpp:2340</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a24bc7ce4ae7f1bc672ee20aaefcce30b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">llvm::SchedBoundary::getDependentLatency</a></div><div class="ttdeci">unsigned getDependentLatency() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00705">MachineScheduler.h:705</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a29ef846d6fac7aa275808c8866035968"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">llvm::SchedBoundary::getScheduledLatency</a></div><div class="ttdeci">unsigned getScheduledLatency() const</div><div class="ttdoc">Get the number of latency cycles &quot;covered&quot; by the scheduled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00710">MachineScheduler.h:710</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a2e4f8d7ebc77cdaa0241f46d01e7375b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">llvm::SchedBoundary::incExecutedResources</a></div><div class="ttdeci">void incExecutedResources(unsigned PIdx, unsigned Count)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02149">MachineScheduler.cpp:2149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a2ec93f0e570be68d89930c8e4032ef83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">llvm::SchedBoundary::isResourceLimited</a></div><div class="ttdeci">bool isResourceLimited() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00741">MachineScheduler.h:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a3e9e2fcb68f7063b63e67dd34b8fa00f"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">llvm::SchedBoundary::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00613">MachineScheduler.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a42aaa1b48f61e21b104a0aab30142385"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">llvm::SchedBoundary::getExecutedCount</a></div><div class="ttdeci">unsigned getExecutedCount() const</div><div class="ttdoc">Get a scaled count for the minimum execution time of the scheduled micro-ops that are ready to execut...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00733">MachineScheduler.h:733</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a4a674627365b72b17a9b2e0a99d40ce1"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">llvm::SchedBoundary::getLatencyStallCycles</a></div><div class="ttdeci">unsigned getLatencyStallCycles(SUnit *SU)</div><div class="ttdoc">Get the difference between the given SUnit's ready time and the current cycle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01932">MachineScheduler.cpp:1932</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a4e57bf16f8ed97dbbdc4d48655455b3c"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4e57bf16f8ed97dbbdc4d48655455b3c">llvm::SchedBoundary::findMaxLatency</a></div><div class="ttdeci">unsigned findMaxLatency(ArrayRef&lt; SUnit * &gt; ReadySUs)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02038">MachineScheduler.cpp:2039</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a4f3e434b23939cec7a3c61b45071a017"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">llvm::SchedBoundary::DAG</a></div><div class="ttdeci">ScheduleDAGMI * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00612">MachineScheduler.h:612</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a589e51a1ef960a2b6aaa3854ce04d77a"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00694">MachineScheduler.h:694</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a5af50e4260bb23b1035c52c186fdcc8b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">llvm::SchedBoundary::getOtherResourceCount</a></div><div class="ttdeci">unsigned getOtherResourceCount(unsigned &amp;OtherCritIdx)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02059">MachineScheduler.cpp:2060</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a64b3464e46fb663d1c409fd21a0fa97b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">llvm::SchedBoundary::Rem</a></div><div class="ttdeci">SchedRemainder * Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00614">MachineScheduler.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a6b1771cf492495f8f82727657c68e571"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">llvm::SchedBoundary::bumpNode</a></div><div class="ttdeci">void bumpNode(SUnit *SU)</div><div class="ttdoc">Move the boundary of scheduled code by one SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02196">MachineScheduler.cpp:2196</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a6f3130b70563722e1dc6ddbf616e3e77"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">llvm::SchedBoundary::getCriticalCount</a></div><div class="ttdeci">unsigned getCriticalCount() const</div><div class="ttdoc">Get the scaled count of scheduled micro-ops and resources, including executed resources.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00724">MachineScheduler.h:724</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a744d69baffaf2903667eb65cf07a6814"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">llvm::SchedBoundary::pickOnlyChoice</a></div><div class="ttdeci">SUnit * pickOnlyChoice()</div><div class="ttdoc">Call this before applying any other heuristics to the Available queue.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02384">MachineScheduler.cpp:2384</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a76e289066f62990cc6ac7cbbe6ea5e7b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a76e289066f62990cc6ac7cbbe6ea5e7b">llvm::SchedBoundary::getNextResourceCycleByInstance</a></div><div class="ttdeci">unsigned getNextResourceCycleByInstance(unsigned InstanceIndex, unsigned Cycles)</div><div class="ttdoc">Compute the next cycle at which the given processor resource unit can be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01944">MachineScheduler.cpp:1944</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a794b66ab6a101286bc422e08fc6e9fff"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">llvm::SchedBoundary::SchedBoundary</a></div><div class="ttdeci">SchedBoundary(unsigned ID, const Twine &amp;Name)</div><div class="ttdoc">Pending queues extend the ready queues with the same ID and the PendingFlag set.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00682">MachineScheduler.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a8ec89d1b58602018ae4e1f98f980501e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">llvm::SchedBoundary::~SchedBoundary</a></div><div class="ttdeci">~SchedBoundary()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01836">MachineScheduler.cpp:1836</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6">llvm::SchedBoundary::LogMaxQID</a></div><div class="ttdeci">@ LogMaxQID</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00610">MachineScheduler.h:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605">llvm::SchedBoundary::TopQID</a></div><div class="ttdeci">@ TopQID</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00607">MachineScheduler.h:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a96ea2a85368536ac8f89ccf17616c3acad5d95226ee8fc3cd039ff3f950559d53"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3acad5d95226ee8fc3cd039ff3f950559d53">llvm::SchedBoundary::BotQID</a></div><div class="ttdeci">@ BotQID</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00608">MachineScheduler.h:608</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a9b96d44ad4639ec8e5840e97cc4654e5"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">llvm::SchedBoundary::HazardRec</a></div><div class="ttdeci">ScheduleHazardRecognizer * HazardRec</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00619">MachineScheduler.h:619</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_aa49fbb78ca6f0a19a967f2f8fb70097d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">llvm::SchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00616">MachineScheduler.h:616</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_aab0971160b7ebc9ee2581f651a3b7f01"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">llvm::SchedBoundary::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *dag, const TargetSchedModel *smodel, SchedRemainder *rem)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01904">MachineScheduler.cpp:1905</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ab3d78682bd9d8b24004013c3a43102e4"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab3d78682bd9d8b24004013c3a43102e4">llvm::SchedBoundary::getNextResourceCycle</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getNextResourceCycle(unsigned PIdx, unsigned Cycles)</div><div class="ttdoc">Compute the next cycle at which the given processor resource can be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01960">MachineScheduler.cpp:1960</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ab873e76ca432b2280dad3ffc130b6515"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">llvm::SchedBoundary::getResourceCount</a></div><div class="ttdeci">unsigned getResourceCount(unsigned ResIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00718">MachineScheduler.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_abb74f3d3a30e2ae598ec8a782d9031e8"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">llvm::SchedBoundary::bumpCycle</a></div><div class="ttdeci">void bumpCycle(unsigned NextCycle)</div><div class="ttdoc">Move the boundary of scheduled code by one cycle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02111">MachineScheduler.cpp:2111</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_abf6818408355641447d02e6b68cecdfc"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">llvm::SchedBoundary::releaseNode</a></div><div class="ttdeci">void releaseNode(SUnit *SU, unsigned ReadyCycle)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02086">MachineScheduler.cpp:2086</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ac1e943e12b0a4d1f19e2a3c9f9ab265d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">llvm::SchedBoundary::countResource</a></div><div class="ttdeci">unsigned countResource(unsigned PIdx, unsigned Cycles, unsigned ReadyCycle)</div><div class="ttdoc">Add the given processor resource to this scheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02162">MachineScheduler.cpp:2163</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ac984b92ac3a64875c7f2908ef617584d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">llvm::SchedBoundary::getCurrMOps</a></div><div class="ttdeci">unsigned getCurrMOps() const</div><div class="ttdoc">Micro-ops issued in the current cycle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00702">MachineScheduler.h:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_acef1c37226a48a752d933063e8ba6f83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">llvm::SchedBoundary::getCurrCycle</a></div><div class="ttdeci">unsigned getCurrCycle() const</div><div class="ttdoc">Number of cycles to issue the instructions scheduled in this zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00699">MachineScheduler.h:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ad3f102348942e4ca3ec057e895138609"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">llvm::SchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00617">MachineScheduler.h:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ad4863d625621382105fd66cd82810588"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">llvm::SchedBoundary::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01851">MachineScheduler.cpp:1851</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_adb8558f52662b83fe081b34b1f31fb20"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">llvm::SchedBoundary::checkHazard</a></div><div class="ttdeci">bool checkHazard(SUnit *SU)</div><div class="ttdoc">Does this SU have a hazard within the current instruction group.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01992">MachineScheduler.cpp:1992</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ae01f950d577dadad26a49baa47d10d66"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae01f950d577dadad26a49baa47d10d66">llvm::SchedBoundary::dumpScheduledState</a></div><div class="ttdeci">void dumpScheduledState() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02419">MachineScheduler.cpp:2419</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ae28da0579ee268c38eb2a5ababa222fa"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">llvm::SchedBoundary::removeReady</a></div><div class="ttdeci">void removeReady(SUnit *SU)</div><div class="ttdoc">Remove SU from the ready set for this boundary.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02372">MachineScheduler.cpp:2372</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ae98af615296b8adf67556301343d6ca2"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">llvm::SchedBoundary::getZoneCritResIdx</a></div><div class="ttdeci">unsigned getZoneCritResIdx() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00738">MachineScheduler.h:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_af7a9c62acba4010b5c47f12f458eaf00"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">llvm::SchedBoundary::getUnscheduledLatency</a></div><div class="ttdeci">unsigned getUnscheduledLatency(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00714">MachineScheduler.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00065">ScheduleDFS.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00118">ScheduleDAGInstrs.h:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a21805259f54dab47c2b3da009216996a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const</div><div class="ttdoc">Returns an iterator to the bottom of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00274">ScheduleDAGInstrs.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00271">ScheduleDAGInstrs.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ad2b3e1939f6f39819ad55c714deefad6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00120">ScheduleDAGInstrs.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdoc">True if the DAG builder should remove kill flags (in preparation for rescheduling).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00128">ScheduleDAGInstrs.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00380">MachineScheduler.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a04a2c04f918397dbac27a79e58807136"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">llvm::ScheduleDAGMILive::scheduleMI</a></div><div class="ttdeci">void scheduleMI(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Move an instruction and update register pressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01384">MachineScheduler.cpp:1384</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a1583ce23a69e8a1b4af8065e2019c75f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01194">MachineScheduler.cpp:1194</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a173db28fde5f079ed3dce74bb078551e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">llvm::ScheduleDAGMILive::VRegUses</a></div><div class="ttdeci">VReg2SUnitMultiMap VRegUses</div><div class="ttdoc">Maps vregs to the SUnits of their uses in the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00392">MachineScheduler.h:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a21c7721fcb12ebb55872b86d33e61e27"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">llvm::ScheduleDAGMILive::computeDFSResult</a></div><div class="ttdeci">void computeDFSResult()</div><div class="ttdoc">Compute a DFSResult after DAG building is complete, and before any queue comparisons.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01277">MachineScheduler.cpp:1277</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a24c23a8dc39475b1e913e41f1249c9f7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00452">MachineScheduler.h:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a3000d2b281b2c4c46c1afb89e060ce04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">llvm::ScheduleDAGMILive::DFSResult</a></div><div class="ttdeci">SchedDFSResult * DFSResult</div><div class="ttdoc">Information about DAG subtrees.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00386">MachineScheduler.h:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a34481791fdd8f5d9131431cb0a1a0c01"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdoc">Implement the ScheduleDAGInstrs interface for handling the next scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00968">MachineScheduler.cpp:968</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a3668b7c35103540be55d96cd68948f43"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">llvm::ScheduleDAGMILive::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit * &gt; TopRoots, ArrayRef&lt; SUnit * &gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01374">MachineScheduler.cpp:1374</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a3b9bb9bd4b3922f0b8704eec7287b914"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">llvm::ScheduleDAGMILive::updatePressureDiffs</a></div><div class="ttdeci">void updatePressureDiffs(ArrayRef&lt; RegisterMaskPair &gt; LiveUses)</div><div class="ttdoc">Update the PressureDiff array for liveness after scheduling this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01093">MachineScheduler.cpp:1093</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a3dfceb23c208cc886dcd2a82dab9d5c2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">llvm::ScheduleDAGMILive::ShouldTrackLaneMasks</a></div><div class="ttdeci">bool ShouldTrackLaneMasks</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00401">MachineScheduler.h:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a461ba62db23baf1682449292b89e4fe1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">llvm::ScheduleDAGMILive::BotRPTracker</a></div><div class="ttdeci">RegPressureTracker BotRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00416">MachineScheduler.h:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a4be5ffcd4f76d433cc753be146a872b7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">llvm::ScheduleDAGMILive::buildDAGWithRegPressure</a></div><div class="ttdeci">void buildDAGWithRegPressure()</div><div class="ttdoc">Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking enabled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01254">MachineScheduler.cpp:1254</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a4d37514645e531a608da1d7292057886"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">llvm::ScheduleDAGMILive::RegionCriticalPSets</a></div><div class="ttdeci">std::vector&lt; PressureChange &gt; RegionCriticalPSets</div><div class="ttdoc">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00408">MachineScheduler.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a556d08e5789e4c99bb9c24aa4e226f9b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">llvm::ScheduleDAGMILive::updateScheduledPressure</a></div><div class="ttdeci">void updateScheduledPressure(const SUnit *SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01064">MachineScheduler.cpp:1065</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a57a609e622ec6c168d03da1abbae9b80"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">llvm::ScheduleDAGMILive::DisconnectedComponentsRenamed</a></div><div class="ttdeci">bool DisconnectedComponentsRenamed</div><div class="ttdoc">True if disconnected subregister components are already renamed.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00420">MachineScheduler.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a5910374e4846726fd055b303893720c0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">llvm::ScheduleDAGMILive::TopPressure</a></div><div class="ttdeci">IntervalPressure TopPressure</div><div class="ttdoc">The top of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00411">MachineScheduler.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a6326ec771a59a9d13a860922f9e21b6c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">llvm::ScheduleDAGMILive::SUPressureDiffs</a></div><div class="ttdeci">PressureDiffs SUPressureDiffs</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00397">MachineScheduler.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a642560b62069c00ff76aa0a3f27a54b0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00443">MachineScheduler.h:443</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a67da2c9a62e43ae7b66bc5ca91f55a05"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">llvm::ScheduleDAGMILive::ScheduleDAGMILive</a></div><div class="ttdeci">ScheduleDAGMILive(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00423">MachineScheduler.h:423</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a7bb19d3e5b68421bc97c3c4b524e7888"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">llvm::ScheduleDAGMILive::computeCyclicCriticalPath</a></div><div class="ttdeci">unsigned computeCyclicCriticalPath()</div><div class="ttdoc">Compute the cyclic critical path through the DAG.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01313">MachineScheduler.cpp:1313</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a842d507c07056303d6aef3eb5acfe2b2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">llvm::ScheduleDAGMILive::BotPressure</a></div><div class="ttdeci">IntervalPressure BotPressure</div><div class="ttdoc">The bottom of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00415">MachineScheduler.h:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a86daf2b1fb72fdd9a8785a4042ac1457"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">llvm::ScheduleDAGMILive::initRegPressure</a></div><div class="ttdeci">void initRegPressure()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00990">MachineScheduler.cpp:990</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a87daf83eb223263e4c8766d10aa911be"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">llvm::ScheduleDAGMILive::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const</div><div class="ttdoc">Return true if register pressure tracking is enabled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00435">MachineScheduler.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a91c62f0ae0c40d54d8dd13c703618af4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive::hasVRegLiveness</a></div><div class="ttdeci">bool hasVRegLiveness() const override</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00432">MachineScheduler.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a920652e64042f72e913f81f9660b4f2f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">llvm::ScheduleDAGMILive::collectVRegUses</a></div><div class="ttdeci">void collectVRegUses(SUnit &amp;SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00926">MachineScheduler.cpp:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a9539744d7a0c1681540a64e935b671dd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00382">MachineScheduler.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a9e08a30279df354627265dbf5fb9d473"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">llvm::ScheduleDAGMILive::getDFSResult</a></div><div class="ttdeci">const SchedDFSResult * getDFSResult() const</div><div class="ttdoc">Return a non-null DFS result if the scheduling strategy initialized it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00464">MachineScheduler.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_aa80e188af21b1d7b6ada57dc03a2581e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">const PressureDiff &amp; getPressureDiff(const SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00455">MachineScheduler.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_aac50964e02990b51922da2dc47576b64"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00439">MachineScheduler.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_abd3a9c68e31ad35d6468f200facdd0e3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00403">MachineScheduler.h:403</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ac46dc81cc2feaf48751834a3dd13e33a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">llvm::ScheduleDAGMILive::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdoc">Register pressure in this region computed by initRegPressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00400">MachineScheduler.h:400</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ac9bc3efdc06ed731273758563df1b9eb"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">llvm::ScheduleDAGMILive::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const</div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00446">MachineScheduler.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ad1a95fae69c6ef3a956f2450e417edcc"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">llvm::ScheduleDAGMILive::getBotPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getBotPressure() const</div><div class="ttdoc">Get current register pressure for the bottom scheduled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00442">MachineScheduler.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ada767569b82d6e57bf0b25f5d35d22df"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">llvm::ScheduleDAGMILive::~ScheduleDAGMILive</a></div><div class="ttdeci">~ScheduleDAGMILive() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00922">MachineScheduler.cpp:922</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_add5e3e74f2db8e669b830ae35edc8c02"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">llvm::ScheduleDAGMILive::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01161">MachineScheduler.cpp:1161</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ae7868cdbf0bc5f751ca5de77b9d85831"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">llvm::ScheduleDAGMILive::getScheduledTrees</a></div><div class="ttdeci">BitVector &amp; getScheduledTrees()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00466">MachineScheduler.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ae8d156802e79e1d8f76dadc3e5d265b5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">llvm::ScheduleDAGMILive::LiveRegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator LiveRegionEnd</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00389">MachineScheduler.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_aeaa92f00c361a14dd3da3992078894f1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">llvm::ScheduleDAGMILive::ScheduledTrees</a></div><div class="ttdeci">BitVector ScheduledTrees</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00387">MachineScheduler.h:387</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_aefb5c9c3ec4fdd43313202df94e3c3c1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">llvm::ScheduleDAGMILive::getTopPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getTopPressure() const</div><div class="ttdoc">Get current register pressure for the top scheduled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00438">MachineScheduler.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_af06cc7cea58d96c7e069499a976ca8a0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00448">MachineScheduler.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_af2d03740fbd63d159d9f7432bfb3de72"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">llvm::ScheduleDAGMILive::RegPressure</a></div><div class="ttdeci">IntervalPressure RegPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00402">MachineScheduler.h:402</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_af7781c87ae9e210811389a826d7d4835"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">llvm::ScheduleDAGMILive::TopRPTracker</a></div><div class="ttdeci">RegPressureTracker TopRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00412">MachineScheduler.h:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00261">MachineScheduler.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a01b02e76c87211e7084ec17f18a2d16f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">llvm::ScheduleDAGMI::dumpSchedule</a></div><div class="ttdeci">void dumpSchedule() const</div><div class="ttdoc">dump the scheduled Sequence.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00907">MachineScheduler.cpp:907</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00265">MachineScheduler.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a0f5aea0b37a8ee856681544e5b97326d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">llvm::ScheduleDAGMI::postprocessDAG</a></div><div class="ttdeci">void postprocessDAG()</div><div class="ttdoc">Apply each ScheduleDAGMutation step in order.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00818">MachineScheduler.cpp:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a19c5e2b675721f465bc85a5f58e7c084"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">llvm::ScheduleDAGMI::startBlock</a></div><div class="ttdeci">void startBlock(MachineBasicBlock *bb) override</div><div class="ttdoc">Prepares to perform scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00685">MachineScheduler.cpp:685</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a1c51776d4e512a7f24d5b5d601c31016"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">llvm::ScheduleDAGMI::releasePred</a></div><div class="ttdeci">void releasePred(SUnit *SU, SDep *PredEdge)</div><div class="ttdoc">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00652">MachineScheduler.cpp:652</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a1f98694f104d052d71ed74ade38d69f0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">llvm::ScheduleDAGMI::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit * &gt; TopRoots, ArrayRef&lt; SUnit * &gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00843">MachineScheduler.cpp:843</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00313">MachineScheduler.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a2209b15a069023499cc665b373e67703"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">llvm::ScheduleDAGMI::moveInstruction</a></div><div class="ttdeci">void moveInstruction(MachineInstr *MI, MachineBasicBlock::iterator InsertPos)</div><div class="ttdoc">Change the position of an instruction within the basic block and update live ranges and region bounda...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00711">MachineScheduler.cpp:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">llvm::ScheduleDAGMI::releasePredecessors</a></div><div class="ttdeci">void releasePredecessors(SUnit *SU)</div><div class="ttdoc">releasePredecessors - Call releasePred on each of SU's predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00680">MachineScheduler.cpp:680</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a2aa5cb48ee16ded1b263483026d08894"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">llvm::ScheduleDAGMI::NextClusterSucc</a></div><div class="ttdeci">const SUnit * NextClusterSucc</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00278">MachineScheduler.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a33503949e135cad03fa91fde0c005649"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">llvm::ScheduleDAGMI::NextClusterPred</a></div><div class="ttdeci">const SUnit * NextClusterPred</div><div class="ttdoc">Record the next node in a scheduled cluster.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00277">MachineScheduler.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a3409bf0565e4e88ee547cd3f3c9b49bf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">llvm::ScheduleDAGMI::NumInstrsScheduled</a></div><div class="ttdeci">unsigned NumInstrsScheduled</div><div class="ttdoc">The number of instructions scheduled so far.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00283">MachineScheduler.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a569fc4139bec0217794e9f830d6ba852"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">llvm::ScheduleDAGMI::checkSchedLimit</a></div><div class="ttdeci">bool checkSchedLimit()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00729">MachineScheduler.cpp:729</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a5bcc40c244c6a33d738b3e4f1d490ca3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00318">MachineScheduler.h:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a5d7e71cf32573e6b1762b5a1d82a1cf5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00744">MachineScheduler.cpp:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a629982ca3ef5632e63f32b5682fde927"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">llvm::ScheduleDAGMI::ScheduleDAGMI</a></div><div class="ttdeci">ScheduleDAGMI(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S, bool RemoveKillFlags)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00287">MachineScheduler.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a6d0a0b4903e8d4d12c98b0f43fe83878"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">llvm::ScheduleDAGMI::findRootsAndBiasEdges</a></div><div class="ttdeci">void findRootsAndBiasEdges(SmallVectorImpl&lt; SUnit * &gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit * &gt; &amp;BotRoots)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00823">MachineScheduler.cpp:824</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a70e4bd877aac0a63c10463277c9a52c5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00319">MachineScheduler.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00274">MachineScheduler.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a75acfc66aaac7201dc55a66df9940a37"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">llvm::ScheduleDAGMI::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">bool doMBBSchedRegionsTopDown() const override</div><div class="ttdoc">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling b...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00298">MachineScheduler.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a78c0f3feb8a81ca338f843494cff564e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00306">MachineScheduler.h:306</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a78e3672daf3301153eac2266dbc32885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdoc">Implement the ScheduleDAGInstrs interface for handling the next scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00699">MachineScheduler.cpp:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a7dcf5173867549aff2a8cdcc70dd2800"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">llvm::ScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00303">MachineScheduler.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a8b7babb023cad0842f5a177e7abe3651"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">llvm::ScheduleDAGMI::viewGraph</a></div><div class="ttdeci">void viewGraph() override</div><div class="ttdoc">Out-of-line implementation with no arguments is handy for gdb.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03755">MachineScheduler.cpp:3755</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a90ffd918ef80c711049758b2064e15c4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">llvm::ScheduleDAGMI::releaseSucc</a></div><div class="ttdeci">void releaseSucc(SUnit *SU, SDep *SuccEdge)</div><div class="ttdoc">ReleaseSucc - Decrement the NumPredsLeft count of a successor.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00615">MachineScheduler.cpp:615</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a967aa1a22992b66fb06b83323ddccaa7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">llvm::ScheduleDAGMI::~ScheduleDAGMI</a></div><div class="ttdeci">~ScheduleDAGMI() override</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a9ca687b69b34efab1604af98db151cbf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">llvm::ScheduleDAGMI::finishBlock</a></div><div class="ttdeci">void finishBlock() override</div><div class="ttdoc">Cleans up after scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00690">MachineScheduler.cpp:690</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a9d67b1cafa36e90d7060d1da84907885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">llvm::ScheduleDAGMI::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00264">MachineScheduler.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ab8704e1dcdf62f3ac74e67280c029f5e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00340">MachineScheduler.h:340</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_abfdd9a95217810c69b2557060a130318"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">llvm::ScheduleDAGMI::updateQueues</a></div><div class="ttdeci">void updateQueues(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Update scheduler DAG and queues after scheduling an instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00873">MachineScheduler.cpp:873</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00884">MachineScheduler.cpp:884</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00271">MachineScheduler.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_acf56d667066b39177a3c0f134d759d98"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">llvm::ScheduleDAGMI::releaseSuccessors</a></div><div class="ttdeci">void releaseSuccessors(SUnit *SU)</div><div class="ttdoc">releaseSuccessors - Call releaseSucc on each of SU's successors.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00643">MachineScheduler.cpp:643</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ad105300ffe3057a25a80af18ba1ce01b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">llvm::ScheduleDAGMI::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00263">MachineScheduler.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_adde3720b0af5350a55fdd0eba84566a8"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00342">MachineScheduler.h:342</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_aed362d97300c9cd91f179f9c6c31c9ac"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">llvm::ScheduleDAGMI::Mutations</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt; &gt; Mutations</div><div class="ttdoc">Ordered list of DAG postprocessing steps.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00268">MachineScheduler.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html">llvm::SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a3803fd752ed113c37d71580a50888f26"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">llvm::TargetSchedModel::getMicroOpFactor</a></div><div class="ttdeci">unsigned getMicroOpFactor() const</div><div class="ttdoc">Multiply number of micro-ops by this factor to normalize it relative to other resources.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00146">TargetSchedule.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a7d3d8b3123f4f5060b648a5e15961630"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">llvm::TargetSchedModel::getLatencyFactor</a></div><div class="ttdeci">unsigned getLatencyFactor() const</div><div class="ttdoc">Multiply cycle count by this factor to normalize it relative to other resources.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00152">TargetSchedule.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><div class="ttname"><a href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a></div><div class="ttdeci">unsigned getWeakLeft(const SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02898">MachineScheduler.cpp:2898</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01213">STLExtras.h:1213</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4af9ea48a04efd4cf18862a5d7c95d0c"><div class="ttname"><a href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">llvm::createStoreClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createStoreClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01546">MachineScheduler.cpp:1546</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03299">MachineScheduler.cpp:3299</a></div></div>
<div class="ttc" id="anamespacellvm_html_a62cf34ac18c5612524978166788b5c80"><div class="ttname"><a href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">llvm::tryPressure</a></div><div class="ttdeci">bool tryPressure(const PressureChange &amp;TryP, const PressureChange &amp;CandP, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02859">MachineScheduler.cpp:2859</a></div></div>
<div class="ttc" id="anamespacellvm_html_a79cadd1e16dd570cc90bb4bbbfe03889"><div class="ttname"><a href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">llvm::createLoadClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createLoadClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01539">MachineScheduler.cpp:1539</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c9a83bf7b5f6e85f215ff07a31e0fbe"><div class="ttname"><a href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">llvm::tryLatency</a></div><div class="ttdeci">bool tryLatency(GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, SchedBoundary &amp;Zone)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02677">MachineScheduler.cpp:2677</a></div></div>
<div class="ttc" id="anamespacellvm_html_a98542fd5228271fa9cfe67ad0d475e59"><div class="ttname"><a href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="anamespacellvm_html_aa2f0c2f2a077d67dc0bcb24bc31e3b05"><div class="ttname"><a href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">llvm::createGenericSchedPostRA</a></div><div class="ttdeci">ScheduleDAGMI * createGenericSchedPostRA(MachineSchedContext *C)</div><div class="ttdoc">Create a generic scheduler with no vreg liveness or DAG mutation passes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03452">MachineScheduler.cpp:3452</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab618de2b7dea1e1859018a1a7e8b3ee5"><div class="ttname"><a href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">llvm::tryGreater</a></div><div class="ttdeci">bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02661">MachineScheduler.cpp:2661</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad4dced5c2de12fa7f45616103bf27671"><div class="ttname"><a href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="anamespacellvm_html_ae0fdc8ed1e4e4ae29b810aeffc13fb47"><div class="ttname"><a href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">llvm::tryLess</a></div><div class="ttdeci">bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02645">MachineScheduler.cpp:2645</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae82d653cf862c571ba16050a19426458"><div class="ttname"><a href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">llvm::createCopyConstrainDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createCopyConstrainDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01658">MachineScheduler.cpp:1658</a></div></div>
<div class="ttc" id="anamespacellvm_html_afb4b9423201406d79ba16481c90cb6cb"><div class="ttname"><a href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">llvm::biasPhysReg</a></div><div class="ttdeci">int biasPhysReg(const SUnit *SU, bool isTop)</div><div class="ttdoc">Minimize physical register live ranges.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02909">MachineScheduler.cpp:2909</a></div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></div><div class="ttdoc">Policy for scheduling the next instruction in the candidate's zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00798">MachineScheduler.h:798</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a224c85e2128a4314e74379b9dbff2039"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">llvm::GenericSchedulerBase::CandPolicy::operator==</a></div><div class="ttdeci">bool operator==(const CandPolicy &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00805">MachineScheduler.h:805</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a413ba6a1fb7916faa6b5d34aa4397d9b"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a></div><div class="ttdeci">unsigned ReduceResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00800">MachineScheduler.h:800</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a61f080e69dc94a237cc49b7a3ca8c558"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a></div><div class="ttdeci">unsigned DemandResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00801">MachineScheduler.h:801</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_aa5bdb7277f0c4a725c8a781c457b527b"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#aa5bdb7277f0c4a725c8a781c457b527b">llvm::GenericSchedulerBase::CandPolicy::CandPolicy</a></div><div class="ttdeci">CandPolicy()=default</div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_ab8681bdd6c2a680a7c6e5f9861042209"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">llvm::GenericSchedulerBase::CandPolicy::operator!=</a></div><div class="ttdeci">bool operator!=(const CandPolicy &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00810">MachineScheduler.h:810</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_acd9f1ecfaa9db2800e6fe15a385b4a6f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a></div><div class="ttdeci">bool ReduceLatency</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00799">MachineScheduler.h:799</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00836">MachineScheduler.h:836</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a1546dba06e2d0308402b02b6cc8db22f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate</a></div><div class="ttdeci">SchedCandidate(const CandPolicy &amp;Policy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00855">MachineScheduler.h:855</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a294e77c4f7245940981e5e259045c7c0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">llvm::GenericSchedulerBase::SchedCandidate::setBest</a></div><div class="ttdeci">void setBest(SchedCandidate &amp;Best)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00869">MachineScheduler.h:869</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00840">MachineScheduler.h:840</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a361fa10c095c303e093021c6a1d04e75"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">llvm::GenericSchedulerBase::SchedCandidate::reset</a></div><div class="ttdeci">void reset(const CandPolicy &amp;NewPolicy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00857">MachineScheduler.h:857</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a47cc8c89db10ac27483585cd61cf4f91"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta</a></div><div class="ttdeci">void initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02446">MachineScheduler.cpp:2447</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a6e5a4b29e0495447584f298d55df3ec9"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate</a></div><div class="ttdeci">SchedCandidate()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00854">MachineScheduler.h:854</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00849">MachineScheduler.h:849</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a87328c4ecbb87961dd2c970d343b9ca0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a></div><div class="ttdeci">bool AtTop</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00852">MachineScheduler.h:852</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00866">MachineScheduler.h:866</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00843">MachineScheduler.h:843</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00837">MachineScheduler.h:837</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></div><div class="ttdoc">Status of an instruction's critical resource consumption.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00816">MachineScheduler.h:816</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a0f9ae7ad6d7c8348871b03081fd43ce4"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a0f9ae7ad6d7c8348871b03081fd43ce4">llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta</a></div><div class="ttdeci">SchedResourceDelta()=default</div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a3ffd08e01bba20c9af1ae13630ed7acd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a></div><div class="ttdeci">unsigned CritResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00818">MachineScheduler.h:818</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a477da8a448732cc967d1dad94531e37d"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">llvm::GenericSchedulerBase::SchedResourceDelta::operator!=</a></div><div class="ttdeci">bool operator!=(const SchedResourceDelta &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00829">MachineScheduler.h:829</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_aa5f33ee0cc68e9a124fed8e8a3b861bf"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">llvm::GenericSchedulerBase::SchedResourceDelta::operator==</a></div><div class="ttdeci">bool operator==(const SchedResourceDelta &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00825">MachineScheduler.h:825</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_ab660550157a92f83f7b4f2db2d2d9304"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a></div><div class="ttdeci">unsigned DemandedResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00821">MachineScheduler.h:821</a></div></div>
<div class="ttc" id="astructllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00068">RegisterPressure.h:68</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00118">MachineScheduler.h:118</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_a07525563cb9c2a3cb6d64e3f885f038e"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">llvm::MachineSchedContext::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_a3c04bf922b53ed32316b9725a99a5b2f"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">llvm::MachineSchedContext::PassConfig</a></div><div class="ttdeci">const TargetPassConfig * PassConfig</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00122">MachineScheduler.h:122</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_a433a18eaf42c2038f519428e580cbc53"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">llvm::MachineSchedContext::MDT</a></div><div class="ttdeci">const MachineDominatorTree * MDT</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00121">MachineScheduler.h:121</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_a510c29d57e9f0343df48b7c58cb89228"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00126">MachineScheduler.h:126</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_a9334842806d97bee74af8752ebe19fbe"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">llvm::MachineSchedContext::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00120">MachineScheduler.h:120</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_aa604d18378910f87649c38841cc1531c"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">llvm::MachineSchedContext::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00124">MachineScheduler.h:124</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_ac66a5fd1e8991685c46cfc1652bfeeaf"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">llvm::MachineSchedContext::~MachineSchedContext</a></div><div class="ttdeci">virtual ~MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00144">MachineScheduler.cpp:144</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_ac8df817832c60969961bfb498488fc70"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">llvm::MachineSchedContext::MachineSchedContext</a></div><div class="ttdeci">MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00140">MachineScheduler.cpp:140</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html_ae787a7185280ba24c2e667237d077fce"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">llvm::MachineSchedContext::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00123">MachineScheduler.h:123</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdoc">Define a generic scheduling policy for targets that don't provide their own MachineSchedStrategy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00172">MachineScheduler.h:172</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00181">MachineScheduler.h:181</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_a2600398bcf6d98dea6035e652870b41a"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">llvm::MachineSchedPolicy::DisableLatencyHeuristic</a></div><div class="ttdeci">bool DisableLatencyHeuristic</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00186">MachineScheduler.h:186</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00182">MachineScheduler.h:182</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_a5276330718d6152d1adc226d68d10216"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a5276330718d6152d1adc226d68d10216">llvm::MachineSchedPolicy::MachineSchedPolicy</a></div><div class="ttdeci">MachineSchedPolicy()=default</div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_aee4e3964174cee8cf362508ccef135ca"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">llvm::MachineSchedPolicy::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00174">MachineScheduler.h:174</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_af3e6dd2ea28909a7bdc5fefae67766b9"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">llvm::MachineSchedPolicy::ShouldTrackLaneMasks</a></div><div class="ttdeci">bool ShouldTrackLaneMasks</div><div class="ttdoc">Track LaneMasks to allow reordering of independent subregister writes of the same vreg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00177">MachineScheduler.h:177</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdoc">Store the effects of a change in pressure on things that MI scheduler cares about.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00237">RegisterPressure.h:237</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html">llvm::SchedRemainder</a></div><div class="ttdoc">Summarize the unscheduled region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00574">MachineScheduler.h:574</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a22da8acd84baaa7b89d837eee8a94dd4"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">llvm::SchedRemainder::SchedRemainder</a></div><div class="ttdeci">SchedRemainder()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00587">MachineScheduler.h:587</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a55cad625d59b0f4452d893b4a25c66b6"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">llvm::SchedRemainder::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01884">MachineScheduler.cpp:1885</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a69f55541ec46d86d2fdef78b950f4fef"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">llvm::SchedRemainder::RemIssueCount</a></div><div class="ttdeci">unsigned RemIssueCount</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00580">MachineScheduler.h:580</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a70f80e11d882b79d29cfbba285fe61eb"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">llvm::SchedRemainder::CriticalPath</a></div><div class="ttdeci">unsigned CriticalPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00576">MachineScheduler.h:576</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a798404b9b97fe7b30a5d59cd2504d1ee"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">llvm::SchedRemainder::CyclicCritPath</a></div><div class="ttdeci">unsigned CyclicCritPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00577">MachineScheduler.h:577</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_a7bab07d89945b679f337765882d48362"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">llvm::SchedRemainder::RemainingCounts</a></div><div class="ttdeci">SmallVector&lt; unsigned, 16 &gt; RemainingCounts</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00585">MachineScheduler.h:585</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_aa3b3fd299929b7553fb7b6414efd8511"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">llvm::SchedRemainder::IsAcyclicLatencyLimited</a></div><div class="ttdeci">bool IsAcyclicLatencyLimited</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00582">MachineScheduler.h:582</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_ad27287120e709785dac7c6e4da555953"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">llvm::SchedRemainder::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00589">MachineScheduler.h:589</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:21:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
