/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 408 192)
	(text "MemBlock_core" (rect 5 0 71 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "row_rsc_mgc_in_wire_d[5..0]" (rect 0 0 120 12)(font "Arial" ))
		(text "row_rsc_mgc_in_wire_d[5..0]" (rect 21 59 141 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "col_rsc_mgc_in_wire_d[6..0]" (rect 0 0 116 12)(font "Arial" ))
		(text "col_rsc_mgc_in_wire_d[6..0]" (rect 21 75 137 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "bit_in_rsc_mgc_in_wire_d" (rect 0 0 106 12)(font "Arial" ))
		(text "bit_in_rsc_mgc_in_wire_d" (rect 21 91 127 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "write_enable_rsc_mgc_in_wire_d" (rect 0 0 134 12)(font "Arial" ))
		(text "write_enable_rsc_mgc_in_wire_d" (rect 21 107 155 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "data_rsc_singleport_data_out" (rect 0 0 118 12)(font "Arial" ))
		(text "data_rsc_singleport_data_out" (rect 21 123 139 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 392 32)
		(output)
		(text "bits_out_rsc_mgc_out_stdreg_d[29..0]" (rect 0 0 156 12)(font "Arial" ))
		(text "bits_out_rsc_mgc_out_stdreg_d[29..0]" (rect 215 27 371 39)(font "Arial" ))
		(line (pt 392 32)(pt 376 32)(line_width 3))
	)
	(port
		(pt 392 48)
		(output)
		(text "data_rsc_singleport_data_in" (rect 0 0 112 12)(font "Arial" ))
		(text "data_rsc_singleport_data_in" (rect 259 43 371 55)(font "Arial" ))
		(line (pt 392 48)(pt 376 48)(line_width 1))
	)
	(port
		(pt 392 64)
		(output)
		(text "data_rsc_singleport_addr[12..0]" (rect 0 0 125 12)(font "Arial" ))
		(text "data_rsc_singleport_addr[12..0]" (rect 246 59 371 71)(font "Arial" ))
		(line (pt 392 64)(pt 376 64)(line_width 3))
	)
	(port
		(pt 392 80)
		(output)
		(text "data_rsc_singleport_re" (rect 0 0 92 12)(font "Arial" ))
		(text "data_rsc_singleport_re" (rect 279 75 371 87)(font "Arial" ))
		(line (pt 392 80)(pt 376 80)(line_width 1))
	)
	(port
		(pt 392 96)
		(output)
		(text "data_rsc_singleport_we" (rect 0 0 94 12)(font "Arial" ))
		(text "data_rsc_singleport_we" (rect 277 91 371 103)(font "Arial" ))
		(line (pt 392 96)(pt 376 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 376 160)(line_width 1))
	)
)
