// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="get_trig_vals,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=2.700000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.280000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=24288,HLS_SYN_LUT=40134,HLS_VERSION=2019_1}" *)

module get_trig_vals (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sin_addr_base_0_V,
        sin_addr_base_1_V,
        sin_addr_base_2_V,
        sin_addr_base_3_V,
        sin_addr_base_4_V,
        sin_addr_base_5_V,
        sin_addr_base_6_V,
        sin_addr_base_7_V,
        sin_addr_base_8_V,
        sin_addr_base_9_V,
        sin_addr_base_10_V,
        sin_addr_base_11_V,
        sin_addr_base_12_V,
        sin_addr_base_13_V,
        sin_addr_base_14_V,
        sin_addr_base_15_V,
        hw_sin_val_8_0_V,
        hw_sin_val_8_0_V_ap_vld,
        hw_sin_val_8_1_V,
        hw_sin_val_8_1_V_ap_vld,
        hw_sin_val_8_2_V,
        hw_sin_val_8_2_V_ap_vld,
        hw_sin_val_8_3_V,
        hw_sin_val_8_3_V_ap_vld,
        hw_sin_val_8_4_V,
        hw_sin_val_8_4_V_ap_vld,
        hw_sin_val_8_5_V,
        hw_sin_val_8_5_V_ap_vld,
        hw_sin_val_8_6_V,
        hw_sin_val_8_6_V_ap_vld,
        hw_sin_val_8_7_V,
        hw_sin_val_8_7_V_ap_vld,
        hw_sin_val_8_8_V,
        hw_sin_val_8_8_V_ap_vld,
        hw_sin_val_8_9_V,
        hw_sin_val_8_9_V_ap_vld,
        hw_sin_val_8_10_V,
        hw_sin_val_8_10_V_ap_vld,
        hw_sin_val_8_11_V,
        hw_sin_val_8_11_V_ap_vld,
        hw_sin_val_8_12_V,
        hw_sin_val_8_12_V_ap_vld,
        hw_sin_val_8_13_V,
        hw_sin_val_8_13_V_ap_vld,
        hw_sin_val_8_14_V,
        hw_sin_val_8_14_V_ap_vld,
        hw_sin_val_8_15_V,
        hw_sin_val_8_15_V_ap_vld,
        hw_sin_val_16_0_V,
        hw_sin_val_16_0_V_ap_vld,
        hw_sin_val_16_1_V,
        hw_sin_val_16_1_V_ap_vld,
        hw_sin_val_16_2_V,
        hw_sin_val_16_2_V_ap_vld,
        hw_sin_val_16_3_V,
        hw_sin_val_16_3_V_ap_vld,
        hw_sin_val_16_4_V,
        hw_sin_val_16_4_V_ap_vld,
        hw_sin_val_16_5_V,
        hw_sin_val_16_5_V_ap_vld,
        hw_sin_val_16_6_V,
        hw_sin_val_16_6_V_ap_vld,
        hw_sin_val_16_7_V,
        hw_sin_val_16_7_V_ap_vld,
        hw_sin_val_16_8_V,
        hw_sin_val_16_8_V_ap_vld,
        hw_sin_val_16_9_V,
        hw_sin_val_16_9_V_ap_vld,
        hw_sin_val_16_10_V,
        hw_sin_val_16_10_V_ap_vld,
        hw_sin_val_16_11_V,
        hw_sin_val_16_11_V_ap_vld,
        hw_sin_val_16_12_V,
        hw_sin_val_16_12_V_ap_vld,
        hw_sin_val_16_13_V,
        hw_sin_val_16_13_V_ap_vld,
        hw_sin_val_16_14_V,
        hw_sin_val_16_14_V_ap_vld,
        hw_sin_val_16_15_V,
        hw_sin_val_16_15_V_ap_vld,
        sin_rom_sel_0_V,
        sin_rom_sel_1_V,
        sin_rom_sel_2_V,
        sin_rom_sel_3_V,
        sin_rom_sel_4_V,
        sin_rom_sel_5_V,
        sin_rom_sel_6_V,
        sin_rom_sel_7_V,
        sin_rom_sel_8_V,
        sin_rom_sel_9_V,
        sin_rom_sel_10_V,
        sin_rom_sel_11_V,
        sin_rom_sel_12_V,
        sin_rom_sel_13_V,
        sin_rom_sel_14_V,
        sin_rom_sel_15_V,
        cos_addr_base_0_V,
        cos_addr_base_1_V,
        cos_addr_base_2_V,
        cos_addr_base_3_V,
        cos_addr_base_4_V,
        cos_addr_base_5_V,
        cos_addr_base_6_V,
        cos_addr_base_7_V,
        cos_addr_base_8_V,
        cos_addr_base_9_V,
        cos_addr_base_10_V,
        cos_addr_base_11_V,
        cos_addr_base_12_V,
        cos_addr_base_13_V,
        cos_addr_base_14_V,
        cos_addr_base_15_V,
        hw_cos_val_8_0_V,
        hw_cos_val_8_0_V_ap_vld,
        hw_cos_val_8_1_V,
        hw_cos_val_8_1_V_ap_vld,
        hw_cos_val_8_2_V,
        hw_cos_val_8_2_V_ap_vld,
        hw_cos_val_8_3_V,
        hw_cos_val_8_3_V_ap_vld,
        hw_cos_val_8_4_V,
        hw_cos_val_8_4_V_ap_vld,
        hw_cos_val_8_5_V,
        hw_cos_val_8_5_V_ap_vld,
        hw_cos_val_8_6_V,
        hw_cos_val_8_6_V_ap_vld,
        hw_cos_val_8_7_V,
        hw_cos_val_8_7_V_ap_vld,
        hw_cos_val_8_8_V,
        hw_cos_val_8_8_V_ap_vld,
        hw_cos_val_8_9_V,
        hw_cos_val_8_9_V_ap_vld,
        hw_cos_val_8_10_V,
        hw_cos_val_8_10_V_ap_vld,
        hw_cos_val_8_11_V,
        hw_cos_val_8_11_V_ap_vld,
        hw_cos_val_8_12_V,
        hw_cos_val_8_12_V_ap_vld,
        hw_cos_val_8_13_V,
        hw_cos_val_8_13_V_ap_vld,
        hw_cos_val_8_14_V,
        hw_cos_val_8_14_V_ap_vld,
        hw_cos_val_8_15_V,
        hw_cos_val_8_15_V_ap_vld,
        hw_cos_val_16_0_V,
        hw_cos_val_16_0_V_ap_vld,
        hw_cos_val_16_1_V,
        hw_cos_val_16_1_V_ap_vld,
        hw_cos_val_16_2_V,
        hw_cos_val_16_2_V_ap_vld,
        hw_cos_val_16_3_V,
        hw_cos_val_16_3_V_ap_vld,
        hw_cos_val_16_4_V,
        hw_cos_val_16_4_V_ap_vld,
        hw_cos_val_16_5_V,
        hw_cos_val_16_5_V_ap_vld,
        hw_cos_val_16_6_V,
        hw_cos_val_16_6_V_ap_vld,
        hw_cos_val_16_7_V,
        hw_cos_val_16_7_V_ap_vld,
        hw_cos_val_16_8_V,
        hw_cos_val_16_8_V_ap_vld,
        hw_cos_val_16_9_V,
        hw_cos_val_16_9_V_ap_vld,
        hw_cos_val_16_10_V,
        hw_cos_val_16_10_V_ap_vld,
        hw_cos_val_16_11_V,
        hw_cos_val_16_11_V_ap_vld,
        hw_cos_val_16_12_V,
        hw_cos_val_16_12_V_ap_vld,
        hw_cos_val_16_13_V,
        hw_cos_val_16_13_V_ap_vld,
        hw_cos_val_16_14_V,
        hw_cos_val_16_14_V_ap_vld,
        hw_cos_val_16_15_V,
        hw_cos_val_16_15_V_ap_vld,
        cos_rom_sel_0_V,
        cos_rom_sel_1_V,
        cos_rom_sel_2_V,
        cos_rom_sel_3_V,
        cos_rom_sel_4_V,
        cos_rom_sel_5_V,
        cos_rom_sel_6_V,
        cos_rom_sel_7_V,
        cos_rom_sel_8_V,
        cos_rom_sel_9_V,
        cos_rom_sel_10_V,
        cos_rom_sel_11_V,
        cos_rom_sel_12_V,
        cos_rom_sel_13_V,
        cos_rom_sel_14_V,
        cos_rom_sel_15_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] sin_addr_base_0_V;
input  [13:0] sin_addr_base_1_V;
input  [13:0] sin_addr_base_2_V;
input  [13:0] sin_addr_base_3_V;
input  [13:0] sin_addr_base_4_V;
input  [13:0] sin_addr_base_5_V;
input  [13:0] sin_addr_base_6_V;
input  [13:0] sin_addr_base_7_V;
input  [13:0] sin_addr_base_8_V;
input  [13:0] sin_addr_base_9_V;
input  [13:0] sin_addr_base_10_V;
input  [13:0] sin_addr_base_11_V;
input  [13:0] sin_addr_base_12_V;
input  [13:0] sin_addr_base_13_V;
input  [13:0] sin_addr_base_14_V;
input  [13:0] sin_addr_base_15_V;
output  [7:0] hw_sin_val_8_0_V;
output   hw_sin_val_8_0_V_ap_vld;
output  [7:0] hw_sin_val_8_1_V;
output   hw_sin_val_8_1_V_ap_vld;
output  [7:0] hw_sin_val_8_2_V;
output   hw_sin_val_8_2_V_ap_vld;
output  [7:0] hw_sin_val_8_3_V;
output   hw_sin_val_8_3_V_ap_vld;
output  [7:0] hw_sin_val_8_4_V;
output   hw_sin_val_8_4_V_ap_vld;
output  [7:0] hw_sin_val_8_5_V;
output   hw_sin_val_8_5_V_ap_vld;
output  [7:0] hw_sin_val_8_6_V;
output   hw_sin_val_8_6_V_ap_vld;
output  [7:0] hw_sin_val_8_7_V;
output   hw_sin_val_8_7_V_ap_vld;
output  [7:0] hw_sin_val_8_8_V;
output   hw_sin_val_8_8_V_ap_vld;
output  [7:0] hw_sin_val_8_9_V;
output   hw_sin_val_8_9_V_ap_vld;
output  [7:0] hw_sin_val_8_10_V;
output   hw_sin_val_8_10_V_ap_vld;
output  [7:0] hw_sin_val_8_11_V;
output   hw_sin_val_8_11_V_ap_vld;
output  [7:0] hw_sin_val_8_12_V;
output   hw_sin_val_8_12_V_ap_vld;
output  [7:0] hw_sin_val_8_13_V;
output   hw_sin_val_8_13_V_ap_vld;
output  [7:0] hw_sin_val_8_14_V;
output   hw_sin_val_8_14_V_ap_vld;
output  [7:0] hw_sin_val_8_15_V;
output   hw_sin_val_8_15_V_ap_vld;
output  [15:0] hw_sin_val_16_0_V;
output   hw_sin_val_16_0_V_ap_vld;
output  [15:0] hw_sin_val_16_1_V;
output   hw_sin_val_16_1_V_ap_vld;
output  [15:0] hw_sin_val_16_2_V;
output   hw_sin_val_16_2_V_ap_vld;
output  [15:0] hw_sin_val_16_3_V;
output   hw_sin_val_16_3_V_ap_vld;
output  [15:0] hw_sin_val_16_4_V;
output   hw_sin_val_16_4_V_ap_vld;
output  [15:0] hw_sin_val_16_5_V;
output   hw_sin_val_16_5_V_ap_vld;
output  [15:0] hw_sin_val_16_6_V;
output   hw_sin_val_16_6_V_ap_vld;
output  [15:0] hw_sin_val_16_7_V;
output   hw_sin_val_16_7_V_ap_vld;
output  [15:0] hw_sin_val_16_8_V;
output   hw_sin_val_16_8_V_ap_vld;
output  [15:0] hw_sin_val_16_9_V;
output   hw_sin_val_16_9_V_ap_vld;
output  [15:0] hw_sin_val_16_10_V;
output   hw_sin_val_16_10_V_ap_vld;
output  [15:0] hw_sin_val_16_11_V;
output   hw_sin_val_16_11_V_ap_vld;
output  [15:0] hw_sin_val_16_12_V;
output   hw_sin_val_16_12_V_ap_vld;
output  [15:0] hw_sin_val_16_13_V;
output   hw_sin_val_16_13_V_ap_vld;
output  [15:0] hw_sin_val_16_14_V;
output   hw_sin_val_16_14_V_ap_vld;
output  [15:0] hw_sin_val_16_15_V;
output   hw_sin_val_16_15_V_ap_vld;
input  [3:0] sin_rom_sel_0_V;
input  [3:0] sin_rom_sel_1_V;
input  [3:0] sin_rom_sel_2_V;
input  [3:0] sin_rom_sel_3_V;
input  [3:0] sin_rom_sel_4_V;
input  [3:0] sin_rom_sel_5_V;
input  [3:0] sin_rom_sel_6_V;
input  [3:0] sin_rom_sel_7_V;
input  [3:0] sin_rom_sel_8_V;
input  [3:0] sin_rom_sel_9_V;
input  [3:0] sin_rom_sel_10_V;
input  [3:0] sin_rom_sel_11_V;
input  [3:0] sin_rom_sel_12_V;
input  [3:0] sin_rom_sel_13_V;
input  [3:0] sin_rom_sel_14_V;
input  [3:0] sin_rom_sel_15_V;
input  [13:0] cos_addr_base_0_V;
input  [13:0] cos_addr_base_1_V;
input  [13:0] cos_addr_base_2_V;
input  [13:0] cos_addr_base_3_V;
input  [13:0] cos_addr_base_4_V;
input  [13:0] cos_addr_base_5_V;
input  [13:0] cos_addr_base_6_V;
input  [13:0] cos_addr_base_7_V;
input  [13:0] cos_addr_base_8_V;
input  [13:0] cos_addr_base_9_V;
input  [13:0] cos_addr_base_10_V;
input  [13:0] cos_addr_base_11_V;
input  [13:0] cos_addr_base_12_V;
input  [13:0] cos_addr_base_13_V;
input  [13:0] cos_addr_base_14_V;
input  [13:0] cos_addr_base_15_V;
output  [7:0] hw_cos_val_8_0_V;
output   hw_cos_val_8_0_V_ap_vld;
output  [7:0] hw_cos_val_8_1_V;
output   hw_cos_val_8_1_V_ap_vld;
output  [7:0] hw_cos_val_8_2_V;
output   hw_cos_val_8_2_V_ap_vld;
output  [7:0] hw_cos_val_8_3_V;
output   hw_cos_val_8_3_V_ap_vld;
output  [7:0] hw_cos_val_8_4_V;
output   hw_cos_val_8_4_V_ap_vld;
output  [7:0] hw_cos_val_8_5_V;
output   hw_cos_val_8_5_V_ap_vld;
output  [7:0] hw_cos_val_8_6_V;
output   hw_cos_val_8_6_V_ap_vld;
output  [7:0] hw_cos_val_8_7_V;
output   hw_cos_val_8_7_V_ap_vld;
output  [7:0] hw_cos_val_8_8_V;
output   hw_cos_val_8_8_V_ap_vld;
output  [7:0] hw_cos_val_8_9_V;
output   hw_cos_val_8_9_V_ap_vld;
output  [7:0] hw_cos_val_8_10_V;
output   hw_cos_val_8_10_V_ap_vld;
output  [7:0] hw_cos_val_8_11_V;
output   hw_cos_val_8_11_V_ap_vld;
output  [7:0] hw_cos_val_8_12_V;
output   hw_cos_val_8_12_V_ap_vld;
output  [7:0] hw_cos_val_8_13_V;
output   hw_cos_val_8_13_V_ap_vld;
output  [7:0] hw_cos_val_8_14_V;
output   hw_cos_val_8_14_V_ap_vld;
output  [7:0] hw_cos_val_8_15_V;
output   hw_cos_val_8_15_V_ap_vld;
output  [15:0] hw_cos_val_16_0_V;
output   hw_cos_val_16_0_V_ap_vld;
output  [15:0] hw_cos_val_16_1_V;
output   hw_cos_val_16_1_V_ap_vld;
output  [15:0] hw_cos_val_16_2_V;
output   hw_cos_val_16_2_V_ap_vld;
output  [15:0] hw_cos_val_16_3_V;
output   hw_cos_val_16_3_V_ap_vld;
output  [15:0] hw_cos_val_16_4_V;
output   hw_cos_val_16_4_V_ap_vld;
output  [15:0] hw_cos_val_16_5_V;
output   hw_cos_val_16_5_V_ap_vld;
output  [15:0] hw_cos_val_16_6_V;
output   hw_cos_val_16_6_V_ap_vld;
output  [15:0] hw_cos_val_16_7_V;
output   hw_cos_val_16_7_V_ap_vld;
output  [15:0] hw_cos_val_16_8_V;
output   hw_cos_val_16_8_V_ap_vld;
output  [15:0] hw_cos_val_16_9_V;
output   hw_cos_val_16_9_V_ap_vld;
output  [15:0] hw_cos_val_16_10_V;
output   hw_cos_val_16_10_V_ap_vld;
output  [15:0] hw_cos_val_16_11_V;
output   hw_cos_val_16_11_V_ap_vld;
output  [15:0] hw_cos_val_16_12_V;
output   hw_cos_val_16_12_V_ap_vld;
output  [15:0] hw_cos_val_16_13_V;
output   hw_cos_val_16_13_V_ap_vld;
output  [15:0] hw_cos_val_16_14_V;
output   hw_cos_val_16_14_V_ap_vld;
output  [15:0] hw_cos_val_16_15_V;
output   hw_cos_val_16_15_V_ap_vld;
input  [3:0] cos_rom_sel_0_V;
input  [3:0] cos_rom_sel_1_V;
input  [3:0] cos_rom_sel_2_V;
input  [3:0] cos_rom_sel_3_V;
input  [3:0] cos_rom_sel_4_V;
input  [3:0] cos_rom_sel_5_V;
input  [3:0] cos_rom_sel_6_V;
input  [3:0] cos_rom_sel_7_V;
input  [3:0] cos_rom_sel_8_V;
input  [3:0] cos_rom_sel_9_V;
input  [3:0] cos_rom_sel_10_V;
input  [3:0] cos_rom_sel_11_V;
input  [3:0] cos_rom_sel_12_V;
input  [3:0] cos_rom_sel_13_V;
input  [3:0] cos_rom_sel_14_V;
input  [3:0] cos_rom_sel_15_V;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg   [1:0] hw_sin_val_8_0_V_1_state;
reg   [1:0] hw_sin_val_8_1_V_1_state;
reg   [1:0] hw_sin_val_8_2_V_1_state;
reg   [1:0] hw_sin_val_8_3_V_1_state;
reg   [1:0] hw_sin_val_8_4_V_1_state;
reg   [1:0] hw_sin_val_8_5_V_1_state;
reg   [1:0] hw_sin_val_8_6_V_1_state;
reg   [1:0] hw_sin_val_8_7_V_1_state;
reg   [1:0] hw_sin_val_8_8_V_1_state;
reg   [1:0] hw_sin_val_8_9_V_1_state;
reg   [1:0] hw_sin_val_8_10_V_1_state;
reg   [1:0] hw_sin_val_8_11_V_1_state;
reg   [1:0] hw_sin_val_8_12_V_1_state;
reg   [1:0] hw_sin_val_8_13_V_1_state;
reg   [1:0] hw_sin_val_8_14_V_1_state;
reg   [1:0] hw_sin_val_8_15_V_1_state;
reg   [1:0] hw_sin_val_16_0_V_1_state;
reg   [1:0] hw_sin_val_16_1_V_1_state;
reg   [1:0] hw_sin_val_16_2_V_1_state;
reg   [1:0] hw_sin_val_16_3_V_1_state;
reg   [1:0] hw_sin_val_16_4_V_1_state;
reg   [1:0] hw_sin_val_16_5_V_1_state;
reg   [1:0] hw_sin_val_16_6_V_1_state;
reg   [1:0] hw_sin_val_16_7_V_1_state;
reg   [1:0] hw_sin_val_16_8_V_1_state;
reg   [1:0] hw_sin_val_16_9_V_1_state;
reg   [1:0] hw_sin_val_16_10_V_1_state;
reg   [1:0] hw_sin_val_16_11_V_1_state;
reg   [1:0] hw_sin_val_16_12_V_1_state;
reg   [1:0] hw_sin_val_16_13_V_1_state;
reg   [1:0] hw_sin_val_16_14_V_1_state;
reg   [1:0] hw_sin_val_16_15_V_1_state;
reg   [1:0] hw_cos_val_8_0_V_1_state;
reg   [1:0] hw_cos_val_8_1_V_1_state;
reg   [1:0] hw_cos_val_8_2_V_1_state;
reg   [1:0] hw_cos_val_8_3_V_1_state;
reg   [1:0] hw_cos_val_8_4_V_1_state;
reg   [1:0] hw_cos_val_8_5_V_1_state;
reg   [1:0] hw_cos_val_8_6_V_1_state;
reg   [1:0] hw_cos_val_8_7_V_1_state;
reg   [1:0] hw_cos_val_8_8_V_1_state;
reg   [1:0] hw_cos_val_8_9_V_1_state;
reg   [1:0] hw_cos_val_8_10_V_1_state;
reg   [1:0] hw_cos_val_8_11_V_1_state;
reg   [1:0] hw_cos_val_8_12_V_1_state;
reg   [1:0] hw_cos_val_8_13_V_1_state;
reg   [1:0] hw_cos_val_8_14_V_1_state;
reg   [1:0] hw_cos_val_8_15_V_1_state;
reg   [1:0] hw_cos_val_16_0_V_1_state;
reg   [1:0] hw_cos_val_16_1_V_1_state;
reg   [1:0] hw_cos_val_16_2_V_1_state;
reg   [1:0] hw_cos_val_16_3_V_1_state;
reg   [1:0] hw_cos_val_16_4_V_1_state;
reg   [1:0] hw_cos_val_16_5_V_1_state;
reg   [1:0] hw_cos_val_16_6_V_1_state;
reg   [1:0] hw_cos_val_16_7_V_1_state;
reg   [1:0] hw_cos_val_16_8_V_1_state;
reg   [1:0] hw_cos_val_16_9_V_1_state;
reg   [1:0] hw_cos_val_16_10_V_1_state;
reg   [1:0] hw_cos_val_16_11_V_1_state;
reg   [1:0] hw_cos_val_16_12_V_1_state;
reg   [1:0] hw_cos_val_16_13_V_1_state;
reg   [1:0] hw_cos_val_16_14_V_1_state;
reg   [1:0] hw_cos_val_16_15_V_1_state;
reg    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] hw_sin_val_8_0_V_1_data_reg;
reg    hw_sin_val_8_0_V_1_vld_reg;
reg    hw_sin_val_8_0_V_1_vld_in;
reg   [7:0] hw_sin_val_8_1_V_1_data_reg;
reg    hw_sin_val_8_1_V_1_vld_reg;
reg    hw_sin_val_8_1_V_1_vld_in;
reg   [7:0] hw_sin_val_8_2_V_1_data_reg;
reg    hw_sin_val_8_2_V_1_vld_reg;
reg    hw_sin_val_8_2_V_1_vld_in;
reg   [7:0] hw_sin_val_8_3_V_1_data_reg;
reg    hw_sin_val_8_3_V_1_vld_reg;
reg    hw_sin_val_8_3_V_1_vld_in;
reg   [7:0] hw_sin_val_8_4_V_1_data_reg;
reg    hw_sin_val_8_4_V_1_vld_reg;
reg    hw_sin_val_8_4_V_1_vld_in;
reg   [7:0] hw_sin_val_8_5_V_1_data_reg;
reg    hw_sin_val_8_5_V_1_vld_reg;
reg    hw_sin_val_8_5_V_1_vld_in;
reg   [7:0] hw_sin_val_8_6_V_1_data_reg;
reg    hw_sin_val_8_6_V_1_vld_reg;
reg    hw_sin_val_8_6_V_1_vld_in;
reg   [7:0] hw_sin_val_8_7_V_1_data_reg;
reg    hw_sin_val_8_7_V_1_vld_reg;
reg    hw_sin_val_8_7_V_1_vld_in;
reg   [7:0] hw_sin_val_8_8_V_1_data_reg;
reg    hw_sin_val_8_8_V_1_vld_reg;
reg    hw_sin_val_8_8_V_1_vld_in;
reg   [7:0] hw_sin_val_8_9_V_1_data_reg;
reg    hw_sin_val_8_9_V_1_vld_reg;
reg    hw_sin_val_8_9_V_1_vld_in;
reg   [7:0] hw_sin_val_8_10_V_1_data_reg;
reg    hw_sin_val_8_10_V_1_vld_reg;
reg    hw_sin_val_8_10_V_1_vld_in;
reg   [7:0] hw_sin_val_8_11_V_1_data_reg;
reg    hw_sin_val_8_11_V_1_vld_reg;
reg    hw_sin_val_8_11_V_1_vld_in;
reg   [7:0] hw_sin_val_8_12_V_1_data_reg;
reg    hw_sin_val_8_12_V_1_vld_reg;
reg    hw_sin_val_8_12_V_1_vld_in;
reg   [7:0] hw_sin_val_8_13_V_1_data_reg;
reg    hw_sin_val_8_13_V_1_vld_reg;
reg    hw_sin_val_8_13_V_1_vld_in;
reg   [7:0] hw_sin_val_8_14_V_1_data_reg;
reg    hw_sin_val_8_14_V_1_vld_reg;
reg    hw_sin_val_8_14_V_1_vld_in;
reg   [7:0] hw_sin_val_8_15_V_1_data_reg;
reg    hw_sin_val_8_15_V_1_vld_reg;
reg    hw_sin_val_8_15_V_1_vld_in;
reg   [15:0] hw_sin_val_16_0_V_1_data_reg;
reg    hw_sin_val_16_0_V_1_vld_reg;
reg    hw_sin_val_16_0_V_1_vld_in;
reg   [15:0] hw_sin_val_16_1_V_1_data_reg;
reg    hw_sin_val_16_1_V_1_vld_reg;
reg    hw_sin_val_16_1_V_1_vld_in;
reg   [15:0] hw_sin_val_16_2_V_1_data_reg;
reg    hw_sin_val_16_2_V_1_vld_reg;
reg    hw_sin_val_16_2_V_1_vld_in;
reg   [15:0] hw_sin_val_16_3_V_1_data_reg;
reg    hw_sin_val_16_3_V_1_vld_reg;
reg    hw_sin_val_16_3_V_1_vld_in;
reg   [15:0] hw_sin_val_16_4_V_1_data_reg;
reg    hw_sin_val_16_4_V_1_vld_reg;
reg    hw_sin_val_16_4_V_1_vld_in;
reg   [15:0] hw_sin_val_16_5_V_1_data_reg;
reg    hw_sin_val_16_5_V_1_vld_reg;
reg    hw_sin_val_16_5_V_1_vld_in;
reg   [15:0] hw_sin_val_16_6_V_1_data_reg;
reg    hw_sin_val_16_6_V_1_vld_reg;
reg    hw_sin_val_16_6_V_1_vld_in;
reg   [15:0] hw_sin_val_16_7_V_1_data_reg;
reg    hw_sin_val_16_7_V_1_vld_reg;
reg    hw_sin_val_16_7_V_1_vld_in;
reg   [15:0] hw_sin_val_16_8_V_1_data_reg;
reg    hw_sin_val_16_8_V_1_vld_reg;
reg    hw_sin_val_16_8_V_1_vld_in;
reg   [15:0] hw_sin_val_16_9_V_1_data_reg;
reg    hw_sin_val_16_9_V_1_vld_reg;
reg    hw_sin_val_16_9_V_1_vld_in;
reg   [15:0] hw_sin_val_16_10_V_1_data_reg;
reg    hw_sin_val_16_10_V_1_vld_reg;
reg    hw_sin_val_16_10_V_1_vld_in;
reg   [15:0] hw_sin_val_16_11_V_1_data_reg;
reg    hw_sin_val_16_11_V_1_vld_reg;
reg    hw_sin_val_16_11_V_1_vld_in;
reg   [15:0] hw_sin_val_16_12_V_1_data_reg;
reg    hw_sin_val_16_12_V_1_vld_reg;
reg    hw_sin_val_16_12_V_1_vld_in;
reg   [15:0] hw_sin_val_16_13_V_1_data_reg;
reg    hw_sin_val_16_13_V_1_vld_reg;
reg    hw_sin_val_16_13_V_1_vld_in;
reg   [15:0] hw_sin_val_16_14_V_1_data_reg;
reg    hw_sin_val_16_14_V_1_vld_reg;
reg    hw_sin_val_16_14_V_1_vld_in;
reg   [15:0] hw_sin_val_16_15_V_1_data_reg;
reg    hw_sin_val_16_15_V_1_vld_reg;
reg    hw_sin_val_16_15_V_1_vld_in;
reg   [7:0] hw_cos_val_8_0_V_1_data_reg;
reg    hw_cos_val_8_0_V_1_vld_reg;
reg    hw_cos_val_8_0_V_1_vld_in;
reg   [7:0] hw_cos_val_8_1_V_1_data_reg;
reg    hw_cos_val_8_1_V_1_vld_reg;
reg    hw_cos_val_8_1_V_1_vld_in;
reg   [7:0] hw_cos_val_8_2_V_1_data_reg;
reg    hw_cos_val_8_2_V_1_vld_reg;
reg    hw_cos_val_8_2_V_1_vld_in;
reg   [7:0] hw_cos_val_8_3_V_1_data_reg;
reg    hw_cos_val_8_3_V_1_vld_reg;
reg    hw_cos_val_8_3_V_1_vld_in;
reg   [7:0] hw_cos_val_8_4_V_1_data_reg;
reg    hw_cos_val_8_4_V_1_vld_reg;
reg    hw_cos_val_8_4_V_1_vld_in;
reg   [7:0] hw_cos_val_8_5_V_1_data_reg;
reg    hw_cos_val_8_5_V_1_vld_reg;
reg    hw_cos_val_8_5_V_1_vld_in;
reg   [7:0] hw_cos_val_8_6_V_1_data_reg;
reg    hw_cos_val_8_6_V_1_vld_reg;
reg    hw_cos_val_8_6_V_1_vld_in;
reg   [7:0] hw_cos_val_8_7_V_1_data_reg;
reg    hw_cos_val_8_7_V_1_vld_reg;
reg    hw_cos_val_8_7_V_1_vld_in;
reg   [7:0] hw_cos_val_8_8_V_1_data_reg;
reg    hw_cos_val_8_8_V_1_vld_reg;
reg    hw_cos_val_8_8_V_1_vld_in;
reg   [7:0] hw_cos_val_8_9_V_1_data_reg;
reg    hw_cos_val_8_9_V_1_vld_reg;
reg    hw_cos_val_8_9_V_1_vld_in;
reg   [7:0] hw_cos_val_8_10_V_1_data_reg;
reg    hw_cos_val_8_10_V_1_vld_reg;
reg    hw_cos_val_8_10_V_1_vld_in;
reg   [7:0] hw_cos_val_8_11_V_1_data_reg;
reg    hw_cos_val_8_11_V_1_vld_reg;
reg    hw_cos_val_8_11_V_1_vld_in;
reg   [7:0] hw_cos_val_8_12_V_1_data_reg;
reg    hw_cos_val_8_12_V_1_vld_reg;
reg    hw_cos_val_8_12_V_1_vld_in;
reg   [7:0] hw_cos_val_8_13_V_1_data_reg;
reg    hw_cos_val_8_13_V_1_vld_reg;
reg    hw_cos_val_8_13_V_1_vld_in;
reg   [7:0] hw_cos_val_8_14_V_1_data_reg;
reg    hw_cos_val_8_14_V_1_vld_reg;
reg    hw_cos_val_8_14_V_1_vld_in;
reg   [7:0] hw_cos_val_8_15_V_1_data_reg;
reg    hw_cos_val_8_15_V_1_vld_reg;
reg    hw_cos_val_8_15_V_1_vld_in;
reg   [15:0] hw_cos_val_16_0_V_1_data_reg;
reg    hw_cos_val_16_0_V_1_vld_reg;
reg    hw_cos_val_16_0_V_1_vld_in;
reg   [15:0] hw_cos_val_16_1_V_1_data_reg;
reg    hw_cos_val_16_1_V_1_vld_reg;
reg    hw_cos_val_16_1_V_1_vld_in;
reg   [15:0] hw_cos_val_16_2_V_1_data_reg;
reg    hw_cos_val_16_2_V_1_vld_reg;
reg    hw_cos_val_16_2_V_1_vld_in;
reg   [15:0] hw_cos_val_16_3_V_1_data_reg;
reg    hw_cos_val_16_3_V_1_vld_reg;
reg    hw_cos_val_16_3_V_1_vld_in;
reg   [15:0] hw_cos_val_16_4_V_1_data_reg;
reg    hw_cos_val_16_4_V_1_vld_reg;
reg    hw_cos_val_16_4_V_1_vld_in;
reg   [15:0] hw_cos_val_16_5_V_1_data_reg;
reg    hw_cos_val_16_5_V_1_vld_reg;
reg    hw_cos_val_16_5_V_1_vld_in;
reg   [15:0] hw_cos_val_16_6_V_1_data_reg;
reg    hw_cos_val_16_6_V_1_vld_reg;
reg    hw_cos_val_16_6_V_1_vld_in;
reg   [15:0] hw_cos_val_16_7_V_1_data_reg;
reg    hw_cos_val_16_7_V_1_vld_reg;
reg    hw_cos_val_16_7_V_1_vld_in;
reg   [15:0] hw_cos_val_16_8_V_1_data_reg;
reg    hw_cos_val_16_8_V_1_vld_reg;
reg    hw_cos_val_16_8_V_1_vld_in;
reg   [15:0] hw_cos_val_16_9_V_1_data_reg;
reg    hw_cos_val_16_9_V_1_vld_reg;
reg    hw_cos_val_16_9_V_1_vld_in;
reg   [15:0] hw_cos_val_16_10_V_1_data_reg;
reg    hw_cos_val_16_10_V_1_vld_reg;
reg    hw_cos_val_16_10_V_1_vld_in;
reg   [15:0] hw_cos_val_16_11_V_1_data_reg;
reg    hw_cos_val_16_11_V_1_vld_reg;
reg    hw_cos_val_16_11_V_1_vld_in;
reg   [15:0] hw_cos_val_16_12_V_1_data_reg;
reg    hw_cos_val_16_12_V_1_vld_reg;
reg    hw_cos_val_16_12_V_1_vld_in;
reg   [15:0] hw_cos_val_16_13_V_1_data_reg;
reg    hw_cos_val_16_13_V_1_vld_reg;
reg    hw_cos_val_16_13_V_1_vld_in;
reg   [15:0] hw_cos_val_16_14_V_1_data_reg;
reg    hw_cos_val_16_14_V_1_vld_reg;
reg    hw_cos_val_16_14_V_1_vld_in;
reg   [15:0] hw_cos_val_16_15_V_1_data_reg;
reg    hw_cos_val_16_15_V_1_vld_reg;
reg    hw_cos_val_16_15_V_1_vld_in;
wire   [9:0] sin_tables_low_V_0_address0;
reg    sin_tables_low_V_0_ce0;
wire   [15:0] sin_tables_low_V_0_q0;
wire   [9:0] sin_tables_low_V_1_address0;
reg    sin_tables_low_V_1_ce0;
wire   [15:0] sin_tables_low_V_1_q0;
wire   [9:0] sin_tables_low_V_2_address0;
reg    sin_tables_low_V_2_ce0;
wire   [15:0] sin_tables_low_V_2_q0;
wire   [9:0] sin_tables_low_V_3_address0;
reg    sin_tables_low_V_3_ce0;
wire   [15:0] sin_tables_low_V_3_q0;
wire   [9:0] sin_tables_low_V_4_address0;
reg    sin_tables_low_V_4_ce0;
wire   [15:0] sin_tables_low_V_4_q0;
wire   [9:0] sin_tables_low_V_5_address0;
reg    sin_tables_low_V_5_ce0;
wire   [15:0] sin_tables_low_V_5_q0;
wire   [9:0] sin_tables_low_V_6_address0;
reg    sin_tables_low_V_6_ce0;
wire   [15:0] sin_tables_low_V_6_q0;
wire   [9:0] sin_tables_low_V_7_address0;
reg    sin_tables_low_V_7_ce0;
wire   [15:0] sin_tables_low_V_7_q0;
wire   [9:0] sin_tables_low_V_8_address0;
reg    sin_tables_low_V_8_ce0;
wire   [15:0] sin_tables_low_V_8_q0;
wire   [9:0] sin_tables_low_V_9_address0;
reg    sin_tables_low_V_9_ce0;
wire   [15:0] sin_tables_low_V_9_q0;
wire   [9:0] sin_tables_low_V_10_address0;
reg    sin_tables_low_V_10_ce0;
wire   [15:0] sin_tables_low_V_10_q0;
wire   [9:0] sin_tables_low_V_11_address0;
reg    sin_tables_low_V_11_ce0;
wire   [15:0] sin_tables_low_V_11_q0;
wire   [9:0] sin_tables_low_V_12_address0;
reg    sin_tables_low_V_12_ce0;
wire   [15:0] sin_tables_low_V_12_q0;
wire   [9:0] sin_tables_low_V_13_address0;
reg    sin_tables_low_V_13_ce0;
wire   [15:0] sin_tables_low_V_13_q0;
wire   [9:0] sin_tables_low_V_14_address0;
reg    sin_tables_low_V_14_ce0;
wire   [15:0] sin_tables_low_V_14_q0;
wire   [9:0] sin_tables_low_V_15_address0;
reg    sin_tables_low_V_15_ce0;
wire   [15:0] sin_tables_low_V_15_q0;
wire   [9:0] sin_tables_high_V_0_address0;
reg    sin_tables_high_V_0_ce0;
wire   [12:0] sin_tables_high_V_0_q0;
wire   [9:0] sin_tables_high_V_0_address1;
reg    sin_tables_high_V_0_ce1;
wire   [12:0] sin_tables_high_V_0_q1;
wire   [9:0] sin_tables_high_V_1_address0;
reg    sin_tables_high_V_1_ce0;
wire   [12:0] sin_tables_high_V_1_q0;
wire   [9:0] sin_tables_high_V_1_address1;
reg    sin_tables_high_V_1_ce1;
wire   [12:0] sin_tables_high_V_1_q1;
wire   [9:0] sin_tables_high_V_2_address0;
reg    sin_tables_high_V_2_ce0;
wire   [12:0] sin_tables_high_V_2_q0;
wire   [9:0] sin_tables_high_V_2_address1;
reg    sin_tables_high_V_2_ce1;
wire   [12:0] sin_tables_high_V_2_q1;
wire   [9:0] sin_tables_high_V_3_address0;
reg    sin_tables_high_V_3_ce0;
wire   [12:0] sin_tables_high_V_3_q0;
wire   [9:0] sin_tables_high_V_3_address1;
reg    sin_tables_high_V_3_ce1;
wire   [12:0] sin_tables_high_V_3_q1;
wire   [9:0] sin_tables_high_V_4_address0;
reg    sin_tables_high_V_4_ce0;
wire   [12:0] sin_tables_high_V_4_q0;
wire   [9:0] sin_tables_high_V_4_address1;
reg    sin_tables_high_V_4_ce1;
wire   [12:0] sin_tables_high_V_4_q1;
wire   [9:0] sin_tables_high_V_5_address0;
reg    sin_tables_high_V_5_ce0;
wire   [12:0] sin_tables_high_V_5_q0;
wire   [9:0] sin_tables_high_V_5_address1;
reg    sin_tables_high_V_5_ce1;
wire   [12:0] sin_tables_high_V_5_q1;
wire   [9:0] sin_tables_high_V_6_address0;
reg    sin_tables_high_V_6_ce0;
wire   [12:0] sin_tables_high_V_6_q0;
wire   [9:0] sin_tables_high_V_6_address1;
reg    sin_tables_high_V_6_ce1;
wire   [12:0] sin_tables_high_V_6_q1;
wire   [9:0] sin_tables_high_V_7_address0;
reg    sin_tables_high_V_7_ce0;
wire   [12:0] sin_tables_high_V_7_q0;
wire   [9:0] sin_tables_high_V_7_address1;
reg    sin_tables_high_V_7_ce1;
wire   [12:0] sin_tables_high_V_7_q1;
wire   [9:0] cos_tables_low_V_0_address0;
reg    cos_tables_low_V_0_ce0;
wire   [15:0] cos_tables_low_V_0_q0;
wire   [9:0] cos_tables_low_V_1_address0;
reg    cos_tables_low_V_1_ce0;
wire   [15:0] cos_tables_low_V_1_q0;
wire   [9:0] cos_tables_low_V_2_address0;
reg    cos_tables_low_V_2_ce0;
wire   [15:0] cos_tables_low_V_2_q0;
wire   [9:0] cos_tables_low_V_3_address0;
reg    cos_tables_low_V_3_ce0;
wire   [15:0] cos_tables_low_V_3_q0;
wire   [9:0] cos_tables_low_V_4_address0;
reg    cos_tables_low_V_4_ce0;
wire   [15:0] cos_tables_low_V_4_q0;
wire   [9:0] cos_tables_low_V_5_address0;
reg    cos_tables_low_V_5_ce0;
wire   [15:0] cos_tables_low_V_5_q0;
wire   [9:0] cos_tables_low_V_6_address0;
reg    cos_tables_low_V_6_ce0;
wire   [15:0] cos_tables_low_V_6_q0;
wire   [9:0] cos_tables_low_V_7_address0;
reg    cos_tables_low_V_7_ce0;
wire   [15:0] cos_tables_low_V_7_q0;
wire   [9:0] cos_tables_low_V_8_address0;
reg    cos_tables_low_V_8_ce0;
wire   [15:0] cos_tables_low_V_8_q0;
wire   [9:0] cos_tables_low_V_9_address0;
reg    cos_tables_low_V_9_ce0;
wire   [15:0] cos_tables_low_V_9_q0;
wire   [9:0] cos_tables_low_V_10_address0;
reg    cos_tables_low_V_10_ce0;
wire   [15:0] cos_tables_low_V_10_q0;
wire   [9:0] cos_tables_low_V_11_address0;
reg    cos_tables_low_V_11_ce0;
wire   [15:0] cos_tables_low_V_11_q0;
wire   [9:0] cos_tables_low_V_12_address0;
reg    cos_tables_low_V_12_ce0;
wire   [15:0] cos_tables_low_V_12_q0;
wire   [9:0] cos_tables_low_V_13_address0;
reg    cos_tables_low_V_13_ce0;
wire   [15:0] cos_tables_low_V_13_q0;
wire   [9:0] cos_tables_low_V_14_address0;
reg    cos_tables_low_V_14_ce0;
wire   [15:0] cos_tables_low_V_14_q0;
wire   [9:0] cos_tables_low_V_15_address0;
reg    cos_tables_low_V_15_ce0;
wire   [15:0] cos_tables_low_V_15_q0;
wire   [9:0] cos_tables_high_V_0_address0;
reg    cos_tables_high_V_0_ce0;
wire   [12:0] cos_tables_high_V_0_q0;
wire   [9:0] cos_tables_high_V_0_address1;
reg    cos_tables_high_V_0_ce1;
wire   [12:0] cos_tables_high_V_0_q1;
wire   [9:0] cos_tables_high_V_1_address0;
reg    cos_tables_high_V_1_ce0;
wire   [12:0] cos_tables_high_V_1_q0;
wire   [9:0] cos_tables_high_V_1_address1;
reg    cos_tables_high_V_1_ce1;
wire   [12:0] cos_tables_high_V_1_q1;
wire   [9:0] cos_tables_high_V_2_address0;
reg    cos_tables_high_V_2_ce0;
wire   [12:0] cos_tables_high_V_2_q0;
wire   [9:0] cos_tables_high_V_2_address1;
reg    cos_tables_high_V_2_ce1;
wire   [12:0] cos_tables_high_V_2_q1;
wire   [9:0] cos_tables_high_V_3_address0;
reg    cos_tables_high_V_3_ce0;
wire   [12:0] cos_tables_high_V_3_q0;
wire   [9:0] cos_tables_high_V_3_address1;
reg    cos_tables_high_V_3_ce1;
wire   [12:0] cos_tables_high_V_3_q1;
wire   [9:0] cos_tables_high_V_4_address0;
reg    cos_tables_high_V_4_ce0;
wire   [12:0] cos_tables_high_V_4_q0;
wire   [9:0] cos_tables_high_V_4_address1;
reg    cos_tables_high_V_4_ce1;
wire   [12:0] cos_tables_high_V_4_q1;
wire   [9:0] cos_tables_high_V_5_address0;
reg    cos_tables_high_V_5_ce0;
wire   [12:0] cos_tables_high_V_5_q0;
wire   [9:0] cos_tables_high_V_5_address1;
reg    cos_tables_high_V_5_ce1;
wire   [12:0] cos_tables_high_V_5_q1;
wire   [9:0] cos_tables_high_V_6_address0;
reg    cos_tables_high_V_6_ce0;
wire   [12:0] cos_tables_high_V_6_q0;
wire   [9:0] cos_tables_high_V_6_address1;
reg    cos_tables_high_V_6_ce1;
wire   [12:0] cos_tables_high_V_6_q1;
wire   [9:0] cos_tables_high_V_7_address0;
reg    cos_tables_high_V_7_ce0;
wire   [12:0] cos_tables_high_V_7_q0;
wire   [9:0] cos_tables_high_V_7_address1;
reg    cos_tables_high_V_7_ce1;
wire   [12:0] cos_tables_high_V_7_q1;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg;
reg   [3:0] cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg;
reg   [3:0] cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg;
reg   [3:0] cos_rom_sel_8_V_read_reg_42678;
reg   [3:0] cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_7_V_read_reg_42698;
reg   [3:0] cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_6_V_read_reg_42718;
reg   [3:0] cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_5_V_read_reg_42738;
reg   [3:0] cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg;
reg   [3:0] cos_rom_sel_4_V_read_reg_42758;
reg   [3:0] cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_3_V_read_reg_42778;
reg   [3:0] cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_2_V_read_reg_42798;
reg   [3:0] cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg;
reg   [3:0] cos_rom_sel_1_V_read_reg_42818;
reg   [3:0] cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg;
reg   [3:0] cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg;
reg   [3:0] cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg;
reg   [13:0] cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg;
reg   [13:0] cos_addr_base_14_V_r_reg_42843;
reg   [13:0] cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg;
reg   [13:0] cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg;
reg   [13:0] cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg;
reg   [13:0] cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg;
reg   [13:0] cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg;
reg   [13:0] cos_addr_base_13_V_r_reg_42848;
reg   [13:0] cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg;
reg   [13:0] cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg;
reg   [13:0] cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg;
reg   [13:0] cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg;
reg   [13:0] cos_addr_base_12_V_r_reg_42853;
reg   [13:0] cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg;
reg   [13:0] cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg;
reg   [13:0] cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg;
reg   [13:0] cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg;
reg   [13:0] cos_addr_base_11_V_r_reg_42858;
reg   [13:0] cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg;
reg   [13:0] cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg;
reg   [13:0] cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg;
reg   [13:0] cos_addr_base_10_V_r_reg_42863;
reg   [13:0] cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg;
reg   [13:0] cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg;
reg   [13:0] cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg;
reg   [13:0] cos_addr_base_9_V_re_reg_42868;
reg   [13:0] cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg;
reg   [13:0] cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg;
reg   [13:0] cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg;
reg   [13:0] cos_addr_base_8_V_re_reg_42873;
reg   [13:0] cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg;
reg   [13:0] cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg;
reg   [13:0] cos_addr_base_7_V_re_reg_42878;
reg   [13:0] cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg;
reg   [13:0] cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg;
reg   [13:0] cos_addr_base_6_V_re_reg_42883;
reg   [13:0] cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg;
reg   [13:0] cos_addr_base_5_V_re_reg_42888;
reg   [13:0] cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg;
reg   [13:0] cos_addr_base_4_V_re_reg_42893;
reg   [13:0] cos_addr_base_3_V_re_reg_42898;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg;
reg   [3:0] sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg;
reg   [3:0] sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg;
reg   [3:0] sin_rom_sel_8_V_read_reg_43043;
reg   [3:0] sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_7_V_read_reg_43063;
reg   [3:0] sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_6_V_read_reg_43083;
reg   [3:0] sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_5_V_read_reg_43103;
reg   [3:0] sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg;
reg   [3:0] sin_rom_sel_4_V_read_reg_43123;
reg   [3:0] sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_3_V_read_reg_43143;
reg   [3:0] sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_2_V_read_reg_43163;
reg   [3:0] sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg;
reg   [3:0] sin_rom_sel_1_V_read_reg_43183;
reg   [3:0] sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg;
reg   [3:0] sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg;
reg   [3:0] sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg;
reg   [13:0] sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg;
reg   [13:0] sin_addr_base_14_V_r_reg_43208;
reg   [13:0] sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg;
reg   [13:0] sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg;
reg   [13:0] sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg;
reg   [13:0] sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg;
reg   [13:0] sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg;
reg   [13:0] sin_addr_base_13_V_r_reg_43213;
reg   [13:0] sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg;
reg   [13:0] sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg;
reg   [13:0] sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg;
reg   [13:0] sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg;
reg   [13:0] sin_addr_base_12_V_r_reg_43218;
reg   [13:0] sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg;
reg   [13:0] sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg;
reg   [13:0] sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg;
reg   [13:0] sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg;
reg   [13:0] sin_addr_base_11_V_r_reg_43223;
reg   [13:0] sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg;
reg   [13:0] sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg;
reg   [13:0] sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg;
reg   [13:0] sin_addr_base_10_V_r_reg_43228;
reg   [13:0] sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg;
reg   [13:0] sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg;
reg   [13:0] sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg;
reg   [13:0] sin_addr_base_9_V_re_reg_43233;
reg   [13:0] sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg;
reg   [13:0] sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg;
reg   [13:0] sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg;
reg   [13:0] sin_addr_base_8_V_re_reg_43238;
reg   [13:0] sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg;
reg   [13:0] sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg;
reg   [13:0] sin_addr_base_7_V_re_reg_43243;
reg   [13:0] sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg;
reg   [13:0] sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg;
reg   [13:0] sin_addr_base_6_V_re_reg_43248;
reg   [13:0] sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg;
reg   [13:0] sin_addr_base_5_V_re_reg_43253;
reg   [13:0] sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg;
reg   [13:0] sin_addr_base_4_V_re_reg_43258;
reg   [13:0] sin_addr_base_3_V_re_reg_43263;
reg   [15:0] hw_sin_val_16_i_0_V_2_reg_43592;
wire   [7:0] trunc_ln647_fu_26912_p1;
reg   [7:0] trunc_ln647_reg_43622;
reg   [7:0] trunc_ln647_reg_43622_pp0_iter2_reg;
reg   [7:0] trunc_ln647_reg_43622_pp0_iter3_reg;
reg   [4:0] tmp_15_reg_43866;
reg   [4:0] tmp_15_reg_43866_pp0_iter2_reg;
reg   [4:0] tmp_15_reg_43866_pp0_iter3_reg;
wire   [7:0] trunc_ln647_1_fu_26926_p1;
reg   [7:0] trunc_ln647_1_reg_43871;
reg   [7:0] trunc_ln647_1_reg_43871_pp0_iter2_reg;
reg   [7:0] trunc_ln647_1_reg_43871_pp0_iter3_reg;
reg   [15:0] hw_cos_val_16_i_0_V_2_reg_44165;
wire   [7:0] trunc_ln647_8_fu_26940_p1;
reg   [7:0] trunc_ln647_8_reg_44195;
reg   [7:0] trunc_ln647_8_reg_44195_pp0_iter2_reg;
reg   [7:0] trunc_ln647_8_reg_44195_pp0_iter3_reg;
reg   [4:0] tmp_23_reg_44439;
reg   [4:0] tmp_23_reg_44439_pp0_iter2_reg;
reg   [4:0] tmp_23_reg_44439_pp0_iter3_reg;
wire   [7:0] trunc_ln647_9_fu_26954_p1;
reg   [7:0] trunc_ln647_9_reg_44444;
reg   [7:0] trunc_ln647_9_reg_44444_pp0_iter2_reg;
reg   [7:0] trunc_ln647_9_reg_44444_pp0_iter3_reg;
reg   [15:0] hw_sin_val_16_i_0_V_4_reg_44494;
reg   [4:0] tmp_16_reg_44524;
reg   [4:0] tmp_16_reg_44524_pp0_iter3_reg;
wire   [7:0] trunc_ln647_2_fu_26978_p1;
reg   [7:0] trunc_ln647_2_reg_44529;
reg   [7:0] trunc_ln647_2_reg_44529_pp0_iter3_reg;
reg   [15:0] hw_cos_val_16_i_0_V_4_reg_44579;
reg   [4:0] tmp_24_reg_44609;
reg   [4:0] tmp_24_reg_44609_pp0_iter3_reg;
wire   [7:0] trunc_ln647_10_fu_27002_p1;
reg   [7:0] trunc_ln647_10_reg_44614;
reg   [7:0] trunc_ln647_10_reg_44614_pp0_iter3_reg;
reg   [15:0] hw_sin_val_16_i_0_V_6_reg_44664;
reg   [4:0] tmp_17_reg_44694;
reg   [4:0] tmp_17_reg_44694_pp0_iter4_reg;
wire   [7:0] trunc_ln647_3_fu_27026_p1;
reg   [7:0] trunc_ln647_3_reg_44699;
reg   [7:0] trunc_ln647_3_reg_44699_pp0_iter4_reg;
reg   [15:0] hw_cos_val_16_i_0_V_6_reg_44749;
reg   [4:0] tmp_25_reg_44779;
reg   [4:0] tmp_25_reg_44779_pp0_iter4_reg;
wire   [7:0] trunc_ln647_11_fu_27050_p1;
reg   [7:0] trunc_ln647_11_reg_44784;
reg   [7:0] trunc_ln647_11_reg_44784_pp0_iter4_reg;
reg   [15:0] hw_sin_val_16_i_0_V_8_reg_44834;
wire   [7:0] hw_sin_val_8_i_V_0_4_fu_28595_p18;
reg   [7:0] hw_sin_val_8_i_V_0_4_reg_44869;
wire   [7:0] hw_sin_val_8_i_V_1_4_fu_28631_p18;
reg   [7:0] hw_sin_val_8_i_V_1_4_reg_44888;
wire   [7:0] hw_sin_val_8_i_V_2_4_fu_28667_p18;
reg   [7:0] hw_sin_val_8_i_V_2_4_reg_44907;
wire   [7:0] hw_sin_val_8_i_V_3_4_fu_28703_p18;
reg   [7:0] hw_sin_val_8_i_V_3_4_reg_44926;
wire   [7:0] hw_sin_val_8_i_V_4_4_fu_28739_p18;
reg   [7:0] hw_sin_val_8_i_V_4_4_reg_44945;
wire   [7:0] hw_sin_val_8_i_V_5_4_fu_28775_p18;
reg   [7:0] hw_sin_val_8_i_V_5_4_reg_44964;
wire   [7:0] hw_sin_val_8_i_V_6_4_fu_28811_p18;
reg   [7:0] hw_sin_val_8_i_V_6_4_reg_44983;
wire   [7:0] hw_sin_val_8_i_V_7_4_fu_28847_p18;
reg   [7:0] hw_sin_val_8_i_V_7_4_reg_45002;
wire   [7:0] hw_sin_val_8_i_V_8_4_fu_28883_p18;
reg   [7:0] hw_sin_val_8_i_V_8_4_reg_45021;
wire   [7:0] hw_sin_val_8_i_V_9_4_fu_28919_p18;
reg   [7:0] hw_sin_val_8_i_V_9_4_reg_45040;
wire   [7:0] hw_sin_val_8_i_V_10_4_fu_28955_p18;
reg   [7:0] hw_sin_val_8_i_V_10_4_reg_45059;
wire   [7:0] hw_sin_val_8_i_V_11_4_fu_28991_p18;
reg   [7:0] hw_sin_val_8_i_V_11_4_reg_45078;
wire   [7:0] hw_sin_val_8_i_V_12_4_fu_29027_p18;
reg   [7:0] hw_sin_val_8_i_V_12_4_reg_45097;
wire   [7:0] hw_sin_val_8_i_V_13_4_fu_29063_p18;
reg   [7:0] hw_sin_val_8_i_V_13_4_reg_45116;
wire   [7:0] hw_sin_val_8_i_V_14_4_fu_29099_p18;
reg   [7:0] hw_sin_val_8_i_V_14_4_reg_45135;
wire   [7:0] hw_sin_val_8_i_V_15_4_fu_29135_p18;
reg   [7:0] hw_sin_val_8_i_V_15_4_reg_45154;
reg   [4:0] tmp_18_reg_45173;
wire   [7:0] trunc_ln647_4_fu_29181_p1;
reg   [7:0] trunc_ln647_4_reg_45178;
reg   [15:0] hw_cos_val_16_i_0_V_8_reg_45233;
wire   [7:0] hw_cos_val_8_i_V_0_4_fu_30726_p18;
reg   [7:0] hw_cos_val_8_i_V_0_4_reg_45268;
wire   [7:0] hw_cos_val_8_i_V_1_4_fu_30762_p18;
reg   [7:0] hw_cos_val_8_i_V_1_4_reg_45287;
wire   [7:0] hw_cos_val_8_i_V_2_4_fu_30798_p18;
reg   [7:0] hw_cos_val_8_i_V_2_4_reg_45306;
wire   [7:0] hw_cos_val_8_i_V_3_4_fu_30834_p18;
reg   [7:0] hw_cos_val_8_i_V_3_4_reg_45325;
wire   [7:0] hw_cos_val_8_i_V_4_4_fu_30870_p18;
reg   [7:0] hw_cos_val_8_i_V_4_4_reg_45344;
wire   [7:0] hw_cos_val_8_i_V_5_4_fu_30906_p18;
reg   [7:0] hw_cos_val_8_i_V_5_4_reg_45363;
wire   [7:0] hw_cos_val_8_i_V_6_4_fu_30942_p18;
reg   [7:0] hw_cos_val_8_i_V_6_4_reg_45382;
wire   [7:0] hw_cos_val_8_i_V_7_4_fu_30978_p18;
reg   [7:0] hw_cos_val_8_i_V_7_4_reg_45401;
wire   [7:0] hw_cos_val_8_i_V_8_4_fu_31014_p18;
reg   [7:0] hw_cos_val_8_i_V_8_4_reg_45420;
wire   [7:0] hw_cos_val_8_i_V_9_4_fu_31050_p18;
reg   [7:0] hw_cos_val_8_i_V_9_4_reg_45439;
wire   [7:0] hw_cos_val_8_i_V_10_4_fu_31086_p18;
reg   [7:0] hw_cos_val_8_i_V_10_4_reg_45458;
wire   [7:0] hw_cos_val_8_i_V_11_4_fu_31122_p18;
reg   [7:0] hw_cos_val_8_i_V_11_4_reg_45477;
wire   [7:0] hw_cos_val_8_i_V_12_4_fu_31158_p18;
reg   [7:0] hw_cos_val_8_i_V_12_4_reg_45496;
wire   [7:0] hw_cos_val_8_i_V_13_4_fu_31194_p18;
reg   [7:0] hw_cos_val_8_i_V_13_4_reg_45515;
wire   [7:0] hw_cos_val_8_i_V_14_4_fu_31230_p18;
reg   [7:0] hw_cos_val_8_i_V_14_4_reg_45534;
wire   [7:0] hw_cos_val_8_i_V_15_4_fu_31266_p18;
reg   [7:0] hw_cos_val_8_i_V_15_4_reg_45553;
reg   [4:0] tmp_26_reg_45572;
wire   [7:0] trunc_ln647_12_fu_31312_p1;
reg   [7:0] trunc_ln647_12_reg_45577;
reg   [15:0] hw_sin_val_16_i_0_V_10_reg_45632;
reg   [15:0] hw_sin_val_16_i_0_V_11_reg_45652;
wire   [7:0] hw_sin_val_8_i_V_0_8_fu_32852_p18;
reg   [7:0] hw_sin_val_8_i_V_0_8_reg_45682;
wire   [7:0] hw_sin_val_8_i_V_1_8_fu_32888_p18;
reg   [7:0] hw_sin_val_8_i_V_1_8_reg_45701;
wire   [7:0] hw_sin_val_8_i_V_2_8_fu_32924_p18;
reg   [7:0] hw_sin_val_8_i_V_2_8_reg_45720;
wire   [7:0] hw_sin_val_8_i_V_3_8_fu_32960_p18;
reg   [7:0] hw_sin_val_8_i_V_3_8_reg_45739;
wire   [7:0] hw_sin_val_8_i_V_4_8_fu_32996_p18;
reg   [7:0] hw_sin_val_8_i_V_4_8_reg_45758;
wire   [7:0] hw_sin_val_8_i_V_5_8_fu_33032_p18;
reg   [7:0] hw_sin_val_8_i_V_5_8_reg_45777;
wire   [7:0] hw_sin_val_8_i_V_6_8_fu_33068_p18;
reg   [7:0] hw_sin_val_8_i_V_6_8_reg_45796;
wire   [7:0] hw_sin_val_8_i_V_7_8_fu_33104_p18;
reg   [7:0] hw_sin_val_8_i_V_7_8_reg_45815;
wire   [7:0] hw_sin_val_8_i_V_8_8_fu_33140_p18;
reg   [7:0] hw_sin_val_8_i_V_8_8_reg_45834;
wire   [7:0] hw_sin_val_8_i_V_9_8_fu_33176_p18;
reg   [7:0] hw_sin_val_8_i_V_9_8_reg_45853;
wire   [7:0] hw_sin_val_8_i_V_10_8_fu_33212_p18;
reg   [7:0] hw_sin_val_8_i_V_10_8_reg_45872;
wire   [7:0] hw_sin_val_8_i_V_11_8_fu_33248_p18;
reg   [7:0] hw_sin_val_8_i_V_11_8_reg_45891;
wire   [7:0] hw_sin_val_8_i_V_12_8_fu_33284_p18;
reg   [7:0] hw_sin_val_8_i_V_12_8_reg_45910;
wire   [7:0] hw_sin_val_8_i_V_13_8_fu_33320_p18;
reg   [7:0] hw_sin_val_8_i_V_13_8_reg_45929;
wire   [7:0] hw_sin_val_8_i_V_14_8_fu_33356_p18;
reg   [7:0] hw_sin_val_8_i_V_14_8_reg_45948;
wire   [7:0] hw_sin_val_8_i_V_15_8_fu_33392_p18;
reg   [7:0] hw_sin_val_8_i_V_15_8_reg_45967;
reg   [4:0] tmp_19_reg_45986;
wire   [7:0] trunc_ln647_5_fu_33438_p1;
reg   [7:0] trunc_ln647_5_reg_45991;
reg   [4:0] tmp_20_reg_46011;
reg   [15:0] hw_cos_val_16_i_0_V_10_reg_46046;
reg   [15:0] hw_cos_val_16_i_0_V_11_reg_46066;
wire   [7:0] hw_cos_val_8_i_V_0_8_fu_34988_p18;
reg   [7:0] hw_cos_val_8_i_V_0_8_reg_46096;
wire   [7:0] hw_cos_val_8_i_V_1_8_fu_35024_p18;
reg   [7:0] hw_cos_val_8_i_V_1_8_reg_46115;
wire   [7:0] hw_cos_val_8_i_V_2_8_fu_35060_p18;
reg   [7:0] hw_cos_val_8_i_V_2_8_reg_46134;
wire   [7:0] hw_cos_val_8_i_V_3_8_fu_35096_p18;
reg   [7:0] hw_cos_val_8_i_V_3_8_reg_46153;
wire   [7:0] hw_cos_val_8_i_V_4_8_fu_35132_p18;
reg   [7:0] hw_cos_val_8_i_V_4_8_reg_46172;
wire   [7:0] hw_cos_val_8_i_V_5_8_fu_35168_p18;
reg   [7:0] hw_cos_val_8_i_V_5_8_reg_46191;
wire   [7:0] hw_cos_val_8_i_V_6_8_fu_35204_p18;
reg   [7:0] hw_cos_val_8_i_V_6_8_reg_46210;
wire   [7:0] hw_cos_val_8_i_V_7_8_fu_35240_p18;
reg   [7:0] hw_cos_val_8_i_V_7_8_reg_46229;
wire   [7:0] hw_cos_val_8_i_V_8_8_fu_35276_p18;
reg   [7:0] hw_cos_val_8_i_V_8_8_reg_46248;
wire   [7:0] hw_cos_val_8_i_V_9_8_fu_35312_p18;
reg   [7:0] hw_cos_val_8_i_V_9_8_reg_46267;
wire   [7:0] hw_cos_val_8_i_V_10_8_fu_35348_p18;
reg   [7:0] hw_cos_val_8_i_V_10_8_reg_46286;
wire   [7:0] hw_cos_val_8_i_V_11_8_fu_35384_p18;
reg   [7:0] hw_cos_val_8_i_V_11_8_reg_46305;
wire   [7:0] hw_cos_val_8_i_V_12_8_fu_35420_p18;
reg   [7:0] hw_cos_val_8_i_V_12_8_reg_46324;
wire   [7:0] hw_cos_val_8_i_V_13_8_fu_35456_p18;
reg   [7:0] hw_cos_val_8_i_V_13_8_reg_46343;
wire   [7:0] hw_cos_val_8_i_V_14_8_fu_35492_p18;
reg   [7:0] hw_cos_val_8_i_V_14_8_reg_46362;
wire   [7:0] hw_cos_val_8_i_V_15_8_fu_35528_p18;
reg   [7:0] hw_cos_val_8_i_V_15_8_reg_46381;
reg   [4:0] tmp_27_reg_46400;
wire   [7:0] trunc_ln647_13_fu_35574_p1;
reg   [7:0] trunc_ln647_13_reg_46405;
reg   [4:0] tmp_28_reg_46425;
reg   [15:0] hw_sin_val_16_i_0_V_12_reg_46440;
reg   [15:0] hw_sin_val_16_i_0_V_13_reg_46460;
wire   [7:0] hw_sin_val_8_i_V_0_11_fu_37123_p18;
reg   [7:0] hw_sin_val_8_i_V_0_11_reg_46485;
wire   [7:0] hw_sin_val_8_i_V_1_11_fu_37160_p18;
reg   [7:0] hw_sin_val_8_i_V_1_11_reg_46504;
wire   [7:0] hw_sin_val_8_i_V_2_11_fu_37197_p18;
reg   [7:0] hw_sin_val_8_i_V_2_11_reg_46523;
wire   [7:0] hw_sin_val_8_i_V_3_11_fu_37234_p18;
reg   [7:0] hw_sin_val_8_i_V_3_11_reg_46542;
wire   [7:0] hw_sin_val_8_i_V_4_11_fu_37271_p18;
reg   [7:0] hw_sin_val_8_i_V_4_11_reg_46561;
wire   [7:0] hw_sin_val_8_i_V_5_11_fu_37308_p18;
reg   [7:0] hw_sin_val_8_i_V_5_11_reg_46580;
wire   [7:0] hw_sin_val_8_i_V_6_11_fu_37345_p18;
reg   [7:0] hw_sin_val_8_i_V_6_11_reg_46599;
wire   [7:0] hw_sin_val_8_i_V_7_11_fu_37382_p18;
reg   [7:0] hw_sin_val_8_i_V_7_11_reg_46618;
wire   [7:0] hw_sin_val_8_i_V_8_11_fu_37419_p18;
reg   [7:0] hw_sin_val_8_i_V_8_11_reg_46637;
wire   [7:0] hw_sin_val_8_i_V_9_11_fu_37456_p18;
reg   [7:0] hw_sin_val_8_i_V_9_11_reg_46656;
wire   [7:0] hw_sin_val_8_i_V_10_11_fu_37493_p18;
reg   [7:0] hw_sin_val_8_i_V_10_11_reg_46675;
wire   [7:0] hw_sin_val_8_i_V_11_11_fu_37530_p18;
reg   [7:0] hw_sin_val_8_i_V_11_11_reg_46694;
wire   [7:0] hw_sin_val_8_i_V_12_11_fu_37567_p18;
reg   [7:0] hw_sin_val_8_i_V_12_11_reg_46713;
wire   [7:0] hw_sin_val_8_i_V_13_11_fu_37604_p18;
reg   [7:0] hw_sin_val_8_i_V_13_11_reg_46732;
wire   [7:0] hw_sin_val_8_i_V_14_11_fu_37641_p18;
reg   [7:0] hw_sin_val_8_i_V_14_11_reg_46751;
wire   [7:0] hw_sin_val_8_i_V_15_11_fu_37678_p18;
reg   [7:0] hw_sin_val_8_i_V_15_11_reg_46770;
reg   [4:0] tmp_21_reg_46789;
reg   [15:0] hw_cos_val_16_i_0_V_12_reg_46799;
reg   [15:0] hw_cos_val_16_i_0_V_13_reg_46819;
wire   [7:0] hw_cos_val_8_i_V_0_11_fu_39260_p18;
reg   [7:0] hw_cos_val_8_i_V_0_11_reg_46844;
wire   [7:0] hw_cos_val_8_i_V_1_11_fu_39297_p18;
reg   [7:0] hw_cos_val_8_i_V_1_11_reg_46863;
wire   [7:0] hw_cos_val_8_i_V_2_11_fu_39334_p18;
reg   [7:0] hw_cos_val_8_i_V_2_11_reg_46882;
wire   [7:0] hw_cos_val_8_i_V_3_11_fu_39371_p18;
reg   [7:0] hw_cos_val_8_i_V_3_11_reg_46901;
wire   [7:0] hw_cos_val_8_i_V_4_11_fu_39408_p18;
reg   [7:0] hw_cos_val_8_i_V_4_11_reg_46920;
wire   [7:0] hw_cos_val_8_i_V_5_11_fu_39445_p18;
reg   [7:0] hw_cos_val_8_i_V_5_11_reg_46939;
wire   [7:0] hw_cos_val_8_i_V_6_11_fu_39482_p18;
reg   [7:0] hw_cos_val_8_i_V_6_11_reg_46958;
wire   [7:0] hw_cos_val_8_i_V_7_11_fu_39519_p18;
reg   [7:0] hw_cos_val_8_i_V_7_11_reg_46977;
wire   [7:0] hw_cos_val_8_i_V_8_11_fu_39556_p18;
reg   [7:0] hw_cos_val_8_i_V_8_11_reg_46996;
wire   [7:0] hw_cos_val_8_i_V_9_11_fu_39593_p18;
reg   [7:0] hw_cos_val_8_i_V_9_11_reg_47015;
wire   [7:0] hw_cos_val_8_i_V_10_11_fu_39630_p18;
reg   [7:0] hw_cos_val_8_i_V_10_11_reg_47034;
wire   [7:0] hw_cos_val_8_i_V_11_11_fu_39667_p18;
reg   [7:0] hw_cos_val_8_i_V_11_11_reg_47053;
wire   [7:0] hw_cos_val_8_i_V_12_11_fu_39704_p18;
reg   [7:0] hw_cos_val_8_i_V_12_11_reg_47072;
wire   [7:0] hw_cos_val_8_i_V_13_11_fu_39741_p18;
reg   [7:0] hw_cos_val_8_i_V_13_11_reg_47091;
wire   [7:0] hw_cos_val_8_i_V_14_11_fu_39778_p18;
reg   [7:0] hw_cos_val_8_i_V_14_11_reg_47110;
wire   [7:0] hw_cos_val_8_i_V_15_11_fu_39815_p18;
reg   [7:0] hw_cos_val_8_i_V_15_11_reg_47129;
reg   [4:0] tmp_29_reg_47148;
reg   [15:0] hw_sin_val_16_i_0_V_14_reg_47158;
wire   [7:0] hw_sin_val_8_i_V_0_13_fu_40226_p18;
reg   [7:0] hw_sin_val_8_i_V_0_13_reg_47183;
wire   [7:0] hw_sin_val_8_i_V_1_13_fu_40263_p18;
reg   [7:0] hw_sin_val_8_i_V_1_13_reg_47202;
wire   [7:0] hw_sin_val_8_i_V_2_13_fu_40300_p18;
reg   [7:0] hw_sin_val_8_i_V_2_13_reg_47221;
wire   [7:0] hw_sin_val_8_i_V_3_13_fu_40337_p18;
reg   [7:0] hw_sin_val_8_i_V_3_13_reg_47240;
wire   [7:0] hw_sin_val_8_i_V_4_13_fu_40374_p18;
reg   [7:0] hw_sin_val_8_i_V_4_13_reg_47259;
wire   [7:0] hw_sin_val_8_i_V_5_13_fu_40411_p18;
reg   [7:0] hw_sin_val_8_i_V_5_13_reg_47278;
wire   [7:0] hw_sin_val_8_i_V_6_13_fu_40448_p18;
reg   [7:0] hw_sin_val_8_i_V_6_13_reg_47297;
wire   [7:0] hw_sin_val_8_i_V_7_13_fu_40485_p18;
reg   [7:0] hw_sin_val_8_i_V_7_13_reg_47316;
wire   [7:0] hw_sin_val_8_i_V_8_13_fu_40522_p18;
reg   [7:0] hw_sin_val_8_i_V_8_13_reg_47335;
wire   [7:0] hw_sin_val_8_i_V_9_13_fu_40559_p18;
reg   [7:0] hw_sin_val_8_i_V_9_13_reg_47354;
wire   [7:0] hw_sin_val_8_i_V_10_13_fu_40596_p18;
reg   [7:0] hw_sin_val_8_i_V_10_13_reg_47373;
wire   [7:0] hw_sin_val_8_i_V_11_13_fu_40633_p18;
reg   [7:0] hw_sin_val_8_i_V_11_13_reg_47392;
wire   [7:0] hw_sin_val_8_i_V_12_13_fu_40670_p18;
reg   [7:0] hw_sin_val_8_i_V_12_13_reg_47411;
wire   [7:0] hw_sin_val_8_i_V_13_13_fu_40707_p18;
reg   [7:0] hw_sin_val_8_i_V_13_13_reg_47430;
wire   [7:0] hw_sin_val_8_i_V_14_13_fu_40744_p18;
reg   [7:0] hw_sin_val_8_i_V_14_13_reg_47449;
wire   [7:0] hw_sin_val_8_i_V_15_13_fu_40781_p18;
reg   [7:0] hw_sin_val_8_i_V_15_13_reg_47468;
reg   [15:0] hw_cos_val_16_i_0_V_14_reg_47492;
wire   [7:0] hw_cos_val_8_i_V_0_13_fu_41182_p18;
reg   [7:0] hw_cos_val_8_i_V_0_13_reg_47517;
wire   [7:0] hw_cos_val_8_i_V_1_13_fu_41219_p18;
reg   [7:0] hw_cos_val_8_i_V_1_13_reg_47536;
wire   [7:0] hw_cos_val_8_i_V_2_13_fu_41256_p18;
reg   [7:0] hw_cos_val_8_i_V_2_13_reg_47555;
wire   [7:0] hw_cos_val_8_i_V_3_13_fu_41293_p18;
reg   [7:0] hw_cos_val_8_i_V_3_13_reg_47574;
wire   [7:0] hw_cos_val_8_i_V_4_13_fu_41330_p18;
reg   [7:0] hw_cos_val_8_i_V_4_13_reg_47593;
wire   [7:0] hw_cos_val_8_i_V_5_13_fu_41367_p18;
reg   [7:0] hw_cos_val_8_i_V_5_13_reg_47612;
wire   [7:0] hw_cos_val_8_i_V_6_13_fu_41404_p18;
reg   [7:0] hw_cos_val_8_i_V_6_13_reg_47631;
wire   [7:0] hw_cos_val_8_i_V_7_13_fu_41441_p18;
reg   [7:0] hw_cos_val_8_i_V_7_13_reg_47650;
wire   [7:0] hw_cos_val_8_i_V_8_13_fu_41478_p18;
reg   [7:0] hw_cos_val_8_i_V_8_13_reg_47669;
wire   [7:0] hw_cos_val_8_i_V_9_13_fu_41515_p18;
reg   [7:0] hw_cos_val_8_i_V_9_13_reg_47688;
wire   [7:0] hw_cos_val_8_i_V_10_13_fu_41552_p18;
reg   [7:0] hw_cos_val_8_i_V_10_13_reg_47707;
wire   [7:0] hw_cos_val_8_i_V_11_13_fu_41589_p18;
reg   [7:0] hw_cos_val_8_i_V_11_13_reg_47726;
wire   [7:0] hw_cos_val_8_i_V_12_13_fu_41626_p18;
reg   [7:0] hw_cos_val_8_i_V_12_13_reg_47745;
wire   [7:0] hw_cos_val_8_i_V_13_13_fu_41663_p18;
reg   [7:0] hw_cos_val_8_i_V_13_13_reg_47764;
wire   [7:0] hw_cos_val_8_i_V_14_13_fu_41700_p18;
reg   [7:0] hw_cos_val_8_i_V_14_13_reg_47783;
wire   [7:0] hw_cos_val_8_i_V_15_13_fu_41737_p18;
reg   [7:0] hw_cos_val_8_i_V_15_13_reg_47802;
wire   [7:0] hw_sin_val_8_i_V_0_14_fu_41788_p18;
wire   [7:0] hw_sin_val_8_i_V_1_14_fu_41811_p18;
wire   [7:0] hw_sin_val_8_i_V_2_14_fu_41834_p18;
wire   [7:0] hw_sin_val_8_i_V_3_14_fu_41857_p18;
wire   [7:0] hw_sin_val_8_i_V_4_14_fu_41880_p18;
wire   [7:0] hw_sin_val_8_i_V_5_14_fu_41903_p18;
wire   [7:0] hw_sin_val_8_i_V_6_14_fu_41926_p18;
wire   [7:0] hw_sin_val_8_i_V_7_14_fu_41949_p18;
wire   [7:0] hw_sin_val_8_i_V_8_14_fu_41972_p18;
wire   [7:0] hw_sin_val_8_i_V_9_14_fu_41995_p18;
wire   [7:0] hw_sin_val_8_i_V_10_14_fu_42018_p18;
wire   [7:0] hw_sin_val_8_i_V_11_14_fu_42041_p18;
wire   [7:0] hw_sin_val_8_i_V_12_14_fu_42064_p18;
wire   [7:0] hw_sin_val_8_i_V_13_14_fu_42087_p18;
wire   [7:0] hw_sin_val_8_i_V_14_14_fu_42110_p18;
wire   [7:0] hw_sin_val_8_i_V_15_14_fu_42133_p18;
wire   [7:0] hw_cos_val_8_i_V_0_14_fu_42170_p18;
wire   [7:0] hw_cos_val_8_i_V_1_14_fu_42193_p18;
wire   [7:0] hw_cos_val_8_i_V_2_14_fu_42216_p18;
wire   [7:0] hw_cos_val_8_i_V_3_14_fu_42239_p18;
wire   [7:0] hw_cos_val_8_i_V_4_14_fu_42262_p18;
wire   [7:0] hw_cos_val_8_i_V_5_14_fu_42285_p18;
wire   [7:0] hw_cos_val_8_i_V_6_14_fu_42308_p18;
wire   [7:0] hw_cos_val_8_i_V_7_14_fu_42331_p18;
wire   [7:0] hw_cos_val_8_i_V_8_14_fu_42354_p18;
wire   [7:0] hw_cos_val_8_i_V_9_14_fu_42377_p18;
wire   [7:0] hw_cos_val_8_i_V_10_14_fu_42400_p18;
wire   [7:0] hw_cos_val_8_i_V_11_14_fu_42423_p18;
wire   [7:0] hw_cos_val_8_i_V_12_14_fu_42446_p18;
wire   [7:0] hw_cos_val_8_i_V_13_14_fu_42469_p18;
wire   [7:0] hw_cos_val_8_i_V_14_14_fu_42492_p18;
wire   [7:0] hw_cos_val_8_i_V_15_14_fu_42515_p18;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658;
wire    ap_block_pp0_stage0;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32;
wire   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32;
wire   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32;
wire   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32;
wire   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32;
wire   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194;
reg   [15:0] ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034;
wire   [15:0] ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754;
reg   [15:0] ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32;
wire   [15:0] ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810;
wire   [63:0] zext_ln544_fu_26866_p1;
wire   [63:0] zext_ln544_1_fu_26872_p1;
wire   [63:0] zext_ln544_2_fu_26878_p1;
wire   [63:0] zext_ln544_16_fu_26884_p1;
wire   [63:0] zext_ln544_17_fu_26890_p1;
wire   [63:0] zext_ln544_18_fu_26896_p1;
wire   [63:0] zext_ln544_3_fu_26902_p1;
wire   [63:0] zext_ln544_4_fu_26907_p1;
wire   [63:0] zext_ln544_19_fu_26930_p1;
wire   [63:0] zext_ln544_20_fu_26935_p1;
wire   [63:0] zext_ln544_5_fu_26958_p1;
wire   [63:0] zext_ln544_6_fu_26963_p1;
wire   [63:0] zext_ln544_21_fu_26982_p1;
wire   [63:0] zext_ln544_22_fu_26987_p1;
wire   [63:0] zext_ln544_7_fu_27006_p1;
wire   [63:0] zext_ln544_8_fu_27011_p1;
wire   [63:0] zext_ln544_23_fu_27030_p1;
wire   [63:0] zext_ln544_24_fu_27035_p1;
wire   [63:0] zext_ln544_9_fu_27054_p1;
wire   [63:0] zext_ln544_10_fu_27059_p1;
wire   [63:0] zext_ln544_11_fu_27064_p1;
wire   [63:0] zext_ln544_25_fu_29185_p1;
wire   [63:0] zext_ln544_26_fu_29190_p1;
wire   [63:0] zext_ln544_27_fu_29195_p1;
wire   [63:0] zext_ln544_12_fu_31316_p1;
wire   [63:0] zext_ln544_13_fu_31321_p1;
wire   [63:0] zext_ln544_28_fu_33452_p1;
wire   [63:0] zext_ln544_29_fu_33457_p1;
wire   [63:0] zext_ln544_14_fu_35588_p1;
wire   [63:0] zext_ln544_30_fu_37725_p1;
wire   [63:0] zext_ln544_15_fu_39862_p1;
wire   [63:0] zext_ln544_31_fu_40818_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [7:0] sext_ln647_fu_27069_p1;
wire   [7:0] hw_sin_val_8_i_V_0_1_fu_27072_p18;
wire   [7:0] hw_sin_val_8_i_V_1_1_fu_27094_p18;
wire   [7:0] hw_sin_val_8_i_V_2_1_fu_27116_p18;
wire   [7:0] hw_sin_val_8_i_V_3_1_fu_27138_p18;
wire   [7:0] hw_sin_val_8_i_V_4_1_fu_27160_p18;
wire   [7:0] hw_sin_val_8_i_V_5_1_fu_27182_p18;
wire   [7:0] hw_sin_val_8_i_V_6_1_fu_27204_p18;
wire   [7:0] hw_sin_val_8_i_V_7_1_fu_27226_p18;
wire   [7:0] hw_sin_val_8_i_V_8_1_fu_27248_p18;
wire   [7:0] hw_sin_val_8_i_V_9_1_fu_27270_p18;
wire   [7:0] hw_sin_val_8_i_V_10_1_fu_27292_p18;
wire   [7:0] hw_sin_val_8_i_V_11_1_fu_27314_p18;
wire   [7:0] hw_sin_val_8_i_V_12_1_fu_27336_p18;
wire   [7:0] hw_sin_val_8_i_V_13_1_fu_27358_p18;
wire   [7:0] hw_sin_val_8_i_V_14_1_fu_27380_p18;
wire   [7:0] hw_sin_val_8_i_V_15_1_fu_27402_p18;
wire  signed [7:0] sext_ln647_1_fu_28000_p1;
wire   [7:0] hw_sin_val_8_i_V_0_2_fu_27424_p18;
wire   [7:0] hw_sin_val_8_i_V_1_2_fu_27460_p18;
wire   [7:0] hw_sin_val_8_i_V_2_2_fu_27496_p18;
wire   [7:0] hw_sin_val_8_i_V_3_2_fu_27532_p18;
wire   [7:0] hw_sin_val_8_i_V_4_2_fu_27568_p18;
wire   [7:0] hw_sin_val_8_i_V_5_2_fu_27604_p18;
wire   [7:0] hw_sin_val_8_i_V_6_2_fu_27640_p18;
wire   [7:0] hw_sin_val_8_i_V_7_2_fu_27676_p18;
wire   [7:0] hw_sin_val_8_i_V_8_2_fu_27712_p18;
wire   [7:0] hw_sin_val_8_i_V_9_2_fu_27748_p18;
wire   [7:0] hw_sin_val_8_i_V_10_2_fu_27784_p18;
wire   [7:0] hw_sin_val_8_i_V_11_2_fu_27820_p18;
wire   [7:0] hw_sin_val_8_i_V_12_2_fu_27856_p18;
wire   [7:0] hw_sin_val_8_i_V_13_2_fu_27892_p18;
wire   [7:0] hw_sin_val_8_i_V_14_2_fu_27928_p18;
wire   [7:0] hw_sin_val_8_i_V_15_2_fu_27964_p18;
wire   [7:0] hw_sin_val_8_i_V_0_3_fu_28003_p18;
wire   [7:0] hw_sin_val_8_i_V_1_3_fu_28040_p18;
wire   [7:0] hw_sin_val_8_i_V_2_3_fu_28077_p18;
wire   [7:0] hw_sin_val_8_i_V_3_3_fu_28114_p18;
wire   [7:0] hw_sin_val_8_i_V_4_3_fu_28151_p18;
wire   [7:0] hw_sin_val_8_i_V_5_3_fu_28188_p18;
wire   [7:0] hw_sin_val_8_i_V_6_3_fu_28225_p18;
wire   [7:0] hw_sin_val_8_i_V_7_3_fu_28262_p18;
wire   [7:0] hw_sin_val_8_i_V_8_3_fu_28299_p18;
wire   [7:0] hw_sin_val_8_i_V_9_3_fu_28336_p18;
wire   [7:0] hw_sin_val_8_i_V_10_3_fu_28373_p18;
wire   [7:0] hw_sin_val_8_i_V_11_3_fu_28410_p18;
wire   [7:0] hw_sin_val_8_i_V_12_3_fu_28447_p18;
wire   [7:0] hw_sin_val_8_i_V_13_3_fu_28484_p18;
wire   [7:0] hw_sin_val_8_i_V_14_3_fu_28521_p18;
wire   [7:0] hw_sin_val_8_i_V_15_3_fu_28558_p18;
wire  signed [7:0] sext_ln647_8_fu_29200_p1;
wire   [7:0] hw_cos_val_8_i_V_0_1_fu_29203_p18;
wire   [7:0] hw_cos_val_8_i_V_1_1_fu_29225_p18;
wire   [7:0] hw_cos_val_8_i_V_2_1_fu_29247_p18;
wire   [7:0] hw_cos_val_8_i_V_3_1_fu_29269_p18;
wire   [7:0] hw_cos_val_8_i_V_4_1_fu_29291_p18;
wire   [7:0] hw_cos_val_8_i_V_5_1_fu_29313_p18;
wire   [7:0] hw_cos_val_8_i_V_6_1_fu_29335_p18;
wire   [7:0] hw_cos_val_8_i_V_7_1_fu_29357_p18;
wire   [7:0] hw_cos_val_8_i_V_8_1_fu_29379_p18;
wire   [7:0] hw_cos_val_8_i_V_9_1_fu_29401_p18;
wire   [7:0] hw_cos_val_8_i_V_10_1_fu_29423_p18;
wire   [7:0] hw_cos_val_8_i_V_11_1_fu_29445_p18;
wire   [7:0] hw_cos_val_8_i_V_12_1_fu_29467_p18;
wire   [7:0] hw_cos_val_8_i_V_13_1_fu_29489_p18;
wire   [7:0] hw_cos_val_8_i_V_14_1_fu_29511_p18;
wire   [7:0] hw_cos_val_8_i_V_15_1_fu_29533_p18;
wire  signed [7:0] sext_ln647_9_fu_30131_p1;
wire   [7:0] hw_cos_val_8_i_V_0_2_fu_29555_p18;
wire   [7:0] hw_cos_val_8_i_V_1_2_fu_29591_p18;
wire   [7:0] hw_cos_val_8_i_V_2_2_fu_29627_p18;
wire   [7:0] hw_cos_val_8_i_V_3_2_fu_29663_p18;
wire   [7:0] hw_cos_val_8_i_V_4_2_fu_29699_p18;
wire   [7:0] hw_cos_val_8_i_V_5_2_fu_29735_p18;
wire   [7:0] hw_cos_val_8_i_V_6_2_fu_29771_p18;
wire   [7:0] hw_cos_val_8_i_V_7_2_fu_29807_p18;
wire   [7:0] hw_cos_val_8_i_V_8_2_fu_29843_p18;
wire   [7:0] hw_cos_val_8_i_V_9_2_fu_29879_p18;
wire   [7:0] hw_cos_val_8_i_V_10_2_fu_29915_p18;
wire   [7:0] hw_cos_val_8_i_V_11_2_fu_29951_p18;
wire   [7:0] hw_cos_val_8_i_V_12_2_fu_29987_p18;
wire   [7:0] hw_cos_val_8_i_V_13_2_fu_30023_p18;
wire   [7:0] hw_cos_val_8_i_V_14_2_fu_30059_p18;
wire   [7:0] hw_cos_val_8_i_V_15_2_fu_30095_p18;
wire   [7:0] hw_cos_val_8_i_V_0_3_fu_30134_p18;
wire   [7:0] hw_cos_val_8_i_V_1_3_fu_30171_p18;
wire   [7:0] hw_cos_val_8_i_V_2_3_fu_30208_p18;
wire   [7:0] hw_cos_val_8_i_V_3_3_fu_30245_p18;
wire   [7:0] hw_cos_val_8_i_V_4_3_fu_30282_p18;
wire   [7:0] hw_cos_val_8_i_V_5_3_fu_30319_p18;
wire   [7:0] hw_cos_val_8_i_V_6_3_fu_30356_p18;
wire   [7:0] hw_cos_val_8_i_V_7_3_fu_30393_p18;
wire   [7:0] hw_cos_val_8_i_V_8_3_fu_30430_p18;
wire   [7:0] hw_cos_val_8_i_V_9_3_fu_30467_p18;
wire   [7:0] hw_cos_val_8_i_V_10_3_fu_30504_p18;
wire   [7:0] hw_cos_val_8_i_V_11_3_fu_30541_p18;
wire   [7:0] hw_cos_val_8_i_V_12_3_fu_30578_p18;
wire   [7:0] hw_cos_val_8_i_V_13_3_fu_30615_p18;
wire   [7:0] hw_cos_val_8_i_V_14_3_fu_30652_p18;
wire   [7:0] hw_cos_val_8_i_V_15_3_fu_30689_p18;
wire  signed [7:0] sext_ln647_2_fu_31326_p1;
wire   [7:0] hw_sin_val_8_i_V_0_5_fu_31329_p18;
wire   [7:0] hw_sin_val_8_i_V_1_5_fu_31351_p18;
wire   [7:0] hw_sin_val_8_i_V_2_5_fu_31373_p18;
wire   [7:0] hw_sin_val_8_i_V_3_5_fu_31395_p18;
wire   [7:0] hw_sin_val_8_i_V_4_5_fu_31417_p18;
wire   [7:0] hw_sin_val_8_i_V_5_5_fu_31439_p18;
wire   [7:0] hw_sin_val_8_i_V_6_5_fu_31461_p18;
wire   [7:0] hw_sin_val_8_i_V_7_5_fu_31483_p18;
wire   [7:0] hw_sin_val_8_i_V_8_5_fu_31505_p18;
wire   [7:0] hw_sin_val_8_i_V_9_5_fu_31527_p18;
wire   [7:0] hw_sin_val_8_i_V_10_5_fu_31549_p18;
wire   [7:0] hw_sin_val_8_i_V_11_5_fu_31571_p18;
wire   [7:0] hw_sin_val_8_i_V_12_5_fu_31593_p18;
wire   [7:0] hw_sin_val_8_i_V_13_5_fu_31615_p18;
wire   [7:0] hw_sin_val_8_i_V_14_5_fu_31637_p18;
wire   [7:0] hw_sin_val_8_i_V_15_5_fu_31659_p18;
wire  signed [7:0] sext_ln647_3_fu_32257_p1;
wire   [7:0] hw_sin_val_8_i_V_0_6_fu_31681_p18;
wire   [7:0] hw_sin_val_8_i_V_1_6_fu_31717_p18;
wire   [7:0] hw_sin_val_8_i_V_2_6_fu_31753_p18;
wire   [7:0] hw_sin_val_8_i_V_3_6_fu_31789_p18;
wire   [7:0] hw_sin_val_8_i_V_4_6_fu_31825_p18;
wire   [7:0] hw_sin_val_8_i_V_5_6_fu_31861_p18;
wire   [7:0] hw_sin_val_8_i_V_6_6_fu_31897_p18;
wire   [7:0] hw_sin_val_8_i_V_7_6_fu_31933_p18;
wire   [7:0] hw_sin_val_8_i_V_8_6_fu_31969_p18;
wire   [7:0] hw_sin_val_8_i_V_9_6_fu_32005_p18;
wire   [7:0] hw_sin_val_8_i_V_10_6_fu_32041_p18;
wire   [7:0] hw_sin_val_8_i_V_11_6_fu_32077_p18;
wire   [7:0] hw_sin_val_8_i_V_12_6_fu_32113_p18;
wire   [7:0] hw_sin_val_8_i_V_13_6_fu_32149_p18;
wire   [7:0] hw_sin_val_8_i_V_14_6_fu_32185_p18;
wire   [7:0] hw_sin_val_8_i_V_15_6_fu_32221_p18;
wire   [7:0] hw_sin_val_8_i_V_0_7_fu_32260_p18;
wire   [7:0] hw_sin_val_8_i_V_1_7_fu_32297_p18;
wire   [7:0] hw_sin_val_8_i_V_2_7_fu_32334_p18;
wire   [7:0] hw_sin_val_8_i_V_3_7_fu_32371_p18;
wire   [7:0] hw_sin_val_8_i_V_4_7_fu_32408_p18;
wire   [7:0] hw_sin_val_8_i_V_5_7_fu_32445_p18;
wire   [7:0] hw_sin_val_8_i_V_6_7_fu_32482_p18;
wire   [7:0] hw_sin_val_8_i_V_7_7_fu_32519_p18;
wire   [7:0] hw_sin_val_8_i_V_8_7_fu_32556_p18;
wire   [7:0] hw_sin_val_8_i_V_9_7_fu_32593_p18;
wire   [7:0] hw_sin_val_8_i_V_10_7_fu_32630_p18;
wire   [7:0] hw_sin_val_8_i_V_11_7_fu_32667_p18;
wire   [7:0] hw_sin_val_8_i_V_12_7_fu_32704_p18;
wire   [7:0] hw_sin_val_8_i_V_13_7_fu_32741_p18;
wire   [7:0] hw_sin_val_8_i_V_14_7_fu_32778_p18;
wire   [7:0] hw_sin_val_8_i_V_15_7_fu_32815_p18;
wire  signed [7:0] sext_ln647_10_fu_33462_p1;
wire   [7:0] hw_cos_val_8_i_V_0_5_fu_33465_p18;
wire   [7:0] hw_cos_val_8_i_V_1_5_fu_33487_p18;
wire   [7:0] hw_cos_val_8_i_V_2_5_fu_33509_p18;
wire   [7:0] hw_cos_val_8_i_V_3_5_fu_33531_p18;
wire   [7:0] hw_cos_val_8_i_V_4_5_fu_33553_p18;
wire   [7:0] hw_cos_val_8_i_V_5_5_fu_33575_p18;
wire   [7:0] hw_cos_val_8_i_V_6_5_fu_33597_p18;
wire   [7:0] hw_cos_val_8_i_V_7_5_fu_33619_p18;
wire   [7:0] hw_cos_val_8_i_V_8_5_fu_33641_p18;
wire   [7:0] hw_cos_val_8_i_V_9_5_fu_33663_p18;
wire   [7:0] hw_cos_val_8_i_V_10_5_fu_33685_p18;
wire   [7:0] hw_cos_val_8_i_V_11_5_fu_33707_p18;
wire   [7:0] hw_cos_val_8_i_V_12_5_fu_33729_p18;
wire   [7:0] hw_cos_val_8_i_V_13_5_fu_33751_p18;
wire   [7:0] hw_cos_val_8_i_V_14_5_fu_33773_p18;
wire   [7:0] hw_cos_val_8_i_V_15_5_fu_33795_p18;
wire  signed [7:0] sext_ln647_11_fu_34393_p1;
wire   [7:0] hw_cos_val_8_i_V_0_6_fu_33817_p18;
wire   [7:0] hw_cos_val_8_i_V_1_6_fu_33853_p18;
wire   [7:0] hw_cos_val_8_i_V_2_6_fu_33889_p18;
wire   [7:0] hw_cos_val_8_i_V_3_6_fu_33925_p18;
wire   [7:0] hw_cos_val_8_i_V_4_6_fu_33961_p18;
wire   [7:0] hw_cos_val_8_i_V_5_6_fu_33997_p18;
wire   [7:0] hw_cos_val_8_i_V_6_6_fu_34033_p18;
wire   [7:0] hw_cos_val_8_i_V_7_6_fu_34069_p18;
wire   [7:0] hw_cos_val_8_i_V_8_6_fu_34105_p18;
wire   [7:0] hw_cos_val_8_i_V_9_6_fu_34141_p18;
wire   [7:0] hw_cos_val_8_i_V_10_6_fu_34177_p18;
wire   [7:0] hw_cos_val_8_i_V_11_6_fu_34213_p18;
wire   [7:0] hw_cos_val_8_i_V_12_6_fu_34249_p18;
wire   [7:0] hw_cos_val_8_i_V_13_6_fu_34285_p18;
wire   [7:0] hw_cos_val_8_i_V_14_6_fu_34321_p18;
wire   [7:0] hw_cos_val_8_i_V_15_6_fu_34357_p18;
wire   [7:0] hw_cos_val_8_i_V_0_7_fu_34396_p18;
wire   [7:0] hw_cos_val_8_i_V_1_7_fu_34433_p18;
wire   [7:0] hw_cos_val_8_i_V_2_7_fu_34470_p18;
wire   [7:0] hw_cos_val_8_i_V_3_7_fu_34507_p18;
wire   [7:0] hw_cos_val_8_i_V_4_7_fu_34544_p18;
wire   [7:0] hw_cos_val_8_i_V_5_7_fu_34581_p18;
wire   [7:0] hw_cos_val_8_i_V_6_7_fu_34618_p18;
wire   [7:0] hw_cos_val_8_i_V_7_7_fu_34655_p18;
wire   [7:0] hw_cos_val_8_i_V_8_7_fu_34692_p18;
wire   [7:0] hw_cos_val_8_i_V_9_7_fu_34729_p18;
wire   [7:0] hw_cos_val_8_i_V_10_7_fu_34766_p18;
wire   [7:0] hw_cos_val_8_i_V_11_7_fu_34803_p18;
wire   [7:0] hw_cos_val_8_i_V_12_7_fu_34840_p18;
wire   [7:0] hw_cos_val_8_i_V_13_7_fu_34877_p18;
wire   [7:0] hw_cos_val_8_i_V_14_7_fu_34914_p18;
wire   [7:0] hw_cos_val_8_i_V_15_7_fu_34951_p18;
wire  signed [7:0] sext_ln647_4_fu_35593_p1;
wire   [7:0] hw_sin_val_8_i_V_0_9_fu_35596_p18;
wire   [7:0] hw_sin_val_8_i_V_1_9_fu_35618_p18;
wire   [7:0] hw_sin_val_8_i_V_2_9_fu_35640_p18;
wire   [7:0] hw_sin_val_8_i_V_3_9_fu_35662_p18;
wire   [7:0] hw_sin_val_8_i_V_4_9_fu_35684_p18;
wire   [7:0] hw_sin_val_8_i_V_5_9_fu_35706_p18;
wire   [7:0] hw_sin_val_8_i_V_6_9_fu_35728_p18;
wire   [7:0] hw_sin_val_8_i_V_7_9_fu_35750_p18;
wire   [7:0] hw_sin_val_8_i_V_8_9_fu_35772_p18;
wire   [7:0] hw_sin_val_8_i_V_9_9_fu_35794_p18;
wire   [7:0] hw_sin_val_8_i_V_10_9_fu_35816_p18;
wire   [7:0] hw_sin_val_8_i_V_11_9_fu_35838_p18;
wire   [7:0] hw_sin_val_8_i_V_12_9_fu_35860_p18;
wire   [7:0] hw_sin_val_8_i_V_13_9_fu_35882_p18;
wire   [7:0] hw_sin_val_8_i_V_14_9_fu_35904_p18;
wire   [7:0] hw_sin_val_8_i_V_15_9_fu_35926_p18;
wire  signed [7:0] sext_ln647_5_fu_36524_p1;
wire   [7:0] hw_sin_val_8_i_V_0_s_fu_35948_p18;
wire   [7:0] hw_sin_val_8_i_V_1_s_fu_35984_p18;
wire   [7:0] hw_sin_val_8_i_V_2_s_fu_36020_p18;
wire   [7:0] hw_sin_val_8_i_V_3_s_fu_36056_p18;
wire   [7:0] hw_sin_val_8_i_V_4_s_fu_36092_p18;
wire   [7:0] hw_sin_val_8_i_V_5_s_fu_36128_p18;
wire   [7:0] hw_sin_val_8_i_V_6_s_fu_36164_p18;
wire   [7:0] hw_sin_val_8_i_V_7_s_fu_36200_p18;
wire   [7:0] hw_sin_val_8_i_V_8_s_fu_36236_p18;
wire   [7:0] hw_sin_val_8_i_V_9_s_fu_36272_p18;
wire   [7:0] hw_sin_val_8_i_V_10_s_fu_36308_p18;
wire   [7:0] hw_sin_val_8_i_V_11_s_fu_36344_p18;
wire   [7:0] hw_sin_val_8_i_V_12_s_fu_36380_p18;
wire   [7:0] hw_sin_val_8_i_V_13_s_fu_36416_p18;
wire   [7:0] hw_sin_val_8_i_V_14_s_fu_36452_p18;
wire   [7:0] hw_sin_val_8_i_V_15_s_fu_36488_p18;
wire   [7:0] trunc_ln647_6_fu_37119_p1;
wire   [7:0] hw_sin_val_8_i_V_0_10_fu_36527_p18;
wire   [7:0] hw_sin_val_8_i_V_1_10_fu_36564_p18;
wire   [7:0] hw_sin_val_8_i_V_2_10_fu_36601_p18;
wire   [7:0] hw_sin_val_8_i_V_3_10_fu_36638_p18;
wire   [7:0] hw_sin_val_8_i_V_4_10_fu_36675_p18;
wire   [7:0] hw_sin_val_8_i_V_5_10_fu_36712_p18;
wire   [7:0] hw_sin_val_8_i_V_6_10_fu_36749_p18;
wire   [7:0] hw_sin_val_8_i_V_7_10_fu_36786_p18;
wire   [7:0] hw_sin_val_8_i_V_8_10_fu_36823_p18;
wire   [7:0] hw_sin_val_8_i_V_9_10_fu_36860_p18;
wire   [7:0] hw_sin_val_8_i_V_10_10_fu_36897_p18;
wire   [7:0] hw_sin_val_8_i_V_11_10_fu_36934_p18;
wire   [7:0] hw_sin_val_8_i_V_12_10_fu_36971_p18;
wire   [7:0] hw_sin_val_8_i_V_13_10_fu_37008_p18;
wire   [7:0] hw_sin_val_8_i_V_14_10_fu_37045_p18;
wire   [7:0] hw_sin_val_8_i_V_15_10_fu_37082_p18;
wire  signed [7:0] sext_ln647_12_fu_37730_p1;
wire   [7:0] hw_cos_val_8_i_V_0_9_fu_37733_p18;
wire   [7:0] hw_cos_val_8_i_V_1_9_fu_37755_p18;
wire   [7:0] hw_cos_val_8_i_V_2_9_fu_37777_p18;
wire   [7:0] hw_cos_val_8_i_V_3_9_fu_37799_p18;
wire   [7:0] hw_cos_val_8_i_V_4_9_fu_37821_p18;
wire   [7:0] hw_cos_val_8_i_V_5_9_fu_37843_p18;
wire   [7:0] hw_cos_val_8_i_V_6_9_fu_37865_p18;
wire   [7:0] hw_cos_val_8_i_V_7_9_fu_37887_p18;
wire   [7:0] hw_cos_val_8_i_V_8_9_fu_37909_p18;
wire   [7:0] hw_cos_val_8_i_V_9_9_fu_37931_p18;
wire   [7:0] hw_cos_val_8_i_V_10_9_fu_37953_p18;
wire   [7:0] hw_cos_val_8_i_V_11_9_fu_37975_p18;
wire   [7:0] hw_cos_val_8_i_V_12_9_fu_37997_p18;
wire   [7:0] hw_cos_val_8_i_V_13_9_fu_38019_p18;
wire   [7:0] hw_cos_val_8_i_V_14_9_fu_38041_p18;
wire   [7:0] hw_cos_val_8_i_V_15_9_fu_38063_p18;
wire  signed [7:0] sext_ln647_13_fu_38661_p1;
wire   [7:0] hw_cos_val_8_i_V_0_s_fu_38085_p18;
wire   [7:0] hw_cos_val_8_i_V_1_s_fu_38121_p18;
wire   [7:0] hw_cos_val_8_i_V_2_s_fu_38157_p18;
wire   [7:0] hw_cos_val_8_i_V_3_s_fu_38193_p18;
wire   [7:0] hw_cos_val_8_i_V_4_s_fu_38229_p18;
wire   [7:0] hw_cos_val_8_i_V_5_s_fu_38265_p18;
wire   [7:0] hw_cos_val_8_i_V_6_s_fu_38301_p18;
wire   [7:0] hw_cos_val_8_i_V_7_s_fu_38337_p18;
wire   [7:0] hw_cos_val_8_i_V_8_s_fu_38373_p18;
wire   [7:0] hw_cos_val_8_i_V_9_s_fu_38409_p18;
wire   [7:0] hw_cos_val_8_i_V_10_s_fu_38445_p18;
wire   [7:0] hw_cos_val_8_i_V_11_s_fu_38481_p18;
wire   [7:0] hw_cos_val_8_i_V_12_s_fu_38517_p18;
wire   [7:0] hw_cos_val_8_i_V_13_s_fu_38553_p18;
wire   [7:0] hw_cos_val_8_i_V_14_s_fu_38589_p18;
wire   [7:0] hw_cos_val_8_i_V_15_s_fu_38625_p18;
wire   [7:0] trunc_ln647_14_fu_39256_p1;
wire   [7:0] hw_cos_val_8_i_V_0_10_fu_38664_p18;
wire   [7:0] hw_cos_val_8_i_V_1_10_fu_38701_p18;
wire   [7:0] hw_cos_val_8_i_V_2_10_fu_38738_p18;
wire   [7:0] hw_cos_val_8_i_V_3_10_fu_38775_p18;
wire   [7:0] hw_cos_val_8_i_V_4_10_fu_38812_p18;
wire   [7:0] hw_cos_val_8_i_V_5_10_fu_38849_p18;
wire   [7:0] hw_cos_val_8_i_V_6_10_fu_38886_p18;
wire   [7:0] hw_cos_val_8_i_V_7_10_fu_38923_p18;
wire   [7:0] hw_cos_val_8_i_V_8_10_fu_38960_p18;
wire   [7:0] hw_cos_val_8_i_V_9_10_fu_38997_p18;
wire   [7:0] hw_cos_val_8_i_V_10_10_fu_39034_p18;
wire   [7:0] hw_cos_val_8_i_V_11_10_fu_39071_p18;
wire   [7:0] hw_cos_val_8_i_V_12_10_fu_39108_p18;
wire   [7:0] hw_cos_val_8_i_V_13_10_fu_39145_p18;
wire   [7:0] hw_cos_val_8_i_V_14_10_fu_39182_p18;
wire   [7:0] hw_cos_val_8_i_V_15_10_fu_39219_p18;
wire  signed [7:0] sext_ln647_6_fu_39867_p1;
wire   [7:0] trunc_ln647_7_fu_40222_p1;
wire   [7:0] hw_sin_val_8_i_V_0_12_fu_39870_p18;
wire   [7:0] hw_sin_val_8_i_V_1_12_fu_39892_p18;
wire   [7:0] hw_sin_val_8_i_V_2_12_fu_39914_p18;
wire   [7:0] hw_sin_val_8_i_V_3_12_fu_39936_p18;
wire   [7:0] hw_sin_val_8_i_V_4_12_fu_39958_p18;
wire   [7:0] hw_sin_val_8_i_V_5_12_fu_39980_p18;
wire   [7:0] hw_sin_val_8_i_V_6_12_fu_40002_p18;
wire   [7:0] hw_sin_val_8_i_V_7_12_fu_40024_p18;
wire   [7:0] hw_sin_val_8_i_V_8_12_fu_40046_p18;
wire   [7:0] hw_sin_val_8_i_V_9_12_fu_40068_p18;
wire   [7:0] hw_sin_val_8_i_V_10_12_fu_40090_p18;
wire   [7:0] hw_sin_val_8_i_V_11_12_fu_40112_p18;
wire   [7:0] hw_sin_val_8_i_V_12_12_fu_40134_p18;
wire   [7:0] hw_sin_val_8_i_V_13_12_fu_40156_p18;
wire   [7:0] hw_sin_val_8_i_V_14_12_fu_40178_p18;
wire   [7:0] hw_sin_val_8_i_V_15_12_fu_40200_p18;
wire  signed [7:0] sext_ln647_14_fu_40823_p1;
wire   [7:0] trunc_ln647_15_fu_41178_p1;
wire   [7:0] hw_cos_val_8_i_V_0_12_fu_40826_p18;
wire   [7:0] hw_cos_val_8_i_V_1_12_fu_40848_p18;
wire   [7:0] hw_cos_val_8_i_V_2_12_fu_40870_p18;
wire   [7:0] hw_cos_val_8_i_V_3_12_fu_40892_p18;
wire   [7:0] hw_cos_val_8_i_V_4_12_fu_40914_p18;
wire   [7:0] hw_cos_val_8_i_V_5_12_fu_40936_p18;
wire   [7:0] hw_cos_val_8_i_V_6_12_fu_40958_p18;
wire   [7:0] hw_cos_val_8_i_V_7_12_fu_40980_p18;
wire   [7:0] hw_cos_val_8_i_V_8_12_fu_41002_p18;
wire   [7:0] hw_cos_val_8_i_V_9_12_fu_41024_p18;
wire   [7:0] hw_cos_val_8_i_V_10_12_fu_41046_p18;
wire   [7:0] hw_cos_val_8_i_V_11_12_fu_41068_p18;
wire   [7:0] hw_cos_val_8_i_V_12_12_fu_41090_p18;
wire   [7:0] hw_cos_val_8_i_V_13_12_fu_41112_p18;
wire   [7:0] hw_cos_val_8_i_V_14_12_fu_41134_p18;
wire   [7:0] hw_cos_val_8_i_V_15_12_fu_41156_p18;
wire   [4:0] tmp_22_fu_41774_p4;
wire  signed [7:0] sext_ln647_7_fu_41784_p1;
wire   [4:0] tmp_30_fu_42156_p4;
wire  signed [7:0] sext_ln647_15_fu_42166_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 hw_sin_val_8_0_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_0_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_1_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_1_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_2_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_2_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_3_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_3_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_4_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_4_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_5_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_5_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_6_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_6_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_7_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_7_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_8_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_8_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_9_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_9_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_10_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_10_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_11_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_11_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_12_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_12_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_13_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_13_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_14_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_14_V_1_vld_reg = 1'b0;
#0 hw_sin_val_8_15_V_1_data_reg = 8'd0;
#0 hw_sin_val_8_15_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_0_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_0_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_1_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_1_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_2_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_2_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_3_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_3_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_4_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_4_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_5_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_5_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_6_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_6_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_7_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_7_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_8_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_8_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_9_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_9_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_10_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_10_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_11_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_11_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_12_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_12_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_13_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_13_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_14_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_14_V_1_vld_reg = 1'b0;
#0 hw_sin_val_16_15_V_1_data_reg = 16'd0;
#0 hw_sin_val_16_15_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_0_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_0_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_1_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_1_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_2_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_2_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_3_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_3_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_4_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_4_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_5_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_5_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_6_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_6_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_7_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_7_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_8_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_8_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_9_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_9_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_10_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_10_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_11_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_11_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_12_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_12_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_13_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_13_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_14_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_14_V_1_vld_reg = 1'b0;
#0 hw_cos_val_8_15_V_1_data_reg = 8'd0;
#0 hw_cos_val_8_15_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_0_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_0_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_1_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_1_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_2_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_2_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_3_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_3_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_4_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_4_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_5_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_5_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_6_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_6_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_7_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_7_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_8_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_8_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_9_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_9_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_10_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_10_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_11_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_11_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_12_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_12_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_13_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_13_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_14_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_14_V_1_vld_reg = 1'b0;
#0 hw_cos_val_16_15_V_1_data_reg = 16'd0;
#0 hw_cos_val_16_15_V_1_vld_reg = 1'b0;
end

get_trig_vals_sin_tables_low_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_0_address0),
    .ce0(sin_tables_low_V_0_ce0),
    .q0(sin_tables_low_V_0_q0)
);

get_trig_vals_sin_tables_low_V_1 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_1_address0),
    .ce0(sin_tables_low_V_1_ce0),
    .q0(sin_tables_low_V_1_q0)
);

get_trig_vals_sin_tables_low_V_2 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_2_address0),
    .ce0(sin_tables_low_V_2_ce0),
    .q0(sin_tables_low_V_2_q0)
);

get_trig_vals_sin_tables_low_V_3 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_3_address0),
    .ce0(sin_tables_low_V_3_ce0),
    .q0(sin_tables_low_V_3_q0)
);

get_trig_vals_sin_tables_low_V_4 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_4_address0),
    .ce0(sin_tables_low_V_4_ce0),
    .q0(sin_tables_low_V_4_q0)
);

get_trig_vals_sin_tables_low_V_5 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_5_address0),
    .ce0(sin_tables_low_V_5_ce0),
    .q0(sin_tables_low_V_5_q0)
);

get_trig_vals_sin_tables_low_V_6 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_6_address0),
    .ce0(sin_tables_low_V_6_ce0),
    .q0(sin_tables_low_V_6_q0)
);

get_trig_vals_sin_tables_low_V_7 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_7_address0),
    .ce0(sin_tables_low_V_7_ce0),
    .q0(sin_tables_low_V_7_q0)
);

get_trig_vals_sin_tables_low_V_8 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_8_address0),
    .ce0(sin_tables_low_V_8_ce0),
    .q0(sin_tables_low_V_8_q0)
);

get_trig_vals_sin_tables_low_V_9 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_9_address0),
    .ce0(sin_tables_low_V_9_ce0),
    .q0(sin_tables_low_V_9_q0)
);

get_trig_vals_sin_tables_low_V_10 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_10_address0),
    .ce0(sin_tables_low_V_10_ce0),
    .q0(sin_tables_low_V_10_q0)
);

get_trig_vals_sin_tables_low_V_11 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_11_address0),
    .ce0(sin_tables_low_V_11_ce0),
    .q0(sin_tables_low_V_11_q0)
);

get_trig_vals_sin_tables_low_V_12 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_12_address0),
    .ce0(sin_tables_low_V_12_ce0),
    .q0(sin_tables_low_V_12_q0)
);

get_trig_vals_sin_tables_low_V_13 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_13_address0),
    .ce0(sin_tables_low_V_13_ce0),
    .q0(sin_tables_low_V_13_q0)
);

get_trig_vals_sin_tables_low_V_14 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_14_address0),
    .ce0(sin_tables_low_V_14_ce0),
    .q0(sin_tables_low_V_14_q0)
);

get_trig_vals_sin_tables_low_V_15 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_low_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_low_V_15_address0),
    .ce0(sin_tables_low_V_15_ce0),
    .q0(sin_tables_low_V_15_q0)
);

get_trig_vals_sin_tables_high_V_0 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_0_address0),
    .ce0(sin_tables_high_V_0_ce0),
    .q0(sin_tables_high_V_0_q0),
    .address1(sin_tables_high_V_0_address1),
    .ce1(sin_tables_high_V_0_ce1),
    .q1(sin_tables_high_V_0_q1)
);

get_trig_vals_sin_tables_high_V_1 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_1_address0),
    .ce0(sin_tables_high_V_1_ce0),
    .q0(sin_tables_high_V_1_q0),
    .address1(sin_tables_high_V_1_address1),
    .ce1(sin_tables_high_V_1_ce1),
    .q1(sin_tables_high_V_1_q1)
);

get_trig_vals_sin_tables_high_V_2 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_2_address0),
    .ce0(sin_tables_high_V_2_ce0),
    .q0(sin_tables_high_V_2_q0),
    .address1(sin_tables_high_V_2_address1),
    .ce1(sin_tables_high_V_2_ce1),
    .q1(sin_tables_high_V_2_q1)
);

get_trig_vals_sin_tables_high_V_3 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_3_address0),
    .ce0(sin_tables_high_V_3_ce0),
    .q0(sin_tables_high_V_3_q0),
    .address1(sin_tables_high_V_3_address1),
    .ce1(sin_tables_high_V_3_ce1),
    .q1(sin_tables_high_V_3_q1)
);

get_trig_vals_sin_tables_high_V_4 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_4_address0),
    .ce0(sin_tables_high_V_4_ce0),
    .q0(sin_tables_high_V_4_q0),
    .address1(sin_tables_high_V_4_address1),
    .ce1(sin_tables_high_V_4_ce1),
    .q1(sin_tables_high_V_4_q1)
);

get_trig_vals_sin_tables_high_V_5 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_5_address0),
    .ce0(sin_tables_high_V_5_ce0),
    .q0(sin_tables_high_V_5_q0),
    .address1(sin_tables_high_V_5_address1),
    .ce1(sin_tables_high_V_5_ce1),
    .q1(sin_tables_high_V_5_q1)
);

get_trig_vals_sin_tables_high_V_6 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_6_address0),
    .ce0(sin_tables_high_V_6_ce0),
    .q0(sin_tables_high_V_6_q0),
    .address1(sin_tables_high_V_6_address1),
    .ce1(sin_tables_high_V_6_ce1),
    .q1(sin_tables_high_V_6_q1)
);

get_trig_vals_sin_tables_high_V_7 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
sin_tables_high_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tables_high_V_7_address0),
    .ce0(sin_tables_high_V_7_ce0),
    .q0(sin_tables_high_V_7_q0),
    .address1(sin_tables_high_V_7_address1),
    .ce1(sin_tables_high_V_7_ce1),
    .q1(sin_tables_high_V_7_q1)
);

get_trig_vals_cos_tables_low_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_0_address0),
    .ce0(cos_tables_low_V_0_ce0),
    .q0(cos_tables_low_V_0_q0)
);

get_trig_vals_cos_tables_low_V_1 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_1_address0),
    .ce0(cos_tables_low_V_1_ce0),
    .q0(cos_tables_low_V_1_q0)
);

get_trig_vals_cos_tables_low_V_2 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_2_address0),
    .ce0(cos_tables_low_V_2_ce0),
    .q0(cos_tables_low_V_2_q0)
);

get_trig_vals_cos_tables_low_V_3 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_3_address0),
    .ce0(cos_tables_low_V_3_ce0),
    .q0(cos_tables_low_V_3_q0)
);

get_trig_vals_cos_tables_low_V_4 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_4_address0),
    .ce0(cos_tables_low_V_4_ce0),
    .q0(cos_tables_low_V_4_q0)
);

get_trig_vals_cos_tables_low_V_5 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_5_address0),
    .ce0(cos_tables_low_V_5_ce0),
    .q0(cos_tables_low_V_5_q0)
);

get_trig_vals_cos_tables_low_V_6 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_6_address0),
    .ce0(cos_tables_low_V_6_ce0),
    .q0(cos_tables_low_V_6_q0)
);

get_trig_vals_cos_tables_low_V_7 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_7_address0),
    .ce0(cos_tables_low_V_7_ce0),
    .q0(cos_tables_low_V_7_q0)
);

get_trig_vals_cos_tables_low_V_8 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_8_address0),
    .ce0(cos_tables_low_V_8_ce0),
    .q0(cos_tables_low_V_8_q0)
);

get_trig_vals_cos_tables_low_V_9 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_9_address0),
    .ce0(cos_tables_low_V_9_ce0),
    .q0(cos_tables_low_V_9_q0)
);

get_trig_vals_cos_tables_low_V_10 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_10_address0),
    .ce0(cos_tables_low_V_10_ce0),
    .q0(cos_tables_low_V_10_q0)
);

get_trig_vals_cos_tables_low_V_11 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_11_address0),
    .ce0(cos_tables_low_V_11_ce0),
    .q0(cos_tables_low_V_11_q0)
);

get_trig_vals_cos_tables_low_V_12 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_12_address0),
    .ce0(cos_tables_low_V_12_ce0),
    .q0(cos_tables_low_V_12_q0)
);

get_trig_vals_cos_tables_low_V_13 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_13_address0),
    .ce0(cos_tables_low_V_13_ce0),
    .q0(cos_tables_low_V_13_q0)
);

get_trig_vals_cos_tables_low_V_14 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_14_address0),
    .ce0(cos_tables_low_V_14_ce0),
    .q0(cos_tables_low_V_14_q0)
);

get_trig_vals_cos_tables_low_V_15 #(
    .DataWidth( 16 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_low_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_low_V_15_address0),
    .ce0(cos_tables_low_V_15_ce0),
    .q0(cos_tables_low_V_15_q0)
);

get_trig_vals_cos_tables_high_V_0 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_0_address0),
    .ce0(cos_tables_high_V_0_ce0),
    .q0(cos_tables_high_V_0_q0),
    .address1(cos_tables_high_V_0_address1),
    .ce1(cos_tables_high_V_0_ce1),
    .q1(cos_tables_high_V_0_q1)
);

get_trig_vals_cos_tables_high_V_1 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_1_address0),
    .ce0(cos_tables_high_V_1_ce0),
    .q0(cos_tables_high_V_1_q0),
    .address1(cos_tables_high_V_1_address1),
    .ce1(cos_tables_high_V_1_ce1),
    .q1(cos_tables_high_V_1_q1)
);

get_trig_vals_cos_tables_high_V_2 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_2_address0),
    .ce0(cos_tables_high_V_2_ce0),
    .q0(cos_tables_high_V_2_q0),
    .address1(cos_tables_high_V_2_address1),
    .ce1(cos_tables_high_V_2_ce1),
    .q1(cos_tables_high_V_2_q1)
);

get_trig_vals_cos_tables_high_V_3 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_3_address0),
    .ce0(cos_tables_high_V_3_ce0),
    .q0(cos_tables_high_V_3_q0),
    .address1(cos_tables_high_V_3_address1),
    .ce1(cos_tables_high_V_3_ce1),
    .q1(cos_tables_high_V_3_q1)
);

get_trig_vals_cos_tables_high_V_4 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_4_address0),
    .ce0(cos_tables_high_V_4_ce0),
    .q0(cos_tables_high_V_4_q0),
    .address1(cos_tables_high_V_4_address1),
    .ce1(cos_tables_high_V_4_ce1),
    .q1(cos_tables_high_V_4_q1)
);

get_trig_vals_cos_tables_high_V_5 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_5_address0),
    .ce0(cos_tables_high_V_5_ce0),
    .q0(cos_tables_high_V_5_q0),
    .address1(cos_tables_high_V_5_address1),
    .ce1(cos_tables_high_V_5_ce1),
    .q1(cos_tables_high_V_5_q1)
);

get_trig_vals_cos_tables_high_V_6 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_6_address0),
    .ce0(cos_tables_high_V_6_ce0),
    .q0(cos_tables_high_V_6_q0),
    .address1(cos_tables_high_V_6_address1),
    .ce1(cos_tables_high_V_6_ce1),
    .q1(cos_tables_high_V_6_q1)
);

get_trig_vals_cos_tables_high_V_7 #(
    .DataWidth( 13 ),
    .AddressRange( 786 ),
    .AddressWidth( 10 ))
cos_tables_high_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tables_high_V_7_address0),
    .ce0(cos_tables_high_V_7_ce0),
    .q0(cos_tables_high_V_7_q0),
    .address1(cos_tables_high_V_7_address1),
    .ce1(cos_tables_high_V_7_ce1),
    .q1(cos_tables_high_V_7_q1)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U1(
    .din0(sext_ln647_fu_27069_p1),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_0_1_fu_27072_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U2(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(sext_ln647_fu_27069_p1),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_1_1_fu_27094_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U3(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(sext_ln647_fu_27069_p1),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_2_1_fu_27116_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U4(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(sext_ln647_fu_27069_p1),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_3_1_fu_27138_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U5(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(sext_ln647_fu_27069_p1),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_4_1_fu_27160_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U6(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(sext_ln647_fu_27069_p1),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_5_1_fu_27182_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U7(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(sext_ln647_fu_27069_p1),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_6_1_fu_27204_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U8(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(sext_ln647_fu_27069_p1),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_7_1_fu_27226_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U9(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(sext_ln647_fu_27069_p1),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_8_1_fu_27248_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U10(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(sext_ln647_fu_27069_p1),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_9_1_fu_27270_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U11(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(sext_ln647_fu_27069_p1),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_10_1_fu_27292_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U12(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(sext_ln647_fu_27069_p1),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_11_1_fu_27314_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U13(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(sext_ln647_fu_27069_p1),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_12_1_fu_27336_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U14(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(sext_ln647_fu_27069_p1),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_13_1_fu_27358_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U15(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(sext_ln647_fu_27069_p1),
    .din15(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_14_1_fu_27380_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U16(
    .din0(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din1(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din2(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din3(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din4(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din5(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din6(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din7(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din8(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din9(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din10(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din11(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din12(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din13(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din14(trunc_ln647_reg_43622_pp0_iter3_reg),
    .din15(sext_ln647_fu_27069_p1),
    .din16(sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_15_1_fu_27402_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U17(
    .din0(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din1(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din2(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din3(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din4(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din5(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din6(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din7(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din8(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din9(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din10(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din11(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din12(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din13(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din14(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din15(hw_sin_val_8_i_V_0_1_fu_27072_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_0_2_fu_27424_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U18(
    .din0(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din1(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din2(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din3(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din4(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din5(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din6(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din7(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din8(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din9(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din10(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din11(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din12(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din13(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din14(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din15(hw_sin_val_8_i_V_1_1_fu_27094_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_1_2_fu_27460_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U19(
    .din0(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din1(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din2(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din3(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din4(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din5(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din6(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din7(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din8(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din9(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din10(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din11(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din12(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din13(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din14(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din15(hw_sin_val_8_i_V_2_1_fu_27116_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_2_2_fu_27496_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U20(
    .din0(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din1(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din2(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din3(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din4(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din5(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din6(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din7(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din8(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din9(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din10(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din11(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din12(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din13(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din14(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din15(hw_sin_val_8_i_V_3_1_fu_27138_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_3_2_fu_27532_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U21(
    .din0(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din1(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din2(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din3(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din4(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din5(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din6(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din7(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din8(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din9(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din10(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din11(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din12(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din13(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din14(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din15(hw_sin_val_8_i_V_4_1_fu_27160_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_4_2_fu_27568_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U22(
    .din0(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din1(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din2(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din3(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din4(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din5(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din6(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din7(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din8(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din9(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din10(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din11(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din12(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din13(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din14(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din15(hw_sin_val_8_i_V_5_1_fu_27182_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_5_2_fu_27604_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U23(
    .din0(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din1(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din2(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din3(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din4(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din5(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din6(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din7(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din8(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din9(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din10(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din11(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din12(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din13(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din14(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din15(hw_sin_val_8_i_V_6_1_fu_27204_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_6_2_fu_27640_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U24(
    .din0(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din1(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din2(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din3(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din4(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din5(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din6(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din7(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din8(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din9(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din10(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din11(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din12(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din13(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din14(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din15(hw_sin_val_8_i_V_7_1_fu_27226_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_7_2_fu_27676_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U25(
    .din0(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din1(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din2(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din3(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din4(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din5(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din6(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din7(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din8(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din9(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din10(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din11(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din12(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din13(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din14(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din15(hw_sin_val_8_i_V_8_1_fu_27248_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_8_2_fu_27712_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U26(
    .din0(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din1(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din2(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din3(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din4(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din5(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din6(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din7(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din8(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din9(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din10(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din11(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din12(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din13(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din14(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din15(hw_sin_val_8_i_V_9_1_fu_27270_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_9_2_fu_27748_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U27(
    .din0(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din1(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din2(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din3(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din4(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din5(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din6(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din7(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din8(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din9(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din10(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din11(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din12(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din13(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din14(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din15(hw_sin_val_8_i_V_10_1_fu_27292_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_10_2_fu_27784_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U28(
    .din0(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din1(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din2(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din3(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din4(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din5(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din6(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din7(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din8(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din9(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din10(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din11(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din12(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din13(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din14(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din15(hw_sin_val_8_i_V_11_1_fu_27314_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_11_2_fu_27820_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U29(
    .din0(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din1(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din2(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din3(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din4(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din5(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din6(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din7(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din8(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din9(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din10(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din11(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din12(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din13(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din14(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din15(hw_sin_val_8_i_V_12_1_fu_27336_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_12_2_fu_27856_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U30(
    .din0(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din1(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din2(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din3(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din4(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din5(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din6(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din7(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din8(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din9(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din10(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din11(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din12(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din13(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din14(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din15(hw_sin_val_8_i_V_13_1_fu_27358_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_13_2_fu_27892_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U31(
    .din0(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din1(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din2(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din3(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din4(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din5(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din6(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din7(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din8(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din9(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din10(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din11(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din12(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din13(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din14(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din15(hw_sin_val_8_i_V_14_1_fu_27380_p18),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_14_2_fu_27928_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U32(
    .din0(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din1(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din2(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din3(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din4(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din5(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din6(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din7(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din8(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din9(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din10(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din11(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din12(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din13(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din14(hw_sin_val_8_i_V_15_1_fu_27402_p18),
    .din15(trunc_ln647_1_reg_43871_pp0_iter3_reg),
    .din16(sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_15_2_fu_27964_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U33(
    .din0(sext_ln647_1_fu_28000_p1),
    .din1(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din2(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din3(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din4(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din5(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din6(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din7(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din8(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din9(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din10(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din11(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din12(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din13(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din14(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din15(hw_sin_val_8_i_V_0_2_fu_27424_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_0_3_fu_28003_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U34(
    .din0(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din1(sext_ln647_1_fu_28000_p1),
    .din2(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din3(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din4(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din5(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din6(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din7(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din8(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din9(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din10(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din11(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din12(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din13(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din14(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din15(hw_sin_val_8_i_V_1_2_fu_27460_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_1_3_fu_28040_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U35(
    .din0(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din1(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din2(sext_ln647_1_fu_28000_p1),
    .din3(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din4(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din5(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din6(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din7(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din8(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din9(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din10(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din11(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din12(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din13(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din14(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din15(hw_sin_val_8_i_V_2_2_fu_27496_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_2_3_fu_28077_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U36(
    .din0(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din1(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din2(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din3(sext_ln647_1_fu_28000_p1),
    .din4(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din5(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din6(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din7(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din8(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din9(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din10(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din11(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din12(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din13(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din14(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din15(hw_sin_val_8_i_V_3_2_fu_27532_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_3_3_fu_28114_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U37(
    .din0(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din1(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din2(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din3(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din4(sext_ln647_1_fu_28000_p1),
    .din5(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din6(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din7(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din8(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din9(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din10(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din11(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din12(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din13(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din14(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din15(hw_sin_val_8_i_V_4_2_fu_27568_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_4_3_fu_28151_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U38(
    .din0(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din1(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din2(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din3(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din4(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din5(sext_ln647_1_fu_28000_p1),
    .din6(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din7(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din8(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din9(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din10(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din11(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din12(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din13(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din14(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din15(hw_sin_val_8_i_V_5_2_fu_27604_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_5_3_fu_28188_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U39(
    .din0(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din1(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din2(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din3(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din4(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din5(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din6(sext_ln647_1_fu_28000_p1),
    .din7(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din8(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din9(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din10(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din11(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din12(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din13(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din14(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din15(hw_sin_val_8_i_V_6_2_fu_27640_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_6_3_fu_28225_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U40(
    .din0(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din1(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din2(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din3(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din4(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din5(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din6(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din7(sext_ln647_1_fu_28000_p1),
    .din8(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din9(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din10(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din11(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din12(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din13(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din14(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din15(hw_sin_val_8_i_V_7_2_fu_27676_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_7_3_fu_28262_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U41(
    .din0(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din1(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din2(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din3(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din4(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din5(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din6(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din7(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din8(sext_ln647_1_fu_28000_p1),
    .din9(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din10(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din11(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din12(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din13(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din14(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din15(hw_sin_val_8_i_V_8_2_fu_27712_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_8_3_fu_28299_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U42(
    .din0(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din1(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din2(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din3(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din4(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din5(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din6(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din7(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din8(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din9(sext_ln647_1_fu_28000_p1),
    .din10(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din11(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din12(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din13(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din14(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din15(hw_sin_val_8_i_V_9_2_fu_27748_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_9_3_fu_28336_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U43(
    .din0(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din1(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din2(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din3(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din4(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din5(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din6(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din7(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din8(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din9(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din10(sext_ln647_1_fu_28000_p1),
    .din11(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din12(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din13(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din14(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din15(hw_sin_val_8_i_V_10_2_fu_27784_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_10_3_fu_28373_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U44(
    .din0(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din1(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din2(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din3(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din4(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din5(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din6(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din7(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din8(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din9(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din10(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din11(sext_ln647_1_fu_28000_p1),
    .din12(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din13(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din14(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din15(hw_sin_val_8_i_V_11_2_fu_27820_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_11_3_fu_28410_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U45(
    .din0(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din1(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din2(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din3(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din4(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din5(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din6(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din7(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din8(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din9(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din10(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din11(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din12(sext_ln647_1_fu_28000_p1),
    .din13(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din14(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din15(hw_sin_val_8_i_V_12_2_fu_27856_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_12_3_fu_28447_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U46(
    .din0(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din1(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din2(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din3(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din4(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din5(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din6(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din7(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din8(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din9(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din10(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din11(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din12(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din13(sext_ln647_1_fu_28000_p1),
    .din14(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din15(hw_sin_val_8_i_V_13_2_fu_27892_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_13_3_fu_28484_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U47(
    .din0(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din1(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din2(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din3(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din4(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din5(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din6(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din7(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din8(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din9(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din10(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din11(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din12(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din13(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din14(sext_ln647_1_fu_28000_p1),
    .din15(hw_sin_val_8_i_V_14_2_fu_27928_p18),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_14_3_fu_28521_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U48(
    .din0(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din1(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din2(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din3(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din4(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din5(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din6(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din7(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din8(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din9(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din10(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din11(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din12(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din13(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din14(hw_sin_val_8_i_V_15_2_fu_27964_p18),
    .din15(sext_ln647_1_fu_28000_p1),
    .din16(sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_15_3_fu_28558_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U49(
    .din0(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din1(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din2(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din3(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din4(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din5(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din6(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din7(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din8(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din9(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din10(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din11(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din12(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din13(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din14(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din15(hw_sin_val_8_i_V_0_3_fu_28003_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_0_4_fu_28595_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U50(
    .din0(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din1(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din2(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din3(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din4(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din5(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din6(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din7(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din8(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din9(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din10(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din11(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din12(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din13(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din14(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din15(hw_sin_val_8_i_V_1_3_fu_28040_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_1_4_fu_28631_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U51(
    .din0(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din1(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din2(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din3(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din4(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din5(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din6(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din7(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din8(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din9(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din10(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din11(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din12(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din13(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din14(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din15(hw_sin_val_8_i_V_2_3_fu_28077_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_2_4_fu_28667_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U52(
    .din0(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din1(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din2(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din3(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din4(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din5(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din6(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din7(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din8(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din9(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din10(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din11(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din12(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din13(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din14(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din15(hw_sin_val_8_i_V_3_3_fu_28114_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_3_4_fu_28703_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U53(
    .din0(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din1(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din2(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din3(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din4(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din5(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din6(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din7(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din8(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din9(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din10(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din11(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din12(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din13(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din14(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din15(hw_sin_val_8_i_V_4_3_fu_28151_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_4_4_fu_28739_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U54(
    .din0(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din1(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din2(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din3(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din4(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din5(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din6(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din7(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din8(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din9(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din10(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din11(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din12(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din13(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din14(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din15(hw_sin_val_8_i_V_5_3_fu_28188_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_5_4_fu_28775_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U55(
    .din0(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din1(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din2(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din3(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din4(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din5(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din6(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din7(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din8(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din9(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din10(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din11(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din12(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din13(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din14(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din15(hw_sin_val_8_i_V_6_3_fu_28225_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_6_4_fu_28811_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U56(
    .din0(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din1(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din2(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din3(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din4(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din5(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din6(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din7(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din8(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din9(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din10(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din11(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din12(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din13(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din14(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din15(hw_sin_val_8_i_V_7_3_fu_28262_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_7_4_fu_28847_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U57(
    .din0(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din1(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din2(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din3(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din4(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din5(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din6(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din7(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din8(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din9(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din10(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din11(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din12(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din13(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din14(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din15(hw_sin_val_8_i_V_8_3_fu_28299_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_8_4_fu_28883_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U58(
    .din0(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din1(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din2(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din3(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din4(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din5(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din6(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din7(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din8(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din9(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din10(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din11(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din12(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din13(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din14(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din15(hw_sin_val_8_i_V_9_3_fu_28336_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_9_4_fu_28919_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U59(
    .din0(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din1(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din2(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din3(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din4(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din5(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din6(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din7(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din8(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din9(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din10(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din11(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din12(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din13(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din14(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din15(hw_sin_val_8_i_V_10_3_fu_28373_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_10_4_fu_28955_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U60(
    .din0(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din1(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din2(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din3(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din4(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din5(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din6(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din7(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din8(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din9(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din10(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din11(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din12(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din13(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din14(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din15(hw_sin_val_8_i_V_11_3_fu_28410_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_11_4_fu_28991_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U61(
    .din0(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din1(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din2(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din3(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din4(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din5(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din6(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din7(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din8(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din9(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din10(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din11(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din12(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din13(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din14(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din15(hw_sin_val_8_i_V_12_3_fu_28447_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_12_4_fu_29027_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U62(
    .din0(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din1(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din2(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din3(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din4(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din5(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din6(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din7(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din8(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din9(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din10(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din11(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din12(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din13(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din14(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din15(hw_sin_val_8_i_V_13_3_fu_28484_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_13_4_fu_29063_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U63(
    .din0(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din1(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din2(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din3(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din4(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din5(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din6(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din7(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din8(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din9(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din10(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din11(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din12(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din13(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din14(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din15(hw_sin_val_8_i_V_14_3_fu_28521_p18),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_14_4_fu_29099_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U64(
    .din0(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din1(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din2(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din3(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din4(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din5(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din6(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din7(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din8(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din9(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din10(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din11(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din12(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din13(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din14(hw_sin_val_8_i_V_15_3_fu_28558_p18),
    .din15(trunc_ln647_2_reg_44529_pp0_iter3_reg),
    .din16(sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg),
    .dout(hw_sin_val_8_i_V_15_4_fu_29135_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U65(
    .din0(sext_ln647_8_fu_29200_p1),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_0_1_fu_29203_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U66(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(sext_ln647_8_fu_29200_p1),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_1_1_fu_29225_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U67(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(sext_ln647_8_fu_29200_p1),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_2_1_fu_29247_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U68(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(sext_ln647_8_fu_29200_p1),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_3_1_fu_29269_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U69(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(sext_ln647_8_fu_29200_p1),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_4_1_fu_29291_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U70(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(sext_ln647_8_fu_29200_p1),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_5_1_fu_29313_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U71(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(sext_ln647_8_fu_29200_p1),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_6_1_fu_29335_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U72(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(sext_ln647_8_fu_29200_p1),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_7_1_fu_29357_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U73(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(sext_ln647_8_fu_29200_p1),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_8_1_fu_29379_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U74(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(sext_ln647_8_fu_29200_p1),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_9_1_fu_29401_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U75(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(sext_ln647_8_fu_29200_p1),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_10_1_fu_29423_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U76(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(sext_ln647_8_fu_29200_p1),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_11_1_fu_29445_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U77(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(sext_ln647_8_fu_29200_p1),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_12_1_fu_29467_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U78(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(sext_ln647_8_fu_29200_p1),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_13_1_fu_29489_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U79(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(sext_ln647_8_fu_29200_p1),
    .din15(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_14_1_fu_29511_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U80(
    .din0(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din1(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din2(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din3(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din4(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din5(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din6(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din7(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din8(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din9(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din10(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din11(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din12(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din13(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din14(trunc_ln647_8_reg_44195_pp0_iter3_reg),
    .din15(sext_ln647_8_fu_29200_p1),
    .din16(cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_15_1_fu_29533_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U81(
    .din0(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din1(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din2(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din3(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din4(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din5(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din6(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din7(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din8(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din9(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din10(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din11(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din12(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din13(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din14(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din15(hw_cos_val_8_i_V_0_1_fu_29203_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_0_2_fu_29555_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U82(
    .din0(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din1(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din2(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din3(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din4(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din5(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din6(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din7(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din8(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din9(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din10(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din11(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din12(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din13(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din14(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din15(hw_cos_val_8_i_V_1_1_fu_29225_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_1_2_fu_29591_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U83(
    .din0(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din1(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din2(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din3(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din4(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din5(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din6(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din7(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din8(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din9(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din10(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din11(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din12(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din13(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din14(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din15(hw_cos_val_8_i_V_2_1_fu_29247_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_2_2_fu_29627_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U84(
    .din0(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din1(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din2(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din3(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din4(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din5(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din6(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din7(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din8(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din9(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din10(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din11(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din12(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din13(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din14(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din15(hw_cos_val_8_i_V_3_1_fu_29269_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_3_2_fu_29663_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U85(
    .din0(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din1(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din2(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din3(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din4(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din5(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din6(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din7(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din8(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din9(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din10(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din11(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din12(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din13(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din14(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din15(hw_cos_val_8_i_V_4_1_fu_29291_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_4_2_fu_29699_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U86(
    .din0(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din1(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din2(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din3(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din4(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din5(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din6(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din7(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din8(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din9(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din10(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din11(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din12(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din13(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din14(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din15(hw_cos_val_8_i_V_5_1_fu_29313_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_5_2_fu_29735_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U87(
    .din0(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din1(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din2(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din3(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din4(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din5(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din6(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din7(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din8(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din9(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din10(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din11(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din12(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din13(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din14(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din15(hw_cos_val_8_i_V_6_1_fu_29335_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_6_2_fu_29771_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U88(
    .din0(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din1(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din2(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din3(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din4(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din5(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din6(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din7(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din8(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din9(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din10(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din11(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din12(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din13(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din14(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din15(hw_cos_val_8_i_V_7_1_fu_29357_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_7_2_fu_29807_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U89(
    .din0(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din1(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din2(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din3(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din4(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din5(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din6(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din7(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din8(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din9(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din10(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din11(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din12(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din13(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din14(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din15(hw_cos_val_8_i_V_8_1_fu_29379_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_8_2_fu_29843_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U90(
    .din0(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din1(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din2(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din3(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din4(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din5(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din6(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din7(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din8(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din9(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din10(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din11(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din12(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din13(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din14(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din15(hw_cos_val_8_i_V_9_1_fu_29401_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_9_2_fu_29879_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U91(
    .din0(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din1(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din2(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din3(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din4(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din5(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din6(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din7(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din8(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din9(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din10(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din11(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din12(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din13(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din14(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din15(hw_cos_val_8_i_V_10_1_fu_29423_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_10_2_fu_29915_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U92(
    .din0(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din1(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din2(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din3(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din4(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din5(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din6(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din7(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din8(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din9(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din10(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din11(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din12(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din13(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din14(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din15(hw_cos_val_8_i_V_11_1_fu_29445_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_11_2_fu_29951_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U93(
    .din0(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din1(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din2(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din3(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din4(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din5(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din6(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din7(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din8(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din9(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din10(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din11(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din12(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din13(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din14(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din15(hw_cos_val_8_i_V_12_1_fu_29467_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_12_2_fu_29987_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U94(
    .din0(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din1(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din2(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din3(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din4(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din5(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din6(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din7(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din8(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din9(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din10(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din11(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din12(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din13(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din14(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din15(hw_cos_val_8_i_V_13_1_fu_29489_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_13_2_fu_30023_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U95(
    .din0(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din1(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din2(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din3(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din4(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din5(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din6(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din7(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din8(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din9(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din10(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din11(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din12(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din13(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din14(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din15(hw_cos_val_8_i_V_14_1_fu_29511_p18),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_14_2_fu_30059_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U96(
    .din0(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din1(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din2(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din3(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din4(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din5(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din6(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din7(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din8(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din9(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din10(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din11(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din12(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din13(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din14(hw_cos_val_8_i_V_15_1_fu_29533_p18),
    .din15(trunc_ln647_9_reg_44444_pp0_iter3_reg),
    .din16(cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_15_2_fu_30095_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U97(
    .din0(sext_ln647_9_fu_30131_p1),
    .din1(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din2(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din3(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din4(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din5(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din6(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din7(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din8(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din9(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din10(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din11(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din12(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din13(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din14(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din15(hw_cos_val_8_i_V_0_2_fu_29555_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_0_3_fu_30134_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U98(
    .din0(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din1(sext_ln647_9_fu_30131_p1),
    .din2(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din3(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din4(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din5(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din6(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din7(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din8(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din9(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din10(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din11(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din12(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din13(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din14(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din15(hw_cos_val_8_i_V_1_2_fu_29591_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_1_3_fu_30171_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U99(
    .din0(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din1(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din2(sext_ln647_9_fu_30131_p1),
    .din3(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din4(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din5(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din6(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din7(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din8(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din9(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din10(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din11(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din12(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din13(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din14(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din15(hw_cos_val_8_i_V_2_2_fu_29627_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_2_3_fu_30208_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U100(
    .din0(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din1(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din2(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din3(sext_ln647_9_fu_30131_p1),
    .din4(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din5(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din6(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din7(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din8(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din9(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din10(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din11(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din12(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din13(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din14(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din15(hw_cos_val_8_i_V_3_2_fu_29663_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_3_3_fu_30245_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U101(
    .din0(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din1(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din2(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din3(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din4(sext_ln647_9_fu_30131_p1),
    .din5(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din6(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din7(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din8(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din9(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din10(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din11(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din12(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din13(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din14(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din15(hw_cos_val_8_i_V_4_2_fu_29699_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_4_3_fu_30282_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U102(
    .din0(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din1(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din2(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din3(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din4(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din5(sext_ln647_9_fu_30131_p1),
    .din6(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din7(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din8(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din9(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din10(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din11(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din12(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din13(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din14(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din15(hw_cos_val_8_i_V_5_2_fu_29735_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_5_3_fu_30319_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U103(
    .din0(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din1(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din2(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din3(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din4(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din5(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din6(sext_ln647_9_fu_30131_p1),
    .din7(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din8(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din9(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din10(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din11(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din12(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din13(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din14(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din15(hw_cos_val_8_i_V_6_2_fu_29771_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_6_3_fu_30356_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U104(
    .din0(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din1(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din2(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din3(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din4(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din5(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din6(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din7(sext_ln647_9_fu_30131_p1),
    .din8(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din9(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din10(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din11(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din12(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din13(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din14(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din15(hw_cos_val_8_i_V_7_2_fu_29807_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_7_3_fu_30393_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U105(
    .din0(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din1(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din2(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din3(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din4(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din5(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din6(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din7(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din8(sext_ln647_9_fu_30131_p1),
    .din9(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din10(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din11(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din12(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din13(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din14(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din15(hw_cos_val_8_i_V_8_2_fu_29843_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_8_3_fu_30430_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U106(
    .din0(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din1(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din2(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din3(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din4(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din5(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din6(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din7(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din8(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din9(sext_ln647_9_fu_30131_p1),
    .din10(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din11(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din12(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din13(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din14(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din15(hw_cos_val_8_i_V_9_2_fu_29879_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_9_3_fu_30467_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U107(
    .din0(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din1(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din2(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din3(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din4(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din5(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din6(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din7(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din8(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din9(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din10(sext_ln647_9_fu_30131_p1),
    .din11(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din12(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din13(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din14(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din15(hw_cos_val_8_i_V_10_2_fu_29915_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_10_3_fu_30504_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U108(
    .din0(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din1(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din2(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din3(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din4(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din5(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din6(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din7(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din8(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din9(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din10(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din11(sext_ln647_9_fu_30131_p1),
    .din12(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din13(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din14(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din15(hw_cos_val_8_i_V_11_2_fu_29951_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_11_3_fu_30541_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U109(
    .din0(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din1(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din2(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din3(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din4(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din5(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din6(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din7(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din8(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din9(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din10(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din11(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din12(sext_ln647_9_fu_30131_p1),
    .din13(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din14(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din15(hw_cos_val_8_i_V_12_2_fu_29987_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_12_3_fu_30578_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U110(
    .din0(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din1(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din2(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din3(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din4(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din5(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din6(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din7(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din8(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din9(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din10(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din11(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din12(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din13(sext_ln647_9_fu_30131_p1),
    .din14(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din15(hw_cos_val_8_i_V_13_2_fu_30023_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_13_3_fu_30615_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U111(
    .din0(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din1(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din2(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din3(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din4(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din5(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din6(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din7(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din8(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din9(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din10(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din11(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din12(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din13(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din14(sext_ln647_9_fu_30131_p1),
    .din15(hw_cos_val_8_i_V_14_2_fu_30059_p18),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_14_3_fu_30652_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U112(
    .din0(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din1(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din2(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din3(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din4(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din5(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din6(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din7(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din8(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din9(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din10(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din11(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din12(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din13(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din14(hw_cos_val_8_i_V_15_2_fu_30095_p18),
    .din15(sext_ln647_9_fu_30131_p1),
    .din16(cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_15_3_fu_30689_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U113(
    .din0(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din1(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din2(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din3(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din4(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din5(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din6(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din7(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din8(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din9(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din10(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din11(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din12(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din13(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din14(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din15(hw_cos_val_8_i_V_0_3_fu_30134_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_0_4_fu_30726_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U114(
    .din0(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din1(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din2(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din3(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din4(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din5(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din6(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din7(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din8(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din9(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din10(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din11(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din12(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din13(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din14(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din15(hw_cos_val_8_i_V_1_3_fu_30171_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_1_4_fu_30762_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U115(
    .din0(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din1(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din2(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din3(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din4(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din5(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din6(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din7(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din8(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din9(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din10(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din11(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din12(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din13(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din14(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din15(hw_cos_val_8_i_V_2_3_fu_30208_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_2_4_fu_30798_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U116(
    .din0(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din1(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din2(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din3(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din4(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din5(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din6(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din7(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din8(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din9(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din10(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din11(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din12(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din13(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din14(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din15(hw_cos_val_8_i_V_3_3_fu_30245_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_3_4_fu_30834_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U117(
    .din0(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din1(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din2(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din3(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din4(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din5(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din6(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din7(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din8(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din9(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din10(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din11(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din12(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din13(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din14(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din15(hw_cos_val_8_i_V_4_3_fu_30282_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_4_4_fu_30870_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U118(
    .din0(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din1(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din2(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din3(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din4(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din5(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din6(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din7(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din8(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din9(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din10(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din11(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din12(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din13(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din14(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din15(hw_cos_val_8_i_V_5_3_fu_30319_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_5_4_fu_30906_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U119(
    .din0(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din1(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din2(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din3(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din4(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din5(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din6(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din7(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din8(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din9(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din10(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din11(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din12(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din13(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din14(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din15(hw_cos_val_8_i_V_6_3_fu_30356_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_6_4_fu_30942_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U120(
    .din0(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din1(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din2(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din3(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din4(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din5(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din6(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din7(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din8(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din9(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din10(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din11(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din12(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din13(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din14(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din15(hw_cos_val_8_i_V_7_3_fu_30393_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_7_4_fu_30978_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U121(
    .din0(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din1(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din2(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din3(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din4(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din5(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din6(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din7(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din8(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din9(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din10(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din11(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din12(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din13(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din14(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din15(hw_cos_val_8_i_V_8_3_fu_30430_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_8_4_fu_31014_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U122(
    .din0(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din1(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din2(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din3(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din4(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din5(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din6(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din7(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din8(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din9(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din10(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din11(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din12(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din13(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din14(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din15(hw_cos_val_8_i_V_9_3_fu_30467_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_9_4_fu_31050_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U123(
    .din0(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din1(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din2(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din3(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din4(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din5(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din6(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din7(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din8(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din9(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din10(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din11(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din12(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din13(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din14(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din15(hw_cos_val_8_i_V_10_3_fu_30504_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_10_4_fu_31086_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U124(
    .din0(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din1(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din2(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din3(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din4(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din5(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din6(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din7(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din8(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din9(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din10(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din11(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din12(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din13(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din14(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din15(hw_cos_val_8_i_V_11_3_fu_30541_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_11_4_fu_31122_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U125(
    .din0(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din1(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din2(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din3(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din4(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din5(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din6(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din7(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din8(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din9(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din10(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din11(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din12(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din13(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din14(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din15(hw_cos_val_8_i_V_12_3_fu_30578_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_12_4_fu_31158_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U126(
    .din0(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din1(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din2(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din3(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din4(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din5(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din6(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din7(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din8(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din9(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din10(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din11(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din12(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din13(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din14(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din15(hw_cos_val_8_i_V_13_3_fu_30615_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_13_4_fu_31194_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U127(
    .din0(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din1(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din2(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din3(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din4(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din5(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din6(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din7(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din8(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din9(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din10(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din11(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din12(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din13(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din14(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din15(hw_cos_val_8_i_V_14_3_fu_30652_p18),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_14_4_fu_31230_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U128(
    .din0(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din1(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din2(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din3(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din4(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din5(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din6(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din7(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din8(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din9(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din10(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din11(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din12(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din13(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din14(hw_cos_val_8_i_V_15_3_fu_30689_p18),
    .din15(trunc_ln647_10_reg_44614_pp0_iter3_reg),
    .din16(cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg),
    .dout(hw_cos_val_8_i_V_15_4_fu_31266_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U129(
    .din0(sext_ln647_2_fu_31326_p1),
    .din1(hw_sin_val_8_i_V_0_4_reg_44869),
    .din2(hw_sin_val_8_i_V_0_4_reg_44869),
    .din3(hw_sin_val_8_i_V_0_4_reg_44869),
    .din4(hw_sin_val_8_i_V_0_4_reg_44869),
    .din5(hw_sin_val_8_i_V_0_4_reg_44869),
    .din6(hw_sin_val_8_i_V_0_4_reg_44869),
    .din7(hw_sin_val_8_i_V_0_4_reg_44869),
    .din8(hw_sin_val_8_i_V_0_4_reg_44869),
    .din9(hw_sin_val_8_i_V_0_4_reg_44869),
    .din10(hw_sin_val_8_i_V_0_4_reg_44869),
    .din11(hw_sin_val_8_i_V_0_4_reg_44869),
    .din12(hw_sin_val_8_i_V_0_4_reg_44869),
    .din13(hw_sin_val_8_i_V_0_4_reg_44869),
    .din14(hw_sin_val_8_i_V_0_4_reg_44869),
    .din15(hw_sin_val_8_i_V_0_4_reg_44869),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_0_5_fu_31329_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U130(
    .din0(hw_sin_val_8_i_V_1_4_reg_44888),
    .din1(sext_ln647_2_fu_31326_p1),
    .din2(hw_sin_val_8_i_V_1_4_reg_44888),
    .din3(hw_sin_val_8_i_V_1_4_reg_44888),
    .din4(hw_sin_val_8_i_V_1_4_reg_44888),
    .din5(hw_sin_val_8_i_V_1_4_reg_44888),
    .din6(hw_sin_val_8_i_V_1_4_reg_44888),
    .din7(hw_sin_val_8_i_V_1_4_reg_44888),
    .din8(hw_sin_val_8_i_V_1_4_reg_44888),
    .din9(hw_sin_val_8_i_V_1_4_reg_44888),
    .din10(hw_sin_val_8_i_V_1_4_reg_44888),
    .din11(hw_sin_val_8_i_V_1_4_reg_44888),
    .din12(hw_sin_val_8_i_V_1_4_reg_44888),
    .din13(hw_sin_val_8_i_V_1_4_reg_44888),
    .din14(hw_sin_val_8_i_V_1_4_reg_44888),
    .din15(hw_sin_val_8_i_V_1_4_reg_44888),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_1_5_fu_31351_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U131(
    .din0(hw_sin_val_8_i_V_2_4_reg_44907),
    .din1(hw_sin_val_8_i_V_2_4_reg_44907),
    .din2(sext_ln647_2_fu_31326_p1),
    .din3(hw_sin_val_8_i_V_2_4_reg_44907),
    .din4(hw_sin_val_8_i_V_2_4_reg_44907),
    .din5(hw_sin_val_8_i_V_2_4_reg_44907),
    .din6(hw_sin_val_8_i_V_2_4_reg_44907),
    .din7(hw_sin_val_8_i_V_2_4_reg_44907),
    .din8(hw_sin_val_8_i_V_2_4_reg_44907),
    .din9(hw_sin_val_8_i_V_2_4_reg_44907),
    .din10(hw_sin_val_8_i_V_2_4_reg_44907),
    .din11(hw_sin_val_8_i_V_2_4_reg_44907),
    .din12(hw_sin_val_8_i_V_2_4_reg_44907),
    .din13(hw_sin_val_8_i_V_2_4_reg_44907),
    .din14(hw_sin_val_8_i_V_2_4_reg_44907),
    .din15(hw_sin_val_8_i_V_2_4_reg_44907),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_2_5_fu_31373_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U132(
    .din0(hw_sin_val_8_i_V_3_4_reg_44926),
    .din1(hw_sin_val_8_i_V_3_4_reg_44926),
    .din2(hw_sin_val_8_i_V_3_4_reg_44926),
    .din3(sext_ln647_2_fu_31326_p1),
    .din4(hw_sin_val_8_i_V_3_4_reg_44926),
    .din5(hw_sin_val_8_i_V_3_4_reg_44926),
    .din6(hw_sin_val_8_i_V_3_4_reg_44926),
    .din7(hw_sin_val_8_i_V_3_4_reg_44926),
    .din8(hw_sin_val_8_i_V_3_4_reg_44926),
    .din9(hw_sin_val_8_i_V_3_4_reg_44926),
    .din10(hw_sin_val_8_i_V_3_4_reg_44926),
    .din11(hw_sin_val_8_i_V_3_4_reg_44926),
    .din12(hw_sin_val_8_i_V_3_4_reg_44926),
    .din13(hw_sin_val_8_i_V_3_4_reg_44926),
    .din14(hw_sin_val_8_i_V_3_4_reg_44926),
    .din15(hw_sin_val_8_i_V_3_4_reg_44926),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_3_5_fu_31395_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U133(
    .din0(hw_sin_val_8_i_V_4_4_reg_44945),
    .din1(hw_sin_val_8_i_V_4_4_reg_44945),
    .din2(hw_sin_val_8_i_V_4_4_reg_44945),
    .din3(hw_sin_val_8_i_V_4_4_reg_44945),
    .din4(sext_ln647_2_fu_31326_p1),
    .din5(hw_sin_val_8_i_V_4_4_reg_44945),
    .din6(hw_sin_val_8_i_V_4_4_reg_44945),
    .din7(hw_sin_val_8_i_V_4_4_reg_44945),
    .din8(hw_sin_val_8_i_V_4_4_reg_44945),
    .din9(hw_sin_val_8_i_V_4_4_reg_44945),
    .din10(hw_sin_val_8_i_V_4_4_reg_44945),
    .din11(hw_sin_val_8_i_V_4_4_reg_44945),
    .din12(hw_sin_val_8_i_V_4_4_reg_44945),
    .din13(hw_sin_val_8_i_V_4_4_reg_44945),
    .din14(hw_sin_val_8_i_V_4_4_reg_44945),
    .din15(hw_sin_val_8_i_V_4_4_reg_44945),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_4_5_fu_31417_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U134(
    .din0(hw_sin_val_8_i_V_5_4_reg_44964),
    .din1(hw_sin_val_8_i_V_5_4_reg_44964),
    .din2(hw_sin_val_8_i_V_5_4_reg_44964),
    .din3(hw_sin_val_8_i_V_5_4_reg_44964),
    .din4(hw_sin_val_8_i_V_5_4_reg_44964),
    .din5(sext_ln647_2_fu_31326_p1),
    .din6(hw_sin_val_8_i_V_5_4_reg_44964),
    .din7(hw_sin_val_8_i_V_5_4_reg_44964),
    .din8(hw_sin_val_8_i_V_5_4_reg_44964),
    .din9(hw_sin_val_8_i_V_5_4_reg_44964),
    .din10(hw_sin_val_8_i_V_5_4_reg_44964),
    .din11(hw_sin_val_8_i_V_5_4_reg_44964),
    .din12(hw_sin_val_8_i_V_5_4_reg_44964),
    .din13(hw_sin_val_8_i_V_5_4_reg_44964),
    .din14(hw_sin_val_8_i_V_5_4_reg_44964),
    .din15(hw_sin_val_8_i_V_5_4_reg_44964),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_5_5_fu_31439_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U135(
    .din0(hw_sin_val_8_i_V_6_4_reg_44983),
    .din1(hw_sin_val_8_i_V_6_4_reg_44983),
    .din2(hw_sin_val_8_i_V_6_4_reg_44983),
    .din3(hw_sin_val_8_i_V_6_4_reg_44983),
    .din4(hw_sin_val_8_i_V_6_4_reg_44983),
    .din5(hw_sin_val_8_i_V_6_4_reg_44983),
    .din6(sext_ln647_2_fu_31326_p1),
    .din7(hw_sin_val_8_i_V_6_4_reg_44983),
    .din8(hw_sin_val_8_i_V_6_4_reg_44983),
    .din9(hw_sin_val_8_i_V_6_4_reg_44983),
    .din10(hw_sin_val_8_i_V_6_4_reg_44983),
    .din11(hw_sin_val_8_i_V_6_4_reg_44983),
    .din12(hw_sin_val_8_i_V_6_4_reg_44983),
    .din13(hw_sin_val_8_i_V_6_4_reg_44983),
    .din14(hw_sin_val_8_i_V_6_4_reg_44983),
    .din15(hw_sin_val_8_i_V_6_4_reg_44983),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_6_5_fu_31461_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U136(
    .din0(hw_sin_val_8_i_V_7_4_reg_45002),
    .din1(hw_sin_val_8_i_V_7_4_reg_45002),
    .din2(hw_sin_val_8_i_V_7_4_reg_45002),
    .din3(hw_sin_val_8_i_V_7_4_reg_45002),
    .din4(hw_sin_val_8_i_V_7_4_reg_45002),
    .din5(hw_sin_val_8_i_V_7_4_reg_45002),
    .din6(hw_sin_val_8_i_V_7_4_reg_45002),
    .din7(sext_ln647_2_fu_31326_p1),
    .din8(hw_sin_val_8_i_V_7_4_reg_45002),
    .din9(hw_sin_val_8_i_V_7_4_reg_45002),
    .din10(hw_sin_val_8_i_V_7_4_reg_45002),
    .din11(hw_sin_val_8_i_V_7_4_reg_45002),
    .din12(hw_sin_val_8_i_V_7_4_reg_45002),
    .din13(hw_sin_val_8_i_V_7_4_reg_45002),
    .din14(hw_sin_val_8_i_V_7_4_reg_45002),
    .din15(hw_sin_val_8_i_V_7_4_reg_45002),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_7_5_fu_31483_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U137(
    .din0(hw_sin_val_8_i_V_8_4_reg_45021),
    .din1(hw_sin_val_8_i_V_8_4_reg_45021),
    .din2(hw_sin_val_8_i_V_8_4_reg_45021),
    .din3(hw_sin_val_8_i_V_8_4_reg_45021),
    .din4(hw_sin_val_8_i_V_8_4_reg_45021),
    .din5(hw_sin_val_8_i_V_8_4_reg_45021),
    .din6(hw_sin_val_8_i_V_8_4_reg_45021),
    .din7(hw_sin_val_8_i_V_8_4_reg_45021),
    .din8(sext_ln647_2_fu_31326_p1),
    .din9(hw_sin_val_8_i_V_8_4_reg_45021),
    .din10(hw_sin_val_8_i_V_8_4_reg_45021),
    .din11(hw_sin_val_8_i_V_8_4_reg_45021),
    .din12(hw_sin_val_8_i_V_8_4_reg_45021),
    .din13(hw_sin_val_8_i_V_8_4_reg_45021),
    .din14(hw_sin_val_8_i_V_8_4_reg_45021),
    .din15(hw_sin_val_8_i_V_8_4_reg_45021),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_8_5_fu_31505_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U138(
    .din0(hw_sin_val_8_i_V_9_4_reg_45040),
    .din1(hw_sin_val_8_i_V_9_4_reg_45040),
    .din2(hw_sin_val_8_i_V_9_4_reg_45040),
    .din3(hw_sin_val_8_i_V_9_4_reg_45040),
    .din4(hw_sin_val_8_i_V_9_4_reg_45040),
    .din5(hw_sin_val_8_i_V_9_4_reg_45040),
    .din6(hw_sin_val_8_i_V_9_4_reg_45040),
    .din7(hw_sin_val_8_i_V_9_4_reg_45040),
    .din8(hw_sin_val_8_i_V_9_4_reg_45040),
    .din9(sext_ln647_2_fu_31326_p1),
    .din10(hw_sin_val_8_i_V_9_4_reg_45040),
    .din11(hw_sin_val_8_i_V_9_4_reg_45040),
    .din12(hw_sin_val_8_i_V_9_4_reg_45040),
    .din13(hw_sin_val_8_i_V_9_4_reg_45040),
    .din14(hw_sin_val_8_i_V_9_4_reg_45040),
    .din15(hw_sin_val_8_i_V_9_4_reg_45040),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_9_5_fu_31527_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U139(
    .din0(hw_sin_val_8_i_V_10_4_reg_45059),
    .din1(hw_sin_val_8_i_V_10_4_reg_45059),
    .din2(hw_sin_val_8_i_V_10_4_reg_45059),
    .din3(hw_sin_val_8_i_V_10_4_reg_45059),
    .din4(hw_sin_val_8_i_V_10_4_reg_45059),
    .din5(hw_sin_val_8_i_V_10_4_reg_45059),
    .din6(hw_sin_val_8_i_V_10_4_reg_45059),
    .din7(hw_sin_val_8_i_V_10_4_reg_45059),
    .din8(hw_sin_val_8_i_V_10_4_reg_45059),
    .din9(hw_sin_val_8_i_V_10_4_reg_45059),
    .din10(sext_ln647_2_fu_31326_p1),
    .din11(hw_sin_val_8_i_V_10_4_reg_45059),
    .din12(hw_sin_val_8_i_V_10_4_reg_45059),
    .din13(hw_sin_val_8_i_V_10_4_reg_45059),
    .din14(hw_sin_val_8_i_V_10_4_reg_45059),
    .din15(hw_sin_val_8_i_V_10_4_reg_45059),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_10_5_fu_31549_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U140(
    .din0(hw_sin_val_8_i_V_11_4_reg_45078),
    .din1(hw_sin_val_8_i_V_11_4_reg_45078),
    .din2(hw_sin_val_8_i_V_11_4_reg_45078),
    .din3(hw_sin_val_8_i_V_11_4_reg_45078),
    .din4(hw_sin_val_8_i_V_11_4_reg_45078),
    .din5(hw_sin_val_8_i_V_11_4_reg_45078),
    .din6(hw_sin_val_8_i_V_11_4_reg_45078),
    .din7(hw_sin_val_8_i_V_11_4_reg_45078),
    .din8(hw_sin_val_8_i_V_11_4_reg_45078),
    .din9(hw_sin_val_8_i_V_11_4_reg_45078),
    .din10(hw_sin_val_8_i_V_11_4_reg_45078),
    .din11(sext_ln647_2_fu_31326_p1),
    .din12(hw_sin_val_8_i_V_11_4_reg_45078),
    .din13(hw_sin_val_8_i_V_11_4_reg_45078),
    .din14(hw_sin_val_8_i_V_11_4_reg_45078),
    .din15(hw_sin_val_8_i_V_11_4_reg_45078),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_11_5_fu_31571_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U141(
    .din0(hw_sin_val_8_i_V_12_4_reg_45097),
    .din1(hw_sin_val_8_i_V_12_4_reg_45097),
    .din2(hw_sin_val_8_i_V_12_4_reg_45097),
    .din3(hw_sin_val_8_i_V_12_4_reg_45097),
    .din4(hw_sin_val_8_i_V_12_4_reg_45097),
    .din5(hw_sin_val_8_i_V_12_4_reg_45097),
    .din6(hw_sin_val_8_i_V_12_4_reg_45097),
    .din7(hw_sin_val_8_i_V_12_4_reg_45097),
    .din8(hw_sin_val_8_i_V_12_4_reg_45097),
    .din9(hw_sin_val_8_i_V_12_4_reg_45097),
    .din10(hw_sin_val_8_i_V_12_4_reg_45097),
    .din11(hw_sin_val_8_i_V_12_4_reg_45097),
    .din12(sext_ln647_2_fu_31326_p1),
    .din13(hw_sin_val_8_i_V_12_4_reg_45097),
    .din14(hw_sin_val_8_i_V_12_4_reg_45097),
    .din15(hw_sin_val_8_i_V_12_4_reg_45097),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_12_5_fu_31593_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U142(
    .din0(hw_sin_val_8_i_V_13_4_reg_45116),
    .din1(hw_sin_val_8_i_V_13_4_reg_45116),
    .din2(hw_sin_val_8_i_V_13_4_reg_45116),
    .din3(hw_sin_val_8_i_V_13_4_reg_45116),
    .din4(hw_sin_val_8_i_V_13_4_reg_45116),
    .din5(hw_sin_val_8_i_V_13_4_reg_45116),
    .din6(hw_sin_val_8_i_V_13_4_reg_45116),
    .din7(hw_sin_val_8_i_V_13_4_reg_45116),
    .din8(hw_sin_val_8_i_V_13_4_reg_45116),
    .din9(hw_sin_val_8_i_V_13_4_reg_45116),
    .din10(hw_sin_val_8_i_V_13_4_reg_45116),
    .din11(hw_sin_val_8_i_V_13_4_reg_45116),
    .din12(hw_sin_val_8_i_V_13_4_reg_45116),
    .din13(sext_ln647_2_fu_31326_p1),
    .din14(hw_sin_val_8_i_V_13_4_reg_45116),
    .din15(hw_sin_val_8_i_V_13_4_reg_45116),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_13_5_fu_31615_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U143(
    .din0(hw_sin_val_8_i_V_14_4_reg_45135),
    .din1(hw_sin_val_8_i_V_14_4_reg_45135),
    .din2(hw_sin_val_8_i_V_14_4_reg_45135),
    .din3(hw_sin_val_8_i_V_14_4_reg_45135),
    .din4(hw_sin_val_8_i_V_14_4_reg_45135),
    .din5(hw_sin_val_8_i_V_14_4_reg_45135),
    .din6(hw_sin_val_8_i_V_14_4_reg_45135),
    .din7(hw_sin_val_8_i_V_14_4_reg_45135),
    .din8(hw_sin_val_8_i_V_14_4_reg_45135),
    .din9(hw_sin_val_8_i_V_14_4_reg_45135),
    .din10(hw_sin_val_8_i_V_14_4_reg_45135),
    .din11(hw_sin_val_8_i_V_14_4_reg_45135),
    .din12(hw_sin_val_8_i_V_14_4_reg_45135),
    .din13(hw_sin_val_8_i_V_14_4_reg_45135),
    .din14(sext_ln647_2_fu_31326_p1),
    .din15(hw_sin_val_8_i_V_14_4_reg_45135),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_14_5_fu_31637_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U144(
    .din0(hw_sin_val_8_i_V_15_4_reg_45154),
    .din1(hw_sin_val_8_i_V_15_4_reg_45154),
    .din2(hw_sin_val_8_i_V_15_4_reg_45154),
    .din3(hw_sin_val_8_i_V_15_4_reg_45154),
    .din4(hw_sin_val_8_i_V_15_4_reg_45154),
    .din5(hw_sin_val_8_i_V_15_4_reg_45154),
    .din6(hw_sin_val_8_i_V_15_4_reg_45154),
    .din7(hw_sin_val_8_i_V_15_4_reg_45154),
    .din8(hw_sin_val_8_i_V_15_4_reg_45154),
    .din9(hw_sin_val_8_i_V_15_4_reg_45154),
    .din10(hw_sin_val_8_i_V_15_4_reg_45154),
    .din11(hw_sin_val_8_i_V_15_4_reg_45154),
    .din12(hw_sin_val_8_i_V_15_4_reg_45154),
    .din13(hw_sin_val_8_i_V_15_4_reg_45154),
    .din14(hw_sin_val_8_i_V_15_4_reg_45154),
    .din15(sext_ln647_2_fu_31326_p1),
    .din16(sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_15_5_fu_31659_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U145(
    .din0(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din1(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din2(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din3(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din4(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din5(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din6(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din7(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din8(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din9(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din10(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din11(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din12(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din13(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din14(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din15(hw_sin_val_8_i_V_0_5_fu_31329_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_0_6_fu_31681_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U146(
    .din0(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din1(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din2(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din3(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din4(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din5(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din6(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din7(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din8(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din9(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din10(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din11(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din12(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din13(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din14(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din15(hw_sin_val_8_i_V_1_5_fu_31351_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_1_6_fu_31717_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U147(
    .din0(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din1(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din2(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din3(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din4(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din5(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din6(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din7(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din8(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din9(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din10(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din11(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din12(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din13(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din14(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din15(hw_sin_val_8_i_V_2_5_fu_31373_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_2_6_fu_31753_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U148(
    .din0(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din1(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din2(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din3(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din4(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din5(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din6(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din7(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din8(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din9(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din10(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din11(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din12(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din13(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din14(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din15(hw_sin_val_8_i_V_3_5_fu_31395_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_3_6_fu_31789_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U149(
    .din0(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din1(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din2(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din3(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din4(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din5(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din6(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din7(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din8(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din9(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din10(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din11(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din12(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din13(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din14(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din15(hw_sin_val_8_i_V_4_5_fu_31417_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_4_6_fu_31825_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U150(
    .din0(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din1(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din2(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din3(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din4(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din5(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din6(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din7(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din8(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din9(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din10(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din11(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din12(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din13(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din14(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din15(hw_sin_val_8_i_V_5_5_fu_31439_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_5_6_fu_31861_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U151(
    .din0(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din1(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din2(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din3(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din4(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din5(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din6(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din7(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din8(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din9(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din10(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din11(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din12(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din13(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din14(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din15(hw_sin_val_8_i_V_6_5_fu_31461_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_6_6_fu_31897_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U152(
    .din0(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din1(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din2(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din3(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din4(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din5(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din6(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din7(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din8(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din9(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din10(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din11(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din12(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din13(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din14(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din15(hw_sin_val_8_i_V_7_5_fu_31483_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_7_6_fu_31933_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U153(
    .din0(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din1(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din2(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din3(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din4(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din5(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din6(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din7(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din8(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din9(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din10(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din11(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din12(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din13(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din14(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din15(hw_sin_val_8_i_V_8_5_fu_31505_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_8_6_fu_31969_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U154(
    .din0(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din1(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din2(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din3(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din4(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din5(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din6(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din7(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din8(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din9(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din10(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din11(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din12(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din13(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din14(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din15(hw_sin_val_8_i_V_9_5_fu_31527_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_9_6_fu_32005_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U155(
    .din0(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din1(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din2(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din3(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din4(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din5(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din6(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din7(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din8(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din9(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din10(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din11(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din12(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din13(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din14(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din15(hw_sin_val_8_i_V_10_5_fu_31549_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_10_6_fu_32041_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U156(
    .din0(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din1(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din2(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din3(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din4(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din5(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din6(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din7(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din8(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din9(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din10(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din11(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din12(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din13(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din14(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din15(hw_sin_val_8_i_V_11_5_fu_31571_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_11_6_fu_32077_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U157(
    .din0(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din1(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din2(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din3(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din4(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din5(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din6(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din7(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din8(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din9(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din10(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din11(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din12(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din13(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din14(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din15(hw_sin_val_8_i_V_12_5_fu_31593_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_12_6_fu_32113_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U158(
    .din0(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din1(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din2(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din3(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din4(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din5(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din6(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din7(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din8(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din9(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din10(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din11(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din12(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din13(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din14(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din15(hw_sin_val_8_i_V_13_5_fu_31615_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_13_6_fu_32149_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U159(
    .din0(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din1(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din2(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din3(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din4(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din5(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din6(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din7(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din8(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din9(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din10(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din11(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din12(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din13(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din14(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din15(hw_sin_val_8_i_V_14_5_fu_31637_p18),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_14_6_fu_32185_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U160(
    .din0(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din1(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din2(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din3(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din4(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din5(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din6(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din7(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din8(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din9(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din10(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din11(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din12(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din13(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din14(hw_sin_val_8_i_V_15_5_fu_31659_p18),
    .din15(trunc_ln647_3_reg_44699_pp0_iter4_reg),
    .din16(sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_15_6_fu_32221_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U161(
    .din0(sext_ln647_3_fu_32257_p1),
    .din1(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din2(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din3(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din4(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din5(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din6(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din7(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din8(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din9(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din10(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din11(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din12(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din13(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din14(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din15(hw_sin_val_8_i_V_0_6_fu_31681_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_0_7_fu_32260_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U162(
    .din0(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din1(sext_ln647_3_fu_32257_p1),
    .din2(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din3(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din4(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din5(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din6(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din7(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din8(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din9(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din10(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din11(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din12(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din13(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din14(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din15(hw_sin_val_8_i_V_1_6_fu_31717_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_1_7_fu_32297_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U163(
    .din0(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din1(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din2(sext_ln647_3_fu_32257_p1),
    .din3(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din4(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din5(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din6(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din7(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din8(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din9(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din10(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din11(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din12(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din13(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din14(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din15(hw_sin_val_8_i_V_2_6_fu_31753_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_2_7_fu_32334_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U164(
    .din0(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din1(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din2(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din3(sext_ln647_3_fu_32257_p1),
    .din4(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din5(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din6(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din7(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din8(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din9(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din10(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din11(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din12(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din13(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din14(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din15(hw_sin_val_8_i_V_3_6_fu_31789_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_3_7_fu_32371_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U165(
    .din0(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din1(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din2(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din3(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din4(sext_ln647_3_fu_32257_p1),
    .din5(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din6(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din7(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din8(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din9(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din10(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din11(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din12(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din13(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din14(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din15(hw_sin_val_8_i_V_4_6_fu_31825_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_4_7_fu_32408_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U166(
    .din0(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din1(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din2(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din3(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din4(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din5(sext_ln647_3_fu_32257_p1),
    .din6(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din7(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din8(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din9(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din10(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din11(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din12(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din13(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din14(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din15(hw_sin_val_8_i_V_5_6_fu_31861_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_5_7_fu_32445_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U167(
    .din0(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din1(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din2(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din3(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din4(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din5(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din6(sext_ln647_3_fu_32257_p1),
    .din7(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din8(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din9(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din10(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din11(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din12(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din13(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din14(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din15(hw_sin_val_8_i_V_6_6_fu_31897_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_6_7_fu_32482_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U168(
    .din0(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din1(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din2(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din3(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din4(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din5(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din6(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din7(sext_ln647_3_fu_32257_p1),
    .din8(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din9(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din10(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din11(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din12(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din13(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din14(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din15(hw_sin_val_8_i_V_7_6_fu_31933_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_7_7_fu_32519_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U169(
    .din0(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din1(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din2(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din3(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din4(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din5(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din6(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din7(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din8(sext_ln647_3_fu_32257_p1),
    .din9(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din10(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din11(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din12(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din13(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din14(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din15(hw_sin_val_8_i_V_8_6_fu_31969_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_8_7_fu_32556_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U170(
    .din0(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din1(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din2(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din3(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din4(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din5(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din6(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din7(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din8(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din9(sext_ln647_3_fu_32257_p1),
    .din10(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din11(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din12(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din13(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din14(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din15(hw_sin_val_8_i_V_9_6_fu_32005_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_9_7_fu_32593_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U171(
    .din0(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din1(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din2(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din3(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din4(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din5(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din6(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din7(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din8(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din9(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din10(sext_ln647_3_fu_32257_p1),
    .din11(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din12(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din13(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din14(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din15(hw_sin_val_8_i_V_10_6_fu_32041_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_10_7_fu_32630_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U172(
    .din0(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din1(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din2(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din3(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din4(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din5(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din6(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din7(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din8(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din9(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din10(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din11(sext_ln647_3_fu_32257_p1),
    .din12(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din13(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din14(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din15(hw_sin_val_8_i_V_11_6_fu_32077_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_11_7_fu_32667_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U173(
    .din0(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din1(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din2(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din3(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din4(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din5(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din6(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din7(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din8(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din9(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din10(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din11(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din12(sext_ln647_3_fu_32257_p1),
    .din13(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din14(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din15(hw_sin_val_8_i_V_12_6_fu_32113_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_12_7_fu_32704_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U174(
    .din0(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din1(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din2(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din3(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din4(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din5(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din6(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din7(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din8(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din9(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din10(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din11(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din12(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din13(sext_ln647_3_fu_32257_p1),
    .din14(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din15(hw_sin_val_8_i_V_13_6_fu_32149_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_13_7_fu_32741_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U175(
    .din0(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din1(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din2(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din3(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din4(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din5(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din6(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din7(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din8(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din9(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din10(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din11(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din12(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din13(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din14(sext_ln647_3_fu_32257_p1),
    .din15(hw_sin_val_8_i_V_14_6_fu_32185_p18),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_14_7_fu_32778_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U176(
    .din0(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din1(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din2(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din3(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din4(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din5(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din6(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din7(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din8(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din9(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din10(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din11(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din12(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din13(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din14(hw_sin_val_8_i_V_15_6_fu_32221_p18),
    .din15(sext_ln647_3_fu_32257_p1),
    .din16(sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_15_7_fu_32815_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U177(
    .din0(trunc_ln647_4_reg_45178),
    .din1(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din2(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din3(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din4(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din5(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din6(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din7(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din8(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din9(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din10(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din11(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din12(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din13(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din14(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din15(hw_sin_val_8_i_V_0_7_fu_32260_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_0_8_fu_32852_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U178(
    .din0(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din1(trunc_ln647_4_reg_45178),
    .din2(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din3(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din4(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din5(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din6(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din7(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din8(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din9(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din10(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din11(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din12(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din13(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din14(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din15(hw_sin_val_8_i_V_1_7_fu_32297_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_1_8_fu_32888_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U179(
    .din0(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din1(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din2(trunc_ln647_4_reg_45178),
    .din3(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din4(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din5(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din6(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din7(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din8(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din9(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din10(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din11(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din12(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din13(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din14(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din15(hw_sin_val_8_i_V_2_7_fu_32334_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_2_8_fu_32924_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U180(
    .din0(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din1(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din2(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din3(trunc_ln647_4_reg_45178),
    .din4(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din5(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din6(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din7(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din8(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din9(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din10(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din11(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din12(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din13(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din14(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din15(hw_sin_val_8_i_V_3_7_fu_32371_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_3_8_fu_32960_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U181(
    .din0(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din1(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din2(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din3(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din4(trunc_ln647_4_reg_45178),
    .din5(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din6(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din7(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din8(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din9(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din10(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din11(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din12(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din13(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din14(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din15(hw_sin_val_8_i_V_4_7_fu_32408_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_4_8_fu_32996_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U182(
    .din0(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din1(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din2(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din3(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din4(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din5(trunc_ln647_4_reg_45178),
    .din6(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din7(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din8(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din9(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din10(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din11(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din12(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din13(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din14(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din15(hw_sin_val_8_i_V_5_7_fu_32445_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_5_8_fu_33032_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U183(
    .din0(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din1(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din2(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din3(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din4(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din5(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din6(trunc_ln647_4_reg_45178),
    .din7(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din8(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din9(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din10(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din11(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din12(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din13(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din14(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din15(hw_sin_val_8_i_V_6_7_fu_32482_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_6_8_fu_33068_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U184(
    .din0(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din1(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din2(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din3(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din4(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din5(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din6(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din7(trunc_ln647_4_reg_45178),
    .din8(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din9(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din10(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din11(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din12(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din13(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din14(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din15(hw_sin_val_8_i_V_7_7_fu_32519_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_7_8_fu_33104_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U185(
    .din0(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din1(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din2(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din3(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din4(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din5(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din6(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din7(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din8(trunc_ln647_4_reg_45178),
    .din9(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din10(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din11(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din12(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din13(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din14(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din15(hw_sin_val_8_i_V_8_7_fu_32556_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_8_8_fu_33140_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U186(
    .din0(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din1(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din2(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din3(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din4(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din5(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din6(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din7(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din8(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din9(trunc_ln647_4_reg_45178),
    .din10(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din11(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din12(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din13(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din14(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din15(hw_sin_val_8_i_V_9_7_fu_32593_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_9_8_fu_33176_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U187(
    .din0(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din1(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din2(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din3(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din4(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din5(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din6(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din7(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din8(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din9(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din10(trunc_ln647_4_reg_45178),
    .din11(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din12(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din13(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din14(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din15(hw_sin_val_8_i_V_10_7_fu_32630_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_10_8_fu_33212_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U188(
    .din0(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din1(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din2(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din3(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din4(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din5(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din6(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din7(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din8(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din9(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din10(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din11(trunc_ln647_4_reg_45178),
    .din12(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din13(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din14(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din15(hw_sin_val_8_i_V_11_7_fu_32667_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_11_8_fu_33248_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U189(
    .din0(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din1(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din2(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din3(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din4(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din5(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din6(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din7(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din8(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din9(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din10(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din11(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din12(trunc_ln647_4_reg_45178),
    .din13(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din14(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din15(hw_sin_val_8_i_V_12_7_fu_32704_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_12_8_fu_33284_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U190(
    .din0(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din1(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din2(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din3(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din4(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din5(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din6(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din7(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din8(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din9(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din10(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din11(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din12(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din13(trunc_ln647_4_reg_45178),
    .din14(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din15(hw_sin_val_8_i_V_13_7_fu_32741_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_13_8_fu_33320_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U191(
    .din0(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din1(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din2(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din3(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din4(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din5(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din6(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din7(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din8(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din9(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din10(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din11(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din12(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din13(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din14(trunc_ln647_4_reg_45178),
    .din15(hw_sin_val_8_i_V_14_7_fu_32778_p18),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_14_8_fu_33356_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U192(
    .din0(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din1(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din2(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din3(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din4(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din5(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din6(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din7(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din8(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din9(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din10(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din11(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din12(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din13(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din14(hw_sin_val_8_i_V_15_7_fu_32815_p18),
    .din15(trunc_ln647_4_reg_45178),
    .din16(sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg),
    .dout(hw_sin_val_8_i_V_15_8_fu_33392_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U193(
    .din0(sext_ln647_10_fu_33462_p1),
    .din1(hw_cos_val_8_i_V_0_4_reg_45268),
    .din2(hw_cos_val_8_i_V_0_4_reg_45268),
    .din3(hw_cos_val_8_i_V_0_4_reg_45268),
    .din4(hw_cos_val_8_i_V_0_4_reg_45268),
    .din5(hw_cos_val_8_i_V_0_4_reg_45268),
    .din6(hw_cos_val_8_i_V_0_4_reg_45268),
    .din7(hw_cos_val_8_i_V_0_4_reg_45268),
    .din8(hw_cos_val_8_i_V_0_4_reg_45268),
    .din9(hw_cos_val_8_i_V_0_4_reg_45268),
    .din10(hw_cos_val_8_i_V_0_4_reg_45268),
    .din11(hw_cos_val_8_i_V_0_4_reg_45268),
    .din12(hw_cos_val_8_i_V_0_4_reg_45268),
    .din13(hw_cos_val_8_i_V_0_4_reg_45268),
    .din14(hw_cos_val_8_i_V_0_4_reg_45268),
    .din15(hw_cos_val_8_i_V_0_4_reg_45268),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_0_5_fu_33465_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U194(
    .din0(hw_cos_val_8_i_V_1_4_reg_45287),
    .din1(sext_ln647_10_fu_33462_p1),
    .din2(hw_cos_val_8_i_V_1_4_reg_45287),
    .din3(hw_cos_val_8_i_V_1_4_reg_45287),
    .din4(hw_cos_val_8_i_V_1_4_reg_45287),
    .din5(hw_cos_val_8_i_V_1_4_reg_45287),
    .din6(hw_cos_val_8_i_V_1_4_reg_45287),
    .din7(hw_cos_val_8_i_V_1_4_reg_45287),
    .din8(hw_cos_val_8_i_V_1_4_reg_45287),
    .din9(hw_cos_val_8_i_V_1_4_reg_45287),
    .din10(hw_cos_val_8_i_V_1_4_reg_45287),
    .din11(hw_cos_val_8_i_V_1_4_reg_45287),
    .din12(hw_cos_val_8_i_V_1_4_reg_45287),
    .din13(hw_cos_val_8_i_V_1_4_reg_45287),
    .din14(hw_cos_val_8_i_V_1_4_reg_45287),
    .din15(hw_cos_val_8_i_V_1_4_reg_45287),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_1_5_fu_33487_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U195(
    .din0(hw_cos_val_8_i_V_2_4_reg_45306),
    .din1(hw_cos_val_8_i_V_2_4_reg_45306),
    .din2(sext_ln647_10_fu_33462_p1),
    .din3(hw_cos_val_8_i_V_2_4_reg_45306),
    .din4(hw_cos_val_8_i_V_2_4_reg_45306),
    .din5(hw_cos_val_8_i_V_2_4_reg_45306),
    .din6(hw_cos_val_8_i_V_2_4_reg_45306),
    .din7(hw_cos_val_8_i_V_2_4_reg_45306),
    .din8(hw_cos_val_8_i_V_2_4_reg_45306),
    .din9(hw_cos_val_8_i_V_2_4_reg_45306),
    .din10(hw_cos_val_8_i_V_2_4_reg_45306),
    .din11(hw_cos_val_8_i_V_2_4_reg_45306),
    .din12(hw_cos_val_8_i_V_2_4_reg_45306),
    .din13(hw_cos_val_8_i_V_2_4_reg_45306),
    .din14(hw_cos_val_8_i_V_2_4_reg_45306),
    .din15(hw_cos_val_8_i_V_2_4_reg_45306),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_2_5_fu_33509_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U196(
    .din0(hw_cos_val_8_i_V_3_4_reg_45325),
    .din1(hw_cos_val_8_i_V_3_4_reg_45325),
    .din2(hw_cos_val_8_i_V_3_4_reg_45325),
    .din3(sext_ln647_10_fu_33462_p1),
    .din4(hw_cos_val_8_i_V_3_4_reg_45325),
    .din5(hw_cos_val_8_i_V_3_4_reg_45325),
    .din6(hw_cos_val_8_i_V_3_4_reg_45325),
    .din7(hw_cos_val_8_i_V_3_4_reg_45325),
    .din8(hw_cos_val_8_i_V_3_4_reg_45325),
    .din9(hw_cos_val_8_i_V_3_4_reg_45325),
    .din10(hw_cos_val_8_i_V_3_4_reg_45325),
    .din11(hw_cos_val_8_i_V_3_4_reg_45325),
    .din12(hw_cos_val_8_i_V_3_4_reg_45325),
    .din13(hw_cos_val_8_i_V_3_4_reg_45325),
    .din14(hw_cos_val_8_i_V_3_4_reg_45325),
    .din15(hw_cos_val_8_i_V_3_4_reg_45325),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_3_5_fu_33531_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U197(
    .din0(hw_cos_val_8_i_V_4_4_reg_45344),
    .din1(hw_cos_val_8_i_V_4_4_reg_45344),
    .din2(hw_cos_val_8_i_V_4_4_reg_45344),
    .din3(hw_cos_val_8_i_V_4_4_reg_45344),
    .din4(sext_ln647_10_fu_33462_p1),
    .din5(hw_cos_val_8_i_V_4_4_reg_45344),
    .din6(hw_cos_val_8_i_V_4_4_reg_45344),
    .din7(hw_cos_val_8_i_V_4_4_reg_45344),
    .din8(hw_cos_val_8_i_V_4_4_reg_45344),
    .din9(hw_cos_val_8_i_V_4_4_reg_45344),
    .din10(hw_cos_val_8_i_V_4_4_reg_45344),
    .din11(hw_cos_val_8_i_V_4_4_reg_45344),
    .din12(hw_cos_val_8_i_V_4_4_reg_45344),
    .din13(hw_cos_val_8_i_V_4_4_reg_45344),
    .din14(hw_cos_val_8_i_V_4_4_reg_45344),
    .din15(hw_cos_val_8_i_V_4_4_reg_45344),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_4_5_fu_33553_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U198(
    .din0(hw_cos_val_8_i_V_5_4_reg_45363),
    .din1(hw_cos_val_8_i_V_5_4_reg_45363),
    .din2(hw_cos_val_8_i_V_5_4_reg_45363),
    .din3(hw_cos_val_8_i_V_5_4_reg_45363),
    .din4(hw_cos_val_8_i_V_5_4_reg_45363),
    .din5(sext_ln647_10_fu_33462_p1),
    .din6(hw_cos_val_8_i_V_5_4_reg_45363),
    .din7(hw_cos_val_8_i_V_5_4_reg_45363),
    .din8(hw_cos_val_8_i_V_5_4_reg_45363),
    .din9(hw_cos_val_8_i_V_5_4_reg_45363),
    .din10(hw_cos_val_8_i_V_5_4_reg_45363),
    .din11(hw_cos_val_8_i_V_5_4_reg_45363),
    .din12(hw_cos_val_8_i_V_5_4_reg_45363),
    .din13(hw_cos_val_8_i_V_5_4_reg_45363),
    .din14(hw_cos_val_8_i_V_5_4_reg_45363),
    .din15(hw_cos_val_8_i_V_5_4_reg_45363),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_5_5_fu_33575_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U199(
    .din0(hw_cos_val_8_i_V_6_4_reg_45382),
    .din1(hw_cos_val_8_i_V_6_4_reg_45382),
    .din2(hw_cos_val_8_i_V_6_4_reg_45382),
    .din3(hw_cos_val_8_i_V_6_4_reg_45382),
    .din4(hw_cos_val_8_i_V_6_4_reg_45382),
    .din5(hw_cos_val_8_i_V_6_4_reg_45382),
    .din6(sext_ln647_10_fu_33462_p1),
    .din7(hw_cos_val_8_i_V_6_4_reg_45382),
    .din8(hw_cos_val_8_i_V_6_4_reg_45382),
    .din9(hw_cos_val_8_i_V_6_4_reg_45382),
    .din10(hw_cos_val_8_i_V_6_4_reg_45382),
    .din11(hw_cos_val_8_i_V_6_4_reg_45382),
    .din12(hw_cos_val_8_i_V_6_4_reg_45382),
    .din13(hw_cos_val_8_i_V_6_4_reg_45382),
    .din14(hw_cos_val_8_i_V_6_4_reg_45382),
    .din15(hw_cos_val_8_i_V_6_4_reg_45382),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_6_5_fu_33597_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U200(
    .din0(hw_cos_val_8_i_V_7_4_reg_45401),
    .din1(hw_cos_val_8_i_V_7_4_reg_45401),
    .din2(hw_cos_val_8_i_V_7_4_reg_45401),
    .din3(hw_cos_val_8_i_V_7_4_reg_45401),
    .din4(hw_cos_val_8_i_V_7_4_reg_45401),
    .din5(hw_cos_val_8_i_V_7_4_reg_45401),
    .din6(hw_cos_val_8_i_V_7_4_reg_45401),
    .din7(sext_ln647_10_fu_33462_p1),
    .din8(hw_cos_val_8_i_V_7_4_reg_45401),
    .din9(hw_cos_val_8_i_V_7_4_reg_45401),
    .din10(hw_cos_val_8_i_V_7_4_reg_45401),
    .din11(hw_cos_val_8_i_V_7_4_reg_45401),
    .din12(hw_cos_val_8_i_V_7_4_reg_45401),
    .din13(hw_cos_val_8_i_V_7_4_reg_45401),
    .din14(hw_cos_val_8_i_V_7_4_reg_45401),
    .din15(hw_cos_val_8_i_V_7_4_reg_45401),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_7_5_fu_33619_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U201(
    .din0(hw_cos_val_8_i_V_8_4_reg_45420),
    .din1(hw_cos_val_8_i_V_8_4_reg_45420),
    .din2(hw_cos_val_8_i_V_8_4_reg_45420),
    .din3(hw_cos_val_8_i_V_8_4_reg_45420),
    .din4(hw_cos_val_8_i_V_8_4_reg_45420),
    .din5(hw_cos_val_8_i_V_8_4_reg_45420),
    .din6(hw_cos_val_8_i_V_8_4_reg_45420),
    .din7(hw_cos_val_8_i_V_8_4_reg_45420),
    .din8(sext_ln647_10_fu_33462_p1),
    .din9(hw_cos_val_8_i_V_8_4_reg_45420),
    .din10(hw_cos_val_8_i_V_8_4_reg_45420),
    .din11(hw_cos_val_8_i_V_8_4_reg_45420),
    .din12(hw_cos_val_8_i_V_8_4_reg_45420),
    .din13(hw_cos_val_8_i_V_8_4_reg_45420),
    .din14(hw_cos_val_8_i_V_8_4_reg_45420),
    .din15(hw_cos_val_8_i_V_8_4_reg_45420),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_8_5_fu_33641_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U202(
    .din0(hw_cos_val_8_i_V_9_4_reg_45439),
    .din1(hw_cos_val_8_i_V_9_4_reg_45439),
    .din2(hw_cos_val_8_i_V_9_4_reg_45439),
    .din3(hw_cos_val_8_i_V_9_4_reg_45439),
    .din4(hw_cos_val_8_i_V_9_4_reg_45439),
    .din5(hw_cos_val_8_i_V_9_4_reg_45439),
    .din6(hw_cos_val_8_i_V_9_4_reg_45439),
    .din7(hw_cos_val_8_i_V_9_4_reg_45439),
    .din8(hw_cos_val_8_i_V_9_4_reg_45439),
    .din9(sext_ln647_10_fu_33462_p1),
    .din10(hw_cos_val_8_i_V_9_4_reg_45439),
    .din11(hw_cos_val_8_i_V_9_4_reg_45439),
    .din12(hw_cos_val_8_i_V_9_4_reg_45439),
    .din13(hw_cos_val_8_i_V_9_4_reg_45439),
    .din14(hw_cos_val_8_i_V_9_4_reg_45439),
    .din15(hw_cos_val_8_i_V_9_4_reg_45439),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_9_5_fu_33663_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U203(
    .din0(hw_cos_val_8_i_V_10_4_reg_45458),
    .din1(hw_cos_val_8_i_V_10_4_reg_45458),
    .din2(hw_cos_val_8_i_V_10_4_reg_45458),
    .din3(hw_cos_val_8_i_V_10_4_reg_45458),
    .din4(hw_cos_val_8_i_V_10_4_reg_45458),
    .din5(hw_cos_val_8_i_V_10_4_reg_45458),
    .din6(hw_cos_val_8_i_V_10_4_reg_45458),
    .din7(hw_cos_val_8_i_V_10_4_reg_45458),
    .din8(hw_cos_val_8_i_V_10_4_reg_45458),
    .din9(hw_cos_val_8_i_V_10_4_reg_45458),
    .din10(sext_ln647_10_fu_33462_p1),
    .din11(hw_cos_val_8_i_V_10_4_reg_45458),
    .din12(hw_cos_val_8_i_V_10_4_reg_45458),
    .din13(hw_cos_val_8_i_V_10_4_reg_45458),
    .din14(hw_cos_val_8_i_V_10_4_reg_45458),
    .din15(hw_cos_val_8_i_V_10_4_reg_45458),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_10_5_fu_33685_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U204(
    .din0(hw_cos_val_8_i_V_11_4_reg_45477),
    .din1(hw_cos_val_8_i_V_11_4_reg_45477),
    .din2(hw_cos_val_8_i_V_11_4_reg_45477),
    .din3(hw_cos_val_8_i_V_11_4_reg_45477),
    .din4(hw_cos_val_8_i_V_11_4_reg_45477),
    .din5(hw_cos_val_8_i_V_11_4_reg_45477),
    .din6(hw_cos_val_8_i_V_11_4_reg_45477),
    .din7(hw_cos_val_8_i_V_11_4_reg_45477),
    .din8(hw_cos_val_8_i_V_11_4_reg_45477),
    .din9(hw_cos_val_8_i_V_11_4_reg_45477),
    .din10(hw_cos_val_8_i_V_11_4_reg_45477),
    .din11(sext_ln647_10_fu_33462_p1),
    .din12(hw_cos_val_8_i_V_11_4_reg_45477),
    .din13(hw_cos_val_8_i_V_11_4_reg_45477),
    .din14(hw_cos_val_8_i_V_11_4_reg_45477),
    .din15(hw_cos_val_8_i_V_11_4_reg_45477),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_11_5_fu_33707_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U205(
    .din0(hw_cos_val_8_i_V_12_4_reg_45496),
    .din1(hw_cos_val_8_i_V_12_4_reg_45496),
    .din2(hw_cos_val_8_i_V_12_4_reg_45496),
    .din3(hw_cos_val_8_i_V_12_4_reg_45496),
    .din4(hw_cos_val_8_i_V_12_4_reg_45496),
    .din5(hw_cos_val_8_i_V_12_4_reg_45496),
    .din6(hw_cos_val_8_i_V_12_4_reg_45496),
    .din7(hw_cos_val_8_i_V_12_4_reg_45496),
    .din8(hw_cos_val_8_i_V_12_4_reg_45496),
    .din9(hw_cos_val_8_i_V_12_4_reg_45496),
    .din10(hw_cos_val_8_i_V_12_4_reg_45496),
    .din11(hw_cos_val_8_i_V_12_4_reg_45496),
    .din12(sext_ln647_10_fu_33462_p1),
    .din13(hw_cos_val_8_i_V_12_4_reg_45496),
    .din14(hw_cos_val_8_i_V_12_4_reg_45496),
    .din15(hw_cos_val_8_i_V_12_4_reg_45496),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_12_5_fu_33729_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U206(
    .din0(hw_cos_val_8_i_V_13_4_reg_45515),
    .din1(hw_cos_val_8_i_V_13_4_reg_45515),
    .din2(hw_cos_val_8_i_V_13_4_reg_45515),
    .din3(hw_cos_val_8_i_V_13_4_reg_45515),
    .din4(hw_cos_val_8_i_V_13_4_reg_45515),
    .din5(hw_cos_val_8_i_V_13_4_reg_45515),
    .din6(hw_cos_val_8_i_V_13_4_reg_45515),
    .din7(hw_cos_val_8_i_V_13_4_reg_45515),
    .din8(hw_cos_val_8_i_V_13_4_reg_45515),
    .din9(hw_cos_val_8_i_V_13_4_reg_45515),
    .din10(hw_cos_val_8_i_V_13_4_reg_45515),
    .din11(hw_cos_val_8_i_V_13_4_reg_45515),
    .din12(hw_cos_val_8_i_V_13_4_reg_45515),
    .din13(sext_ln647_10_fu_33462_p1),
    .din14(hw_cos_val_8_i_V_13_4_reg_45515),
    .din15(hw_cos_val_8_i_V_13_4_reg_45515),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_13_5_fu_33751_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U207(
    .din0(hw_cos_val_8_i_V_14_4_reg_45534),
    .din1(hw_cos_val_8_i_V_14_4_reg_45534),
    .din2(hw_cos_val_8_i_V_14_4_reg_45534),
    .din3(hw_cos_val_8_i_V_14_4_reg_45534),
    .din4(hw_cos_val_8_i_V_14_4_reg_45534),
    .din5(hw_cos_val_8_i_V_14_4_reg_45534),
    .din6(hw_cos_val_8_i_V_14_4_reg_45534),
    .din7(hw_cos_val_8_i_V_14_4_reg_45534),
    .din8(hw_cos_val_8_i_V_14_4_reg_45534),
    .din9(hw_cos_val_8_i_V_14_4_reg_45534),
    .din10(hw_cos_val_8_i_V_14_4_reg_45534),
    .din11(hw_cos_val_8_i_V_14_4_reg_45534),
    .din12(hw_cos_val_8_i_V_14_4_reg_45534),
    .din13(hw_cos_val_8_i_V_14_4_reg_45534),
    .din14(sext_ln647_10_fu_33462_p1),
    .din15(hw_cos_val_8_i_V_14_4_reg_45534),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_14_5_fu_33773_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U208(
    .din0(hw_cos_val_8_i_V_15_4_reg_45553),
    .din1(hw_cos_val_8_i_V_15_4_reg_45553),
    .din2(hw_cos_val_8_i_V_15_4_reg_45553),
    .din3(hw_cos_val_8_i_V_15_4_reg_45553),
    .din4(hw_cos_val_8_i_V_15_4_reg_45553),
    .din5(hw_cos_val_8_i_V_15_4_reg_45553),
    .din6(hw_cos_val_8_i_V_15_4_reg_45553),
    .din7(hw_cos_val_8_i_V_15_4_reg_45553),
    .din8(hw_cos_val_8_i_V_15_4_reg_45553),
    .din9(hw_cos_val_8_i_V_15_4_reg_45553),
    .din10(hw_cos_val_8_i_V_15_4_reg_45553),
    .din11(hw_cos_val_8_i_V_15_4_reg_45553),
    .din12(hw_cos_val_8_i_V_15_4_reg_45553),
    .din13(hw_cos_val_8_i_V_15_4_reg_45553),
    .din14(hw_cos_val_8_i_V_15_4_reg_45553),
    .din15(sext_ln647_10_fu_33462_p1),
    .din16(cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_15_5_fu_33795_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U209(
    .din0(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din1(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din2(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din3(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din4(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din5(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din6(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din7(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din8(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din9(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din10(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din11(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din12(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din13(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din14(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din15(hw_cos_val_8_i_V_0_5_fu_33465_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_0_6_fu_33817_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U210(
    .din0(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din1(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din2(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din3(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din4(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din5(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din6(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din7(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din8(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din9(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din10(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din11(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din12(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din13(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din14(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din15(hw_cos_val_8_i_V_1_5_fu_33487_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_1_6_fu_33853_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U211(
    .din0(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din1(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din2(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din3(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din4(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din5(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din6(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din7(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din8(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din9(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din10(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din11(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din12(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din13(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din14(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din15(hw_cos_val_8_i_V_2_5_fu_33509_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_2_6_fu_33889_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U212(
    .din0(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din1(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din2(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din3(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din4(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din5(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din6(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din7(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din8(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din9(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din10(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din11(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din12(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din13(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din14(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din15(hw_cos_val_8_i_V_3_5_fu_33531_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_3_6_fu_33925_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U213(
    .din0(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din1(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din2(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din3(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din4(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din5(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din6(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din7(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din8(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din9(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din10(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din11(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din12(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din13(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din14(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din15(hw_cos_val_8_i_V_4_5_fu_33553_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_4_6_fu_33961_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U214(
    .din0(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din1(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din2(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din3(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din4(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din5(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din6(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din7(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din8(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din9(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din10(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din11(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din12(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din13(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din14(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din15(hw_cos_val_8_i_V_5_5_fu_33575_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_5_6_fu_33997_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U215(
    .din0(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din1(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din2(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din3(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din4(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din5(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din6(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din7(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din8(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din9(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din10(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din11(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din12(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din13(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din14(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din15(hw_cos_val_8_i_V_6_5_fu_33597_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_6_6_fu_34033_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U216(
    .din0(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din1(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din2(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din3(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din4(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din5(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din6(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din7(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din8(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din9(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din10(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din11(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din12(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din13(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din14(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din15(hw_cos_val_8_i_V_7_5_fu_33619_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_7_6_fu_34069_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U217(
    .din0(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din1(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din2(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din3(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din4(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din5(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din6(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din7(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din8(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din9(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din10(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din11(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din12(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din13(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din14(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din15(hw_cos_val_8_i_V_8_5_fu_33641_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_8_6_fu_34105_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U218(
    .din0(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din1(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din2(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din3(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din4(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din5(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din6(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din7(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din8(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din9(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din10(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din11(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din12(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din13(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din14(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din15(hw_cos_val_8_i_V_9_5_fu_33663_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_9_6_fu_34141_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U219(
    .din0(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din1(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din2(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din3(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din4(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din5(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din6(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din7(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din8(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din9(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din10(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din11(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din12(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din13(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din14(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din15(hw_cos_val_8_i_V_10_5_fu_33685_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_10_6_fu_34177_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U220(
    .din0(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din1(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din2(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din3(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din4(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din5(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din6(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din7(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din8(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din9(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din10(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din11(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din12(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din13(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din14(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din15(hw_cos_val_8_i_V_11_5_fu_33707_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_11_6_fu_34213_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U221(
    .din0(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din1(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din2(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din3(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din4(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din5(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din6(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din7(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din8(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din9(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din10(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din11(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din12(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din13(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din14(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din15(hw_cos_val_8_i_V_12_5_fu_33729_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_12_6_fu_34249_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U222(
    .din0(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din1(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din2(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din3(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din4(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din5(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din6(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din7(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din8(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din9(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din10(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din11(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din12(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din13(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din14(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din15(hw_cos_val_8_i_V_13_5_fu_33751_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_13_6_fu_34285_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U223(
    .din0(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din1(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din2(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din3(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din4(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din5(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din6(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din7(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din8(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din9(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din10(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din11(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din12(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din13(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din14(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din15(hw_cos_val_8_i_V_14_5_fu_33773_p18),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_14_6_fu_34321_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U224(
    .din0(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din1(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din2(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din3(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din4(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din5(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din6(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din7(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din8(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din9(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din10(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din11(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din12(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din13(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din14(hw_cos_val_8_i_V_15_5_fu_33795_p18),
    .din15(trunc_ln647_11_reg_44784_pp0_iter4_reg),
    .din16(cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_15_6_fu_34357_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U225(
    .din0(sext_ln647_11_fu_34393_p1),
    .din1(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din2(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din3(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din4(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din5(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din6(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din7(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din8(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din9(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din10(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din11(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din12(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din13(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din14(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din15(hw_cos_val_8_i_V_0_6_fu_33817_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_0_7_fu_34396_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U226(
    .din0(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din1(sext_ln647_11_fu_34393_p1),
    .din2(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din3(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din4(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din5(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din6(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din7(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din8(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din9(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din10(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din11(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din12(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din13(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din14(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din15(hw_cos_val_8_i_V_1_6_fu_33853_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_1_7_fu_34433_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U227(
    .din0(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din1(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din2(sext_ln647_11_fu_34393_p1),
    .din3(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din4(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din5(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din6(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din7(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din8(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din9(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din10(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din11(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din12(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din13(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din14(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din15(hw_cos_val_8_i_V_2_6_fu_33889_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_2_7_fu_34470_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U228(
    .din0(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din1(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din2(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din3(sext_ln647_11_fu_34393_p1),
    .din4(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din5(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din6(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din7(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din8(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din9(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din10(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din11(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din12(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din13(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din14(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din15(hw_cos_val_8_i_V_3_6_fu_33925_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_3_7_fu_34507_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U229(
    .din0(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din1(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din2(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din3(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din4(sext_ln647_11_fu_34393_p1),
    .din5(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din6(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din7(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din8(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din9(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din10(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din11(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din12(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din13(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din14(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din15(hw_cos_val_8_i_V_4_6_fu_33961_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_4_7_fu_34544_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U230(
    .din0(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din1(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din2(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din3(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din4(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din5(sext_ln647_11_fu_34393_p1),
    .din6(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din7(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din8(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din9(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din10(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din11(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din12(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din13(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din14(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din15(hw_cos_val_8_i_V_5_6_fu_33997_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_5_7_fu_34581_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U231(
    .din0(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din1(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din2(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din3(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din4(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din5(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din6(sext_ln647_11_fu_34393_p1),
    .din7(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din8(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din9(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din10(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din11(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din12(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din13(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din14(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din15(hw_cos_val_8_i_V_6_6_fu_34033_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_6_7_fu_34618_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U232(
    .din0(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din1(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din2(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din3(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din4(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din5(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din6(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din7(sext_ln647_11_fu_34393_p1),
    .din8(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din9(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din10(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din11(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din12(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din13(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din14(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din15(hw_cos_val_8_i_V_7_6_fu_34069_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_7_7_fu_34655_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U233(
    .din0(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din1(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din2(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din3(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din4(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din5(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din6(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din7(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din8(sext_ln647_11_fu_34393_p1),
    .din9(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din10(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din11(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din12(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din13(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din14(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din15(hw_cos_val_8_i_V_8_6_fu_34105_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_8_7_fu_34692_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U234(
    .din0(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din1(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din2(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din3(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din4(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din5(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din6(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din7(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din8(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din9(sext_ln647_11_fu_34393_p1),
    .din10(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din11(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din12(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din13(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din14(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din15(hw_cos_val_8_i_V_9_6_fu_34141_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_9_7_fu_34729_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U235(
    .din0(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din1(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din2(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din3(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din4(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din5(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din6(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din7(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din8(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din9(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din10(sext_ln647_11_fu_34393_p1),
    .din11(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din12(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din13(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din14(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din15(hw_cos_val_8_i_V_10_6_fu_34177_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_10_7_fu_34766_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U236(
    .din0(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din1(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din2(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din3(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din4(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din5(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din6(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din7(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din8(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din9(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din10(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din11(sext_ln647_11_fu_34393_p1),
    .din12(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din13(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din14(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din15(hw_cos_val_8_i_V_11_6_fu_34213_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_11_7_fu_34803_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U237(
    .din0(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din1(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din2(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din3(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din4(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din5(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din6(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din7(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din8(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din9(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din10(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din11(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din12(sext_ln647_11_fu_34393_p1),
    .din13(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din14(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din15(hw_cos_val_8_i_V_12_6_fu_34249_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_12_7_fu_34840_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U238(
    .din0(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din1(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din2(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din3(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din4(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din5(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din6(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din7(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din8(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din9(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din10(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din11(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din12(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din13(sext_ln647_11_fu_34393_p1),
    .din14(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din15(hw_cos_val_8_i_V_13_6_fu_34285_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_13_7_fu_34877_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U239(
    .din0(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din1(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din2(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din3(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din4(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din5(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din6(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din7(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din8(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din9(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din10(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din11(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din12(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din13(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din14(sext_ln647_11_fu_34393_p1),
    .din15(hw_cos_val_8_i_V_14_6_fu_34321_p18),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_14_7_fu_34914_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U240(
    .din0(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din1(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din2(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din3(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din4(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din5(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din6(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din7(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din8(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din9(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din10(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din11(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din12(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din13(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din14(hw_cos_val_8_i_V_15_6_fu_34357_p18),
    .din15(sext_ln647_11_fu_34393_p1),
    .din16(cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_15_7_fu_34951_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U241(
    .din0(trunc_ln647_12_reg_45577),
    .din1(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din2(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din3(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din4(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din5(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din6(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din7(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din8(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din9(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din10(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din11(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din12(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din13(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din14(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din15(hw_cos_val_8_i_V_0_7_fu_34396_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_0_8_fu_34988_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U242(
    .din0(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din1(trunc_ln647_12_reg_45577),
    .din2(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din3(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din4(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din5(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din6(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din7(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din8(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din9(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din10(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din11(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din12(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din13(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din14(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din15(hw_cos_val_8_i_V_1_7_fu_34433_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_1_8_fu_35024_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U243(
    .din0(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din1(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din2(trunc_ln647_12_reg_45577),
    .din3(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din4(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din5(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din6(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din7(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din8(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din9(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din10(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din11(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din12(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din13(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din14(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din15(hw_cos_val_8_i_V_2_7_fu_34470_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_2_8_fu_35060_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U244(
    .din0(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din1(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din2(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din3(trunc_ln647_12_reg_45577),
    .din4(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din5(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din6(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din7(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din8(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din9(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din10(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din11(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din12(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din13(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din14(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din15(hw_cos_val_8_i_V_3_7_fu_34507_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_3_8_fu_35096_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U245(
    .din0(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din1(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din2(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din3(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din4(trunc_ln647_12_reg_45577),
    .din5(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din6(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din7(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din8(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din9(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din10(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din11(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din12(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din13(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din14(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din15(hw_cos_val_8_i_V_4_7_fu_34544_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_4_8_fu_35132_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U246(
    .din0(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din1(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din2(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din3(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din4(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din5(trunc_ln647_12_reg_45577),
    .din6(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din7(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din8(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din9(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din10(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din11(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din12(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din13(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din14(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din15(hw_cos_val_8_i_V_5_7_fu_34581_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_5_8_fu_35168_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U247(
    .din0(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din1(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din2(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din3(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din4(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din5(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din6(trunc_ln647_12_reg_45577),
    .din7(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din8(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din9(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din10(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din11(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din12(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din13(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din14(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din15(hw_cos_val_8_i_V_6_7_fu_34618_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_6_8_fu_35204_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U248(
    .din0(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din1(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din2(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din3(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din4(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din5(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din6(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din7(trunc_ln647_12_reg_45577),
    .din8(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din9(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din10(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din11(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din12(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din13(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din14(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din15(hw_cos_val_8_i_V_7_7_fu_34655_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_7_8_fu_35240_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U249(
    .din0(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din1(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din2(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din3(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din4(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din5(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din6(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din7(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din8(trunc_ln647_12_reg_45577),
    .din9(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din10(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din11(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din12(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din13(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din14(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din15(hw_cos_val_8_i_V_8_7_fu_34692_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_8_8_fu_35276_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U250(
    .din0(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din1(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din2(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din3(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din4(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din5(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din6(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din7(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din8(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din9(trunc_ln647_12_reg_45577),
    .din10(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din11(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din12(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din13(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din14(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din15(hw_cos_val_8_i_V_9_7_fu_34729_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_9_8_fu_35312_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U251(
    .din0(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din1(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din2(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din3(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din4(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din5(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din6(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din7(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din8(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din9(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din10(trunc_ln647_12_reg_45577),
    .din11(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din12(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din13(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din14(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din15(hw_cos_val_8_i_V_10_7_fu_34766_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_10_8_fu_35348_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U252(
    .din0(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din1(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din2(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din3(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din4(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din5(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din6(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din7(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din8(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din9(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din10(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din11(trunc_ln647_12_reg_45577),
    .din12(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din13(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din14(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din15(hw_cos_val_8_i_V_11_7_fu_34803_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_11_8_fu_35384_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U253(
    .din0(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din1(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din2(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din3(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din4(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din5(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din6(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din7(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din8(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din9(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din10(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din11(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din12(trunc_ln647_12_reg_45577),
    .din13(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din14(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din15(hw_cos_val_8_i_V_12_7_fu_34840_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_12_8_fu_35420_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U254(
    .din0(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din1(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din2(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din3(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din4(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din5(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din6(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din7(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din8(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din9(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din10(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din11(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din12(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din13(trunc_ln647_12_reg_45577),
    .din14(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din15(hw_cos_val_8_i_V_13_7_fu_34877_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_13_8_fu_35456_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U255(
    .din0(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din1(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din2(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din3(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din4(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din5(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din6(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din7(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din8(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din9(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din10(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din11(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din12(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din13(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din14(trunc_ln647_12_reg_45577),
    .din15(hw_cos_val_8_i_V_14_7_fu_34914_p18),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_14_8_fu_35492_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U256(
    .din0(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din1(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din2(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din3(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din4(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din5(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din6(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din7(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din8(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din9(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din10(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din11(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din12(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din13(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din14(hw_cos_val_8_i_V_15_7_fu_34951_p18),
    .din15(trunc_ln647_12_reg_45577),
    .din16(cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg),
    .dout(hw_cos_val_8_i_V_15_8_fu_35528_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U257(
    .din0(sext_ln647_4_fu_35593_p1),
    .din1(hw_sin_val_8_i_V_0_8_reg_45682),
    .din2(hw_sin_val_8_i_V_0_8_reg_45682),
    .din3(hw_sin_val_8_i_V_0_8_reg_45682),
    .din4(hw_sin_val_8_i_V_0_8_reg_45682),
    .din5(hw_sin_val_8_i_V_0_8_reg_45682),
    .din6(hw_sin_val_8_i_V_0_8_reg_45682),
    .din7(hw_sin_val_8_i_V_0_8_reg_45682),
    .din8(hw_sin_val_8_i_V_0_8_reg_45682),
    .din9(hw_sin_val_8_i_V_0_8_reg_45682),
    .din10(hw_sin_val_8_i_V_0_8_reg_45682),
    .din11(hw_sin_val_8_i_V_0_8_reg_45682),
    .din12(hw_sin_val_8_i_V_0_8_reg_45682),
    .din13(hw_sin_val_8_i_V_0_8_reg_45682),
    .din14(hw_sin_val_8_i_V_0_8_reg_45682),
    .din15(hw_sin_val_8_i_V_0_8_reg_45682),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_0_9_fu_35596_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U258(
    .din0(hw_sin_val_8_i_V_1_8_reg_45701),
    .din1(sext_ln647_4_fu_35593_p1),
    .din2(hw_sin_val_8_i_V_1_8_reg_45701),
    .din3(hw_sin_val_8_i_V_1_8_reg_45701),
    .din4(hw_sin_val_8_i_V_1_8_reg_45701),
    .din5(hw_sin_val_8_i_V_1_8_reg_45701),
    .din6(hw_sin_val_8_i_V_1_8_reg_45701),
    .din7(hw_sin_val_8_i_V_1_8_reg_45701),
    .din8(hw_sin_val_8_i_V_1_8_reg_45701),
    .din9(hw_sin_val_8_i_V_1_8_reg_45701),
    .din10(hw_sin_val_8_i_V_1_8_reg_45701),
    .din11(hw_sin_val_8_i_V_1_8_reg_45701),
    .din12(hw_sin_val_8_i_V_1_8_reg_45701),
    .din13(hw_sin_val_8_i_V_1_8_reg_45701),
    .din14(hw_sin_val_8_i_V_1_8_reg_45701),
    .din15(hw_sin_val_8_i_V_1_8_reg_45701),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_1_9_fu_35618_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U259(
    .din0(hw_sin_val_8_i_V_2_8_reg_45720),
    .din1(hw_sin_val_8_i_V_2_8_reg_45720),
    .din2(sext_ln647_4_fu_35593_p1),
    .din3(hw_sin_val_8_i_V_2_8_reg_45720),
    .din4(hw_sin_val_8_i_V_2_8_reg_45720),
    .din5(hw_sin_val_8_i_V_2_8_reg_45720),
    .din6(hw_sin_val_8_i_V_2_8_reg_45720),
    .din7(hw_sin_val_8_i_V_2_8_reg_45720),
    .din8(hw_sin_val_8_i_V_2_8_reg_45720),
    .din9(hw_sin_val_8_i_V_2_8_reg_45720),
    .din10(hw_sin_val_8_i_V_2_8_reg_45720),
    .din11(hw_sin_val_8_i_V_2_8_reg_45720),
    .din12(hw_sin_val_8_i_V_2_8_reg_45720),
    .din13(hw_sin_val_8_i_V_2_8_reg_45720),
    .din14(hw_sin_val_8_i_V_2_8_reg_45720),
    .din15(hw_sin_val_8_i_V_2_8_reg_45720),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_2_9_fu_35640_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U260(
    .din0(hw_sin_val_8_i_V_3_8_reg_45739),
    .din1(hw_sin_val_8_i_V_3_8_reg_45739),
    .din2(hw_sin_val_8_i_V_3_8_reg_45739),
    .din3(sext_ln647_4_fu_35593_p1),
    .din4(hw_sin_val_8_i_V_3_8_reg_45739),
    .din5(hw_sin_val_8_i_V_3_8_reg_45739),
    .din6(hw_sin_val_8_i_V_3_8_reg_45739),
    .din7(hw_sin_val_8_i_V_3_8_reg_45739),
    .din8(hw_sin_val_8_i_V_3_8_reg_45739),
    .din9(hw_sin_val_8_i_V_3_8_reg_45739),
    .din10(hw_sin_val_8_i_V_3_8_reg_45739),
    .din11(hw_sin_val_8_i_V_3_8_reg_45739),
    .din12(hw_sin_val_8_i_V_3_8_reg_45739),
    .din13(hw_sin_val_8_i_V_3_8_reg_45739),
    .din14(hw_sin_val_8_i_V_3_8_reg_45739),
    .din15(hw_sin_val_8_i_V_3_8_reg_45739),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_3_9_fu_35662_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U261(
    .din0(hw_sin_val_8_i_V_4_8_reg_45758),
    .din1(hw_sin_val_8_i_V_4_8_reg_45758),
    .din2(hw_sin_val_8_i_V_4_8_reg_45758),
    .din3(hw_sin_val_8_i_V_4_8_reg_45758),
    .din4(sext_ln647_4_fu_35593_p1),
    .din5(hw_sin_val_8_i_V_4_8_reg_45758),
    .din6(hw_sin_val_8_i_V_4_8_reg_45758),
    .din7(hw_sin_val_8_i_V_4_8_reg_45758),
    .din8(hw_sin_val_8_i_V_4_8_reg_45758),
    .din9(hw_sin_val_8_i_V_4_8_reg_45758),
    .din10(hw_sin_val_8_i_V_4_8_reg_45758),
    .din11(hw_sin_val_8_i_V_4_8_reg_45758),
    .din12(hw_sin_val_8_i_V_4_8_reg_45758),
    .din13(hw_sin_val_8_i_V_4_8_reg_45758),
    .din14(hw_sin_val_8_i_V_4_8_reg_45758),
    .din15(hw_sin_val_8_i_V_4_8_reg_45758),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_4_9_fu_35684_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U262(
    .din0(hw_sin_val_8_i_V_5_8_reg_45777),
    .din1(hw_sin_val_8_i_V_5_8_reg_45777),
    .din2(hw_sin_val_8_i_V_5_8_reg_45777),
    .din3(hw_sin_val_8_i_V_5_8_reg_45777),
    .din4(hw_sin_val_8_i_V_5_8_reg_45777),
    .din5(sext_ln647_4_fu_35593_p1),
    .din6(hw_sin_val_8_i_V_5_8_reg_45777),
    .din7(hw_sin_val_8_i_V_5_8_reg_45777),
    .din8(hw_sin_val_8_i_V_5_8_reg_45777),
    .din9(hw_sin_val_8_i_V_5_8_reg_45777),
    .din10(hw_sin_val_8_i_V_5_8_reg_45777),
    .din11(hw_sin_val_8_i_V_5_8_reg_45777),
    .din12(hw_sin_val_8_i_V_5_8_reg_45777),
    .din13(hw_sin_val_8_i_V_5_8_reg_45777),
    .din14(hw_sin_val_8_i_V_5_8_reg_45777),
    .din15(hw_sin_val_8_i_V_5_8_reg_45777),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_5_9_fu_35706_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U263(
    .din0(hw_sin_val_8_i_V_6_8_reg_45796),
    .din1(hw_sin_val_8_i_V_6_8_reg_45796),
    .din2(hw_sin_val_8_i_V_6_8_reg_45796),
    .din3(hw_sin_val_8_i_V_6_8_reg_45796),
    .din4(hw_sin_val_8_i_V_6_8_reg_45796),
    .din5(hw_sin_val_8_i_V_6_8_reg_45796),
    .din6(sext_ln647_4_fu_35593_p1),
    .din7(hw_sin_val_8_i_V_6_8_reg_45796),
    .din8(hw_sin_val_8_i_V_6_8_reg_45796),
    .din9(hw_sin_val_8_i_V_6_8_reg_45796),
    .din10(hw_sin_val_8_i_V_6_8_reg_45796),
    .din11(hw_sin_val_8_i_V_6_8_reg_45796),
    .din12(hw_sin_val_8_i_V_6_8_reg_45796),
    .din13(hw_sin_val_8_i_V_6_8_reg_45796),
    .din14(hw_sin_val_8_i_V_6_8_reg_45796),
    .din15(hw_sin_val_8_i_V_6_8_reg_45796),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_6_9_fu_35728_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U264(
    .din0(hw_sin_val_8_i_V_7_8_reg_45815),
    .din1(hw_sin_val_8_i_V_7_8_reg_45815),
    .din2(hw_sin_val_8_i_V_7_8_reg_45815),
    .din3(hw_sin_val_8_i_V_7_8_reg_45815),
    .din4(hw_sin_val_8_i_V_7_8_reg_45815),
    .din5(hw_sin_val_8_i_V_7_8_reg_45815),
    .din6(hw_sin_val_8_i_V_7_8_reg_45815),
    .din7(sext_ln647_4_fu_35593_p1),
    .din8(hw_sin_val_8_i_V_7_8_reg_45815),
    .din9(hw_sin_val_8_i_V_7_8_reg_45815),
    .din10(hw_sin_val_8_i_V_7_8_reg_45815),
    .din11(hw_sin_val_8_i_V_7_8_reg_45815),
    .din12(hw_sin_val_8_i_V_7_8_reg_45815),
    .din13(hw_sin_val_8_i_V_7_8_reg_45815),
    .din14(hw_sin_val_8_i_V_7_8_reg_45815),
    .din15(hw_sin_val_8_i_V_7_8_reg_45815),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_7_9_fu_35750_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U265(
    .din0(hw_sin_val_8_i_V_8_8_reg_45834),
    .din1(hw_sin_val_8_i_V_8_8_reg_45834),
    .din2(hw_sin_val_8_i_V_8_8_reg_45834),
    .din3(hw_sin_val_8_i_V_8_8_reg_45834),
    .din4(hw_sin_val_8_i_V_8_8_reg_45834),
    .din5(hw_sin_val_8_i_V_8_8_reg_45834),
    .din6(hw_sin_val_8_i_V_8_8_reg_45834),
    .din7(hw_sin_val_8_i_V_8_8_reg_45834),
    .din8(sext_ln647_4_fu_35593_p1),
    .din9(hw_sin_val_8_i_V_8_8_reg_45834),
    .din10(hw_sin_val_8_i_V_8_8_reg_45834),
    .din11(hw_sin_val_8_i_V_8_8_reg_45834),
    .din12(hw_sin_val_8_i_V_8_8_reg_45834),
    .din13(hw_sin_val_8_i_V_8_8_reg_45834),
    .din14(hw_sin_val_8_i_V_8_8_reg_45834),
    .din15(hw_sin_val_8_i_V_8_8_reg_45834),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_8_9_fu_35772_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U266(
    .din0(hw_sin_val_8_i_V_9_8_reg_45853),
    .din1(hw_sin_val_8_i_V_9_8_reg_45853),
    .din2(hw_sin_val_8_i_V_9_8_reg_45853),
    .din3(hw_sin_val_8_i_V_9_8_reg_45853),
    .din4(hw_sin_val_8_i_V_9_8_reg_45853),
    .din5(hw_sin_val_8_i_V_9_8_reg_45853),
    .din6(hw_sin_val_8_i_V_9_8_reg_45853),
    .din7(hw_sin_val_8_i_V_9_8_reg_45853),
    .din8(hw_sin_val_8_i_V_9_8_reg_45853),
    .din9(sext_ln647_4_fu_35593_p1),
    .din10(hw_sin_val_8_i_V_9_8_reg_45853),
    .din11(hw_sin_val_8_i_V_9_8_reg_45853),
    .din12(hw_sin_val_8_i_V_9_8_reg_45853),
    .din13(hw_sin_val_8_i_V_9_8_reg_45853),
    .din14(hw_sin_val_8_i_V_9_8_reg_45853),
    .din15(hw_sin_val_8_i_V_9_8_reg_45853),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_9_9_fu_35794_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U267(
    .din0(hw_sin_val_8_i_V_10_8_reg_45872),
    .din1(hw_sin_val_8_i_V_10_8_reg_45872),
    .din2(hw_sin_val_8_i_V_10_8_reg_45872),
    .din3(hw_sin_val_8_i_V_10_8_reg_45872),
    .din4(hw_sin_val_8_i_V_10_8_reg_45872),
    .din5(hw_sin_val_8_i_V_10_8_reg_45872),
    .din6(hw_sin_val_8_i_V_10_8_reg_45872),
    .din7(hw_sin_val_8_i_V_10_8_reg_45872),
    .din8(hw_sin_val_8_i_V_10_8_reg_45872),
    .din9(hw_sin_val_8_i_V_10_8_reg_45872),
    .din10(sext_ln647_4_fu_35593_p1),
    .din11(hw_sin_val_8_i_V_10_8_reg_45872),
    .din12(hw_sin_val_8_i_V_10_8_reg_45872),
    .din13(hw_sin_val_8_i_V_10_8_reg_45872),
    .din14(hw_sin_val_8_i_V_10_8_reg_45872),
    .din15(hw_sin_val_8_i_V_10_8_reg_45872),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_10_9_fu_35816_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U268(
    .din0(hw_sin_val_8_i_V_11_8_reg_45891),
    .din1(hw_sin_val_8_i_V_11_8_reg_45891),
    .din2(hw_sin_val_8_i_V_11_8_reg_45891),
    .din3(hw_sin_val_8_i_V_11_8_reg_45891),
    .din4(hw_sin_val_8_i_V_11_8_reg_45891),
    .din5(hw_sin_val_8_i_V_11_8_reg_45891),
    .din6(hw_sin_val_8_i_V_11_8_reg_45891),
    .din7(hw_sin_val_8_i_V_11_8_reg_45891),
    .din8(hw_sin_val_8_i_V_11_8_reg_45891),
    .din9(hw_sin_val_8_i_V_11_8_reg_45891),
    .din10(hw_sin_val_8_i_V_11_8_reg_45891),
    .din11(sext_ln647_4_fu_35593_p1),
    .din12(hw_sin_val_8_i_V_11_8_reg_45891),
    .din13(hw_sin_val_8_i_V_11_8_reg_45891),
    .din14(hw_sin_val_8_i_V_11_8_reg_45891),
    .din15(hw_sin_val_8_i_V_11_8_reg_45891),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_11_9_fu_35838_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U269(
    .din0(hw_sin_val_8_i_V_12_8_reg_45910),
    .din1(hw_sin_val_8_i_V_12_8_reg_45910),
    .din2(hw_sin_val_8_i_V_12_8_reg_45910),
    .din3(hw_sin_val_8_i_V_12_8_reg_45910),
    .din4(hw_sin_val_8_i_V_12_8_reg_45910),
    .din5(hw_sin_val_8_i_V_12_8_reg_45910),
    .din6(hw_sin_val_8_i_V_12_8_reg_45910),
    .din7(hw_sin_val_8_i_V_12_8_reg_45910),
    .din8(hw_sin_val_8_i_V_12_8_reg_45910),
    .din9(hw_sin_val_8_i_V_12_8_reg_45910),
    .din10(hw_sin_val_8_i_V_12_8_reg_45910),
    .din11(hw_sin_val_8_i_V_12_8_reg_45910),
    .din12(sext_ln647_4_fu_35593_p1),
    .din13(hw_sin_val_8_i_V_12_8_reg_45910),
    .din14(hw_sin_val_8_i_V_12_8_reg_45910),
    .din15(hw_sin_val_8_i_V_12_8_reg_45910),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_12_9_fu_35860_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U270(
    .din0(hw_sin_val_8_i_V_13_8_reg_45929),
    .din1(hw_sin_val_8_i_V_13_8_reg_45929),
    .din2(hw_sin_val_8_i_V_13_8_reg_45929),
    .din3(hw_sin_val_8_i_V_13_8_reg_45929),
    .din4(hw_sin_val_8_i_V_13_8_reg_45929),
    .din5(hw_sin_val_8_i_V_13_8_reg_45929),
    .din6(hw_sin_val_8_i_V_13_8_reg_45929),
    .din7(hw_sin_val_8_i_V_13_8_reg_45929),
    .din8(hw_sin_val_8_i_V_13_8_reg_45929),
    .din9(hw_sin_val_8_i_V_13_8_reg_45929),
    .din10(hw_sin_val_8_i_V_13_8_reg_45929),
    .din11(hw_sin_val_8_i_V_13_8_reg_45929),
    .din12(hw_sin_val_8_i_V_13_8_reg_45929),
    .din13(sext_ln647_4_fu_35593_p1),
    .din14(hw_sin_val_8_i_V_13_8_reg_45929),
    .din15(hw_sin_val_8_i_V_13_8_reg_45929),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_13_9_fu_35882_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U271(
    .din0(hw_sin_val_8_i_V_14_8_reg_45948),
    .din1(hw_sin_val_8_i_V_14_8_reg_45948),
    .din2(hw_sin_val_8_i_V_14_8_reg_45948),
    .din3(hw_sin_val_8_i_V_14_8_reg_45948),
    .din4(hw_sin_val_8_i_V_14_8_reg_45948),
    .din5(hw_sin_val_8_i_V_14_8_reg_45948),
    .din6(hw_sin_val_8_i_V_14_8_reg_45948),
    .din7(hw_sin_val_8_i_V_14_8_reg_45948),
    .din8(hw_sin_val_8_i_V_14_8_reg_45948),
    .din9(hw_sin_val_8_i_V_14_8_reg_45948),
    .din10(hw_sin_val_8_i_V_14_8_reg_45948),
    .din11(hw_sin_val_8_i_V_14_8_reg_45948),
    .din12(hw_sin_val_8_i_V_14_8_reg_45948),
    .din13(hw_sin_val_8_i_V_14_8_reg_45948),
    .din14(sext_ln647_4_fu_35593_p1),
    .din15(hw_sin_val_8_i_V_14_8_reg_45948),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_14_9_fu_35904_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U272(
    .din0(hw_sin_val_8_i_V_15_8_reg_45967),
    .din1(hw_sin_val_8_i_V_15_8_reg_45967),
    .din2(hw_sin_val_8_i_V_15_8_reg_45967),
    .din3(hw_sin_val_8_i_V_15_8_reg_45967),
    .din4(hw_sin_val_8_i_V_15_8_reg_45967),
    .din5(hw_sin_val_8_i_V_15_8_reg_45967),
    .din6(hw_sin_val_8_i_V_15_8_reg_45967),
    .din7(hw_sin_val_8_i_V_15_8_reg_45967),
    .din8(hw_sin_val_8_i_V_15_8_reg_45967),
    .din9(hw_sin_val_8_i_V_15_8_reg_45967),
    .din10(hw_sin_val_8_i_V_15_8_reg_45967),
    .din11(hw_sin_val_8_i_V_15_8_reg_45967),
    .din12(hw_sin_val_8_i_V_15_8_reg_45967),
    .din13(hw_sin_val_8_i_V_15_8_reg_45967),
    .din14(hw_sin_val_8_i_V_15_8_reg_45967),
    .din15(sext_ln647_4_fu_35593_p1),
    .din16(sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_15_9_fu_35926_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U273(
    .din0(trunc_ln647_5_reg_45991),
    .din1(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din2(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din3(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din4(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din5(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din6(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din7(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din8(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din9(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din10(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din11(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din12(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din13(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din14(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din15(hw_sin_val_8_i_V_0_9_fu_35596_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_0_s_fu_35948_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U274(
    .din0(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din1(trunc_ln647_5_reg_45991),
    .din2(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din3(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din4(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din5(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din6(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din7(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din8(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din9(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din10(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din11(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din12(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din13(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din14(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din15(hw_sin_val_8_i_V_1_9_fu_35618_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_1_s_fu_35984_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U275(
    .din0(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din1(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din2(trunc_ln647_5_reg_45991),
    .din3(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din4(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din5(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din6(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din7(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din8(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din9(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din10(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din11(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din12(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din13(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din14(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din15(hw_sin_val_8_i_V_2_9_fu_35640_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_2_s_fu_36020_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U276(
    .din0(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din1(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din2(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din3(trunc_ln647_5_reg_45991),
    .din4(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din5(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din6(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din7(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din8(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din9(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din10(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din11(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din12(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din13(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din14(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din15(hw_sin_val_8_i_V_3_9_fu_35662_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_3_s_fu_36056_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U277(
    .din0(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din1(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din2(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din3(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din4(trunc_ln647_5_reg_45991),
    .din5(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din6(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din7(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din8(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din9(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din10(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din11(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din12(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din13(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din14(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din15(hw_sin_val_8_i_V_4_9_fu_35684_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_4_s_fu_36092_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U278(
    .din0(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din1(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din2(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din3(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din4(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din5(trunc_ln647_5_reg_45991),
    .din6(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din7(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din8(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din9(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din10(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din11(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din12(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din13(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din14(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din15(hw_sin_val_8_i_V_5_9_fu_35706_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_5_s_fu_36128_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U279(
    .din0(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din1(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din2(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din3(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din4(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din5(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din6(trunc_ln647_5_reg_45991),
    .din7(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din8(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din9(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din10(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din11(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din12(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din13(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din14(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din15(hw_sin_val_8_i_V_6_9_fu_35728_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_6_s_fu_36164_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U280(
    .din0(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din1(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din2(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din3(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din4(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din5(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din6(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din7(trunc_ln647_5_reg_45991),
    .din8(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din9(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din10(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din11(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din12(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din13(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din14(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din15(hw_sin_val_8_i_V_7_9_fu_35750_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_7_s_fu_36200_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U281(
    .din0(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din1(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din2(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din3(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din4(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din5(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din6(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din7(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din8(trunc_ln647_5_reg_45991),
    .din9(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din10(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din11(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din12(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din13(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din14(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din15(hw_sin_val_8_i_V_8_9_fu_35772_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_8_s_fu_36236_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U282(
    .din0(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din1(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din2(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din3(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din4(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din5(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din6(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din7(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din8(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din9(trunc_ln647_5_reg_45991),
    .din10(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din11(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din12(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din13(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din14(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din15(hw_sin_val_8_i_V_9_9_fu_35794_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_9_s_fu_36272_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U283(
    .din0(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din1(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din2(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din3(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din4(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din5(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din6(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din7(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din8(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din9(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din10(trunc_ln647_5_reg_45991),
    .din11(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din12(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din13(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din14(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din15(hw_sin_val_8_i_V_10_9_fu_35816_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_10_s_fu_36308_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U284(
    .din0(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din1(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din2(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din3(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din4(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din5(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din6(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din7(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din8(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din9(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din10(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din11(trunc_ln647_5_reg_45991),
    .din12(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din13(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din14(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din15(hw_sin_val_8_i_V_11_9_fu_35838_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_11_s_fu_36344_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U285(
    .din0(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din1(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din2(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din3(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din4(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din5(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din6(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din7(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din8(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din9(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din10(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din11(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din12(trunc_ln647_5_reg_45991),
    .din13(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din14(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din15(hw_sin_val_8_i_V_12_9_fu_35860_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_12_s_fu_36380_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U286(
    .din0(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din1(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din2(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din3(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din4(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din5(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din6(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din7(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din8(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din9(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din10(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din11(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din12(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din13(trunc_ln647_5_reg_45991),
    .din14(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din15(hw_sin_val_8_i_V_13_9_fu_35882_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_13_s_fu_36416_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U287(
    .din0(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din1(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din2(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din3(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din4(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din5(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din6(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din7(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din8(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din9(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din10(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din11(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din12(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din13(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din14(trunc_ln647_5_reg_45991),
    .din15(hw_sin_val_8_i_V_14_9_fu_35904_p18),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_14_s_fu_36452_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U288(
    .din0(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din1(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din2(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din3(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din4(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din5(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din6(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din7(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din8(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din9(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din10(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din11(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din12(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din13(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din14(hw_sin_val_8_i_V_15_9_fu_35926_p18),
    .din15(trunc_ln647_5_reg_45991),
    .din16(sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_15_s_fu_36488_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U289(
    .din0(sext_ln647_5_fu_36524_p1),
    .din1(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din2(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din3(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din4(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din5(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din6(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din7(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din8(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din9(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din10(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din11(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din12(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din13(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din14(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din15(hw_sin_val_8_i_V_0_s_fu_35948_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_0_10_fu_36527_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U290(
    .din0(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din1(sext_ln647_5_fu_36524_p1),
    .din2(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din3(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din4(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din5(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din6(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din7(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din8(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din9(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din10(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din11(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din12(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din13(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din14(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din15(hw_sin_val_8_i_V_1_s_fu_35984_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_1_10_fu_36564_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U291(
    .din0(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din1(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din2(sext_ln647_5_fu_36524_p1),
    .din3(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din4(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din5(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din6(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din7(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din8(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din9(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din10(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din11(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din12(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din13(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din14(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din15(hw_sin_val_8_i_V_2_s_fu_36020_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_2_10_fu_36601_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U292(
    .din0(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din1(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din2(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din3(sext_ln647_5_fu_36524_p1),
    .din4(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din5(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din6(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din7(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din8(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din9(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din10(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din11(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din12(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din13(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din14(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din15(hw_sin_val_8_i_V_3_s_fu_36056_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_3_10_fu_36638_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U293(
    .din0(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din1(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din2(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din3(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din4(sext_ln647_5_fu_36524_p1),
    .din5(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din6(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din7(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din8(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din9(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din10(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din11(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din12(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din13(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din14(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din15(hw_sin_val_8_i_V_4_s_fu_36092_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_4_10_fu_36675_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U294(
    .din0(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din1(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din2(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din3(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din4(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din5(sext_ln647_5_fu_36524_p1),
    .din6(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din7(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din8(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din9(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din10(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din11(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din12(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din13(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din14(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din15(hw_sin_val_8_i_V_5_s_fu_36128_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_5_10_fu_36712_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U295(
    .din0(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din1(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din2(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din3(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din4(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din5(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din6(sext_ln647_5_fu_36524_p1),
    .din7(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din8(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din9(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din10(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din11(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din12(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din13(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din14(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din15(hw_sin_val_8_i_V_6_s_fu_36164_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_6_10_fu_36749_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U296(
    .din0(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din1(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din2(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din3(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din4(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din5(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din6(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din7(sext_ln647_5_fu_36524_p1),
    .din8(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din9(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din10(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din11(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din12(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din13(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din14(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din15(hw_sin_val_8_i_V_7_s_fu_36200_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_7_10_fu_36786_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U297(
    .din0(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din1(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din2(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din3(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din4(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din5(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din6(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din7(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din8(sext_ln647_5_fu_36524_p1),
    .din9(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din10(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din11(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din12(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din13(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din14(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din15(hw_sin_val_8_i_V_8_s_fu_36236_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_8_10_fu_36823_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U298(
    .din0(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din1(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din2(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din3(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din4(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din5(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din6(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din7(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din8(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din9(sext_ln647_5_fu_36524_p1),
    .din10(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din11(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din12(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din13(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din14(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din15(hw_sin_val_8_i_V_9_s_fu_36272_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_9_10_fu_36860_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U299(
    .din0(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din1(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din2(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din3(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din4(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din5(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din6(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din7(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din8(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din9(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din10(sext_ln647_5_fu_36524_p1),
    .din11(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din12(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din13(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din14(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din15(hw_sin_val_8_i_V_10_s_fu_36308_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_10_10_fu_36897_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U300(
    .din0(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din1(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din2(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din3(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din4(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din5(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din6(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din7(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din8(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din9(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din10(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din11(sext_ln647_5_fu_36524_p1),
    .din12(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din13(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din14(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din15(hw_sin_val_8_i_V_11_s_fu_36344_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_11_10_fu_36934_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U301(
    .din0(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din1(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din2(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din3(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din4(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din5(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din6(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din7(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din8(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din9(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din10(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din11(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din12(sext_ln647_5_fu_36524_p1),
    .din13(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din14(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din15(hw_sin_val_8_i_V_12_s_fu_36380_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_12_10_fu_36971_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U302(
    .din0(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din1(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din2(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din3(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din4(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din5(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din6(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din7(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din8(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din9(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din10(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din11(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din12(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din13(sext_ln647_5_fu_36524_p1),
    .din14(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din15(hw_sin_val_8_i_V_13_s_fu_36416_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_13_10_fu_37008_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U303(
    .din0(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din1(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din2(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din3(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din4(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din5(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din6(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din7(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din8(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din9(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din10(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din11(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din12(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din13(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din14(sext_ln647_5_fu_36524_p1),
    .din15(hw_sin_val_8_i_V_14_s_fu_36452_p18),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_14_10_fu_37045_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U304(
    .din0(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din1(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din2(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din3(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din4(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din5(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din6(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din7(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din8(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din9(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din10(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din11(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din12(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din13(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din14(hw_sin_val_8_i_V_15_s_fu_36488_p18),
    .din15(sext_ln647_5_fu_36524_p1),
    .din16(sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_15_10_fu_37082_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U305(
    .din0(trunc_ln647_6_fu_37119_p1),
    .din1(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din2(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din3(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din4(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din5(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din6(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din7(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din8(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din9(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din10(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din11(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din12(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din13(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din14(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din15(hw_sin_val_8_i_V_0_10_fu_36527_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_0_11_fu_37123_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U306(
    .din0(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din1(trunc_ln647_6_fu_37119_p1),
    .din2(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din3(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din4(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din5(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din6(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din7(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din8(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din9(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din10(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din11(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din12(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din13(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din14(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din15(hw_sin_val_8_i_V_1_10_fu_36564_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_1_11_fu_37160_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U307(
    .din0(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din1(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din2(trunc_ln647_6_fu_37119_p1),
    .din3(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din4(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din5(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din6(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din7(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din8(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din9(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din10(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din11(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din12(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din13(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din14(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din15(hw_sin_val_8_i_V_2_10_fu_36601_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_2_11_fu_37197_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U308(
    .din0(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din1(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din2(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din3(trunc_ln647_6_fu_37119_p1),
    .din4(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din5(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din6(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din7(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din8(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din9(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din10(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din11(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din12(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din13(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din14(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din15(hw_sin_val_8_i_V_3_10_fu_36638_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_3_11_fu_37234_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U309(
    .din0(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din1(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din2(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din3(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din4(trunc_ln647_6_fu_37119_p1),
    .din5(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din6(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din7(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din8(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din9(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din10(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din11(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din12(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din13(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din14(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din15(hw_sin_val_8_i_V_4_10_fu_36675_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_4_11_fu_37271_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U310(
    .din0(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din1(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din2(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din3(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din4(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din5(trunc_ln647_6_fu_37119_p1),
    .din6(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din7(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din8(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din9(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din10(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din11(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din12(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din13(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din14(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din15(hw_sin_val_8_i_V_5_10_fu_36712_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_5_11_fu_37308_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U311(
    .din0(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din1(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din2(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din3(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din4(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din5(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din6(trunc_ln647_6_fu_37119_p1),
    .din7(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din8(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din9(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din10(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din11(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din12(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din13(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din14(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din15(hw_sin_val_8_i_V_6_10_fu_36749_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_6_11_fu_37345_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U312(
    .din0(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din1(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din2(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din3(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din4(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din5(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din6(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din7(trunc_ln647_6_fu_37119_p1),
    .din8(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din9(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din10(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din11(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din12(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din13(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din14(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din15(hw_sin_val_8_i_V_7_10_fu_36786_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_7_11_fu_37382_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U313(
    .din0(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din1(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din2(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din3(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din4(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din5(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din6(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din7(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din8(trunc_ln647_6_fu_37119_p1),
    .din9(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din10(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din11(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din12(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din13(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din14(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din15(hw_sin_val_8_i_V_8_10_fu_36823_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_8_11_fu_37419_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U314(
    .din0(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din1(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din2(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din3(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din4(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din5(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din6(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din7(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din8(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din9(trunc_ln647_6_fu_37119_p1),
    .din10(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din11(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din12(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din13(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din14(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din15(hw_sin_val_8_i_V_9_10_fu_36860_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_9_11_fu_37456_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U315(
    .din0(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din1(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din2(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din3(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din4(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din5(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din6(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din7(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din8(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din9(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din10(trunc_ln647_6_fu_37119_p1),
    .din11(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din12(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din13(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din14(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din15(hw_sin_val_8_i_V_10_10_fu_36897_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_10_11_fu_37493_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U316(
    .din0(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din1(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din2(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din3(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din4(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din5(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din6(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din7(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din8(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din9(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din10(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din11(trunc_ln647_6_fu_37119_p1),
    .din12(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din13(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din14(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din15(hw_sin_val_8_i_V_11_10_fu_36934_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_11_11_fu_37530_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U317(
    .din0(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din1(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din2(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din3(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din4(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din5(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din6(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din7(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din8(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din9(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din10(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din11(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din12(trunc_ln647_6_fu_37119_p1),
    .din13(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din14(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din15(hw_sin_val_8_i_V_12_10_fu_36971_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_12_11_fu_37567_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U318(
    .din0(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din1(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din2(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din3(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din4(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din5(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din6(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din7(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din8(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din9(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din10(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din11(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din12(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din13(trunc_ln647_6_fu_37119_p1),
    .din14(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din15(hw_sin_val_8_i_V_13_10_fu_37008_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_13_11_fu_37604_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U319(
    .din0(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din1(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din2(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din3(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din4(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din5(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din6(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din7(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din8(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din9(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din10(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din11(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din12(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din13(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din14(trunc_ln647_6_fu_37119_p1),
    .din15(hw_sin_val_8_i_V_14_10_fu_37045_p18),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_14_11_fu_37641_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U320(
    .din0(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din1(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din2(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din3(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din4(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din5(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din6(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din7(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din8(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din9(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din10(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din11(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din12(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din13(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din14(hw_sin_val_8_i_V_15_10_fu_37082_p18),
    .din15(trunc_ln647_6_fu_37119_p1),
    .din16(sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg),
    .dout(hw_sin_val_8_i_V_15_11_fu_37678_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U321(
    .din0(sext_ln647_12_fu_37730_p1),
    .din1(hw_cos_val_8_i_V_0_8_reg_46096),
    .din2(hw_cos_val_8_i_V_0_8_reg_46096),
    .din3(hw_cos_val_8_i_V_0_8_reg_46096),
    .din4(hw_cos_val_8_i_V_0_8_reg_46096),
    .din5(hw_cos_val_8_i_V_0_8_reg_46096),
    .din6(hw_cos_val_8_i_V_0_8_reg_46096),
    .din7(hw_cos_val_8_i_V_0_8_reg_46096),
    .din8(hw_cos_val_8_i_V_0_8_reg_46096),
    .din9(hw_cos_val_8_i_V_0_8_reg_46096),
    .din10(hw_cos_val_8_i_V_0_8_reg_46096),
    .din11(hw_cos_val_8_i_V_0_8_reg_46096),
    .din12(hw_cos_val_8_i_V_0_8_reg_46096),
    .din13(hw_cos_val_8_i_V_0_8_reg_46096),
    .din14(hw_cos_val_8_i_V_0_8_reg_46096),
    .din15(hw_cos_val_8_i_V_0_8_reg_46096),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_0_9_fu_37733_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U322(
    .din0(hw_cos_val_8_i_V_1_8_reg_46115),
    .din1(sext_ln647_12_fu_37730_p1),
    .din2(hw_cos_val_8_i_V_1_8_reg_46115),
    .din3(hw_cos_val_8_i_V_1_8_reg_46115),
    .din4(hw_cos_val_8_i_V_1_8_reg_46115),
    .din5(hw_cos_val_8_i_V_1_8_reg_46115),
    .din6(hw_cos_val_8_i_V_1_8_reg_46115),
    .din7(hw_cos_val_8_i_V_1_8_reg_46115),
    .din8(hw_cos_val_8_i_V_1_8_reg_46115),
    .din9(hw_cos_val_8_i_V_1_8_reg_46115),
    .din10(hw_cos_val_8_i_V_1_8_reg_46115),
    .din11(hw_cos_val_8_i_V_1_8_reg_46115),
    .din12(hw_cos_val_8_i_V_1_8_reg_46115),
    .din13(hw_cos_val_8_i_V_1_8_reg_46115),
    .din14(hw_cos_val_8_i_V_1_8_reg_46115),
    .din15(hw_cos_val_8_i_V_1_8_reg_46115),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_1_9_fu_37755_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U323(
    .din0(hw_cos_val_8_i_V_2_8_reg_46134),
    .din1(hw_cos_val_8_i_V_2_8_reg_46134),
    .din2(sext_ln647_12_fu_37730_p1),
    .din3(hw_cos_val_8_i_V_2_8_reg_46134),
    .din4(hw_cos_val_8_i_V_2_8_reg_46134),
    .din5(hw_cos_val_8_i_V_2_8_reg_46134),
    .din6(hw_cos_val_8_i_V_2_8_reg_46134),
    .din7(hw_cos_val_8_i_V_2_8_reg_46134),
    .din8(hw_cos_val_8_i_V_2_8_reg_46134),
    .din9(hw_cos_val_8_i_V_2_8_reg_46134),
    .din10(hw_cos_val_8_i_V_2_8_reg_46134),
    .din11(hw_cos_val_8_i_V_2_8_reg_46134),
    .din12(hw_cos_val_8_i_V_2_8_reg_46134),
    .din13(hw_cos_val_8_i_V_2_8_reg_46134),
    .din14(hw_cos_val_8_i_V_2_8_reg_46134),
    .din15(hw_cos_val_8_i_V_2_8_reg_46134),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_2_9_fu_37777_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U324(
    .din0(hw_cos_val_8_i_V_3_8_reg_46153),
    .din1(hw_cos_val_8_i_V_3_8_reg_46153),
    .din2(hw_cos_val_8_i_V_3_8_reg_46153),
    .din3(sext_ln647_12_fu_37730_p1),
    .din4(hw_cos_val_8_i_V_3_8_reg_46153),
    .din5(hw_cos_val_8_i_V_3_8_reg_46153),
    .din6(hw_cos_val_8_i_V_3_8_reg_46153),
    .din7(hw_cos_val_8_i_V_3_8_reg_46153),
    .din8(hw_cos_val_8_i_V_3_8_reg_46153),
    .din9(hw_cos_val_8_i_V_3_8_reg_46153),
    .din10(hw_cos_val_8_i_V_3_8_reg_46153),
    .din11(hw_cos_val_8_i_V_3_8_reg_46153),
    .din12(hw_cos_val_8_i_V_3_8_reg_46153),
    .din13(hw_cos_val_8_i_V_3_8_reg_46153),
    .din14(hw_cos_val_8_i_V_3_8_reg_46153),
    .din15(hw_cos_val_8_i_V_3_8_reg_46153),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_3_9_fu_37799_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U325(
    .din0(hw_cos_val_8_i_V_4_8_reg_46172),
    .din1(hw_cos_val_8_i_V_4_8_reg_46172),
    .din2(hw_cos_val_8_i_V_4_8_reg_46172),
    .din3(hw_cos_val_8_i_V_4_8_reg_46172),
    .din4(sext_ln647_12_fu_37730_p1),
    .din5(hw_cos_val_8_i_V_4_8_reg_46172),
    .din6(hw_cos_val_8_i_V_4_8_reg_46172),
    .din7(hw_cos_val_8_i_V_4_8_reg_46172),
    .din8(hw_cos_val_8_i_V_4_8_reg_46172),
    .din9(hw_cos_val_8_i_V_4_8_reg_46172),
    .din10(hw_cos_val_8_i_V_4_8_reg_46172),
    .din11(hw_cos_val_8_i_V_4_8_reg_46172),
    .din12(hw_cos_val_8_i_V_4_8_reg_46172),
    .din13(hw_cos_val_8_i_V_4_8_reg_46172),
    .din14(hw_cos_val_8_i_V_4_8_reg_46172),
    .din15(hw_cos_val_8_i_V_4_8_reg_46172),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_4_9_fu_37821_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U326(
    .din0(hw_cos_val_8_i_V_5_8_reg_46191),
    .din1(hw_cos_val_8_i_V_5_8_reg_46191),
    .din2(hw_cos_val_8_i_V_5_8_reg_46191),
    .din3(hw_cos_val_8_i_V_5_8_reg_46191),
    .din4(hw_cos_val_8_i_V_5_8_reg_46191),
    .din5(sext_ln647_12_fu_37730_p1),
    .din6(hw_cos_val_8_i_V_5_8_reg_46191),
    .din7(hw_cos_val_8_i_V_5_8_reg_46191),
    .din8(hw_cos_val_8_i_V_5_8_reg_46191),
    .din9(hw_cos_val_8_i_V_5_8_reg_46191),
    .din10(hw_cos_val_8_i_V_5_8_reg_46191),
    .din11(hw_cos_val_8_i_V_5_8_reg_46191),
    .din12(hw_cos_val_8_i_V_5_8_reg_46191),
    .din13(hw_cos_val_8_i_V_5_8_reg_46191),
    .din14(hw_cos_val_8_i_V_5_8_reg_46191),
    .din15(hw_cos_val_8_i_V_5_8_reg_46191),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_5_9_fu_37843_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U327(
    .din0(hw_cos_val_8_i_V_6_8_reg_46210),
    .din1(hw_cos_val_8_i_V_6_8_reg_46210),
    .din2(hw_cos_val_8_i_V_6_8_reg_46210),
    .din3(hw_cos_val_8_i_V_6_8_reg_46210),
    .din4(hw_cos_val_8_i_V_6_8_reg_46210),
    .din5(hw_cos_val_8_i_V_6_8_reg_46210),
    .din6(sext_ln647_12_fu_37730_p1),
    .din7(hw_cos_val_8_i_V_6_8_reg_46210),
    .din8(hw_cos_val_8_i_V_6_8_reg_46210),
    .din9(hw_cos_val_8_i_V_6_8_reg_46210),
    .din10(hw_cos_val_8_i_V_6_8_reg_46210),
    .din11(hw_cos_val_8_i_V_6_8_reg_46210),
    .din12(hw_cos_val_8_i_V_6_8_reg_46210),
    .din13(hw_cos_val_8_i_V_6_8_reg_46210),
    .din14(hw_cos_val_8_i_V_6_8_reg_46210),
    .din15(hw_cos_val_8_i_V_6_8_reg_46210),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_6_9_fu_37865_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U328(
    .din0(hw_cos_val_8_i_V_7_8_reg_46229),
    .din1(hw_cos_val_8_i_V_7_8_reg_46229),
    .din2(hw_cos_val_8_i_V_7_8_reg_46229),
    .din3(hw_cos_val_8_i_V_7_8_reg_46229),
    .din4(hw_cos_val_8_i_V_7_8_reg_46229),
    .din5(hw_cos_val_8_i_V_7_8_reg_46229),
    .din6(hw_cos_val_8_i_V_7_8_reg_46229),
    .din7(sext_ln647_12_fu_37730_p1),
    .din8(hw_cos_val_8_i_V_7_8_reg_46229),
    .din9(hw_cos_val_8_i_V_7_8_reg_46229),
    .din10(hw_cos_val_8_i_V_7_8_reg_46229),
    .din11(hw_cos_val_8_i_V_7_8_reg_46229),
    .din12(hw_cos_val_8_i_V_7_8_reg_46229),
    .din13(hw_cos_val_8_i_V_7_8_reg_46229),
    .din14(hw_cos_val_8_i_V_7_8_reg_46229),
    .din15(hw_cos_val_8_i_V_7_8_reg_46229),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_7_9_fu_37887_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U329(
    .din0(hw_cos_val_8_i_V_8_8_reg_46248),
    .din1(hw_cos_val_8_i_V_8_8_reg_46248),
    .din2(hw_cos_val_8_i_V_8_8_reg_46248),
    .din3(hw_cos_val_8_i_V_8_8_reg_46248),
    .din4(hw_cos_val_8_i_V_8_8_reg_46248),
    .din5(hw_cos_val_8_i_V_8_8_reg_46248),
    .din6(hw_cos_val_8_i_V_8_8_reg_46248),
    .din7(hw_cos_val_8_i_V_8_8_reg_46248),
    .din8(sext_ln647_12_fu_37730_p1),
    .din9(hw_cos_val_8_i_V_8_8_reg_46248),
    .din10(hw_cos_val_8_i_V_8_8_reg_46248),
    .din11(hw_cos_val_8_i_V_8_8_reg_46248),
    .din12(hw_cos_val_8_i_V_8_8_reg_46248),
    .din13(hw_cos_val_8_i_V_8_8_reg_46248),
    .din14(hw_cos_val_8_i_V_8_8_reg_46248),
    .din15(hw_cos_val_8_i_V_8_8_reg_46248),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_8_9_fu_37909_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U330(
    .din0(hw_cos_val_8_i_V_9_8_reg_46267),
    .din1(hw_cos_val_8_i_V_9_8_reg_46267),
    .din2(hw_cos_val_8_i_V_9_8_reg_46267),
    .din3(hw_cos_val_8_i_V_9_8_reg_46267),
    .din4(hw_cos_val_8_i_V_9_8_reg_46267),
    .din5(hw_cos_val_8_i_V_9_8_reg_46267),
    .din6(hw_cos_val_8_i_V_9_8_reg_46267),
    .din7(hw_cos_val_8_i_V_9_8_reg_46267),
    .din8(hw_cos_val_8_i_V_9_8_reg_46267),
    .din9(sext_ln647_12_fu_37730_p1),
    .din10(hw_cos_val_8_i_V_9_8_reg_46267),
    .din11(hw_cos_val_8_i_V_9_8_reg_46267),
    .din12(hw_cos_val_8_i_V_9_8_reg_46267),
    .din13(hw_cos_val_8_i_V_9_8_reg_46267),
    .din14(hw_cos_val_8_i_V_9_8_reg_46267),
    .din15(hw_cos_val_8_i_V_9_8_reg_46267),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_9_9_fu_37931_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U331(
    .din0(hw_cos_val_8_i_V_10_8_reg_46286),
    .din1(hw_cos_val_8_i_V_10_8_reg_46286),
    .din2(hw_cos_val_8_i_V_10_8_reg_46286),
    .din3(hw_cos_val_8_i_V_10_8_reg_46286),
    .din4(hw_cos_val_8_i_V_10_8_reg_46286),
    .din5(hw_cos_val_8_i_V_10_8_reg_46286),
    .din6(hw_cos_val_8_i_V_10_8_reg_46286),
    .din7(hw_cos_val_8_i_V_10_8_reg_46286),
    .din8(hw_cos_val_8_i_V_10_8_reg_46286),
    .din9(hw_cos_val_8_i_V_10_8_reg_46286),
    .din10(sext_ln647_12_fu_37730_p1),
    .din11(hw_cos_val_8_i_V_10_8_reg_46286),
    .din12(hw_cos_val_8_i_V_10_8_reg_46286),
    .din13(hw_cos_val_8_i_V_10_8_reg_46286),
    .din14(hw_cos_val_8_i_V_10_8_reg_46286),
    .din15(hw_cos_val_8_i_V_10_8_reg_46286),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_10_9_fu_37953_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U332(
    .din0(hw_cos_val_8_i_V_11_8_reg_46305),
    .din1(hw_cos_val_8_i_V_11_8_reg_46305),
    .din2(hw_cos_val_8_i_V_11_8_reg_46305),
    .din3(hw_cos_val_8_i_V_11_8_reg_46305),
    .din4(hw_cos_val_8_i_V_11_8_reg_46305),
    .din5(hw_cos_val_8_i_V_11_8_reg_46305),
    .din6(hw_cos_val_8_i_V_11_8_reg_46305),
    .din7(hw_cos_val_8_i_V_11_8_reg_46305),
    .din8(hw_cos_val_8_i_V_11_8_reg_46305),
    .din9(hw_cos_val_8_i_V_11_8_reg_46305),
    .din10(hw_cos_val_8_i_V_11_8_reg_46305),
    .din11(sext_ln647_12_fu_37730_p1),
    .din12(hw_cos_val_8_i_V_11_8_reg_46305),
    .din13(hw_cos_val_8_i_V_11_8_reg_46305),
    .din14(hw_cos_val_8_i_V_11_8_reg_46305),
    .din15(hw_cos_val_8_i_V_11_8_reg_46305),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_11_9_fu_37975_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U333(
    .din0(hw_cos_val_8_i_V_12_8_reg_46324),
    .din1(hw_cos_val_8_i_V_12_8_reg_46324),
    .din2(hw_cos_val_8_i_V_12_8_reg_46324),
    .din3(hw_cos_val_8_i_V_12_8_reg_46324),
    .din4(hw_cos_val_8_i_V_12_8_reg_46324),
    .din5(hw_cos_val_8_i_V_12_8_reg_46324),
    .din6(hw_cos_val_8_i_V_12_8_reg_46324),
    .din7(hw_cos_val_8_i_V_12_8_reg_46324),
    .din8(hw_cos_val_8_i_V_12_8_reg_46324),
    .din9(hw_cos_val_8_i_V_12_8_reg_46324),
    .din10(hw_cos_val_8_i_V_12_8_reg_46324),
    .din11(hw_cos_val_8_i_V_12_8_reg_46324),
    .din12(sext_ln647_12_fu_37730_p1),
    .din13(hw_cos_val_8_i_V_12_8_reg_46324),
    .din14(hw_cos_val_8_i_V_12_8_reg_46324),
    .din15(hw_cos_val_8_i_V_12_8_reg_46324),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_12_9_fu_37997_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U334(
    .din0(hw_cos_val_8_i_V_13_8_reg_46343),
    .din1(hw_cos_val_8_i_V_13_8_reg_46343),
    .din2(hw_cos_val_8_i_V_13_8_reg_46343),
    .din3(hw_cos_val_8_i_V_13_8_reg_46343),
    .din4(hw_cos_val_8_i_V_13_8_reg_46343),
    .din5(hw_cos_val_8_i_V_13_8_reg_46343),
    .din6(hw_cos_val_8_i_V_13_8_reg_46343),
    .din7(hw_cos_val_8_i_V_13_8_reg_46343),
    .din8(hw_cos_val_8_i_V_13_8_reg_46343),
    .din9(hw_cos_val_8_i_V_13_8_reg_46343),
    .din10(hw_cos_val_8_i_V_13_8_reg_46343),
    .din11(hw_cos_val_8_i_V_13_8_reg_46343),
    .din12(hw_cos_val_8_i_V_13_8_reg_46343),
    .din13(sext_ln647_12_fu_37730_p1),
    .din14(hw_cos_val_8_i_V_13_8_reg_46343),
    .din15(hw_cos_val_8_i_V_13_8_reg_46343),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_13_9_fu_38019_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U335(
    .din0(hw_cos_val_8_i_V_14_8_reg_46362),
    .din1(hw_cos_val_8_i_V_14_8_reg_46362),
    .din2(hw_cos_val_8_i_V_14_8_reg_46362),
    .din3(hw_cos_val_8_i_V_14_8_reg_46362),
    .din4(hw_cos_val_8_i_V_14_8_reg_46362),
    .din5(hw_cos_val_8_i_V_14_8_reg_46362),
    .din6(hw_cos_val_8_i_V_14_8_reg_46362),
    .din7(hw_cos_val_8_i_V_14_8_reg_46362),
    .din8(hw_cos_val_8_i_V_14_8_reg_46362),
    .din9(hw_cos_val_8_i_V_14_8_reg_46362),
    .din10(hw_cos_val_8_i_V_14_8_reg_46362),
    .din11(hw_cos_val_8_i_V_14_8_reg_46362),
    .din12(hw_cos_val_8_i_V_14_8_reg_46362),
    .din13(hw_cos_val_8_i_V_14_8_reg_46362),
    .din14(sext_ln647_12_fu_37730_p1),
    .din15(hw_cos_val_8_i_V_14_8_reg_46362),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_14_9_fu_38041_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U336(
    .din0(hw_cos_val_8_i_V_15_8_reg_46381),
    .din1(hw_cos_val_8_i_V_15_8_reg_46381),
    .din2(hw_cos_val_8_i_V_15_8_reg_46381),
    .din3(hw_cos_val_8_i_V_15_8_reg_46381),
    .din4(hw_cos_val_8_i_V_15_8_reg_46381),
    .din5(hw_cos_val_8_i_V_15_8_reg_46381),
    .din6(hw_cos_val_8_i_V_15_8_reg_46381),
    .din7(hw_cos_val_8_i_V_15_8_reg_46381),
    .din8(hw_cos_val_8_i_V_15_8_reg_46381),
    .din9(hw_cos_val_8_i_V_15_8_reg_46381),
    .din10(hw_cos_val_8_i_V_15_8_reg_46381),
    .din11(hw_cos_val_8_i_V_15_8_reg_46381),
    .din12(hw_cos_val_8_i_V_15_8_reg_46381),
    .din13(hw_cos_val_8_i_V_15_8_reg_46381),
    .din14(hw_cos_val_8_i_V_15_8_reg_46381),
    .din15(sext_ln647_12_fu_37730_p1),
    .din16(cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_15_9_fu_38063_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U337(
    .din0(trunc_ln647_13_reg_46405),
    .din1(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din2(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din3(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din4(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din5(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din6(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din7(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din8(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din9(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din10(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din11(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din12(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din13(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din14(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din15(hw_cos_val_8_i_V_0_9_fu_37733_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_0_s_fu_38085_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U338(
    .din0(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din1(trunc_ln647_13_reg_46405),
    .din2(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din3(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din4(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din5(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din6(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din7(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din8(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din9(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din10(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din11(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din12(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din13(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din14(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din15(hw_cos_val_8_i_V_1_9_fu_37755_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_1_s_fu_38121_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U339(
    .din0(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din1(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din2(trunc_ln647_13_reg_46405),
    .din3(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din4(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din5(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din6(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din7(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din8(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din9(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din10(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din11(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din12(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din13(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din14(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din15(hw_cos_val_8_i_V_2_9_fu_37777_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_2_s_fu_38157_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U340(
    .din0(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din1(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din2(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din3(trunc_ln647_13_reg_46405),
    .din4(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din5(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din6(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din7(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din8(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din9(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din10(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din11(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din12(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din13(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din14(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din15(hw_cos_val_8_i_V_3_9_fu_37799_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_3_s_fu_38193_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U341(
    .din0(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din1(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din2(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din3(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din4(trunc_ln647_13_reg_46405),
    .din5(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din6(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din7(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din8(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din9(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din10(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din11(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din12(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din13(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din14(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din15(hw_cos_val_8_i_V_4_9_fu_37821_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_4_s_fu_38229_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U342(
    .din0(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din1(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din2(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din3(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din4(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din5(trunc_ln647_13_reg_46405),
    .din6(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din7(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din8(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din9(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din10(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din11(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din12(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din13(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din14(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din15(hw_cos_val_8_i_V_5_9_fu_37843_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_5_s_fu_38265_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U343(
    .din0(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din1(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din2(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din3(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din4(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din5(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din6(trunc_ln647_13_reg_46405),
    .din7(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din8(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din9(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din10(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din11(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din12(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din13(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din14(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din15(hw_cos_val_8_i_V_6_9_fu_37865_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_6_s_fu_38301_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U344(
    .din0(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din1(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din2(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din3(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din4(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din5(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din6(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din7(trunc_ln647_13_reg_46405),
    .din8(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din9(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din10(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din11(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din12(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din13(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din14(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din15(hw_cos_val_8_i_V_7_9_fu_37887_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_7_s_fu_38337_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U345(
    .din0(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din1(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din2(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din3(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din4(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din5(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din6(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din7(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din8(trunc_ln647_13_reg_46405),
    .din9(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din10(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din11(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din12(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din13(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din14(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din15(hw_cos_val_8_i_V_8_9_fu_37909_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_8_s_fu_38373_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U346(
    .din0(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din1(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din2(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din3(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din4(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din5(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din6(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din7(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din8(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din9(trunc_ln647_13_reg_46405),
    .din10(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din11(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din12(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din13(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din14(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din15(hw_cos_val_8_i_V_9_9_fu_37931_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_9_s_fu_38409_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U347(
    .din0(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din1(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din2(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din3(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din4(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din5(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din6(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din7(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din8(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din9(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din10(trunc_ln647_13_reg_46405),
    .din11(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din12(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din13(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din14(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din15(hw_cos_val_8_i_V_10_9_fu_37953_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_10_s_fu_38445_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U348(
    .din0(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din1(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din2(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din3(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din4(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din5(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din6(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din7(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din8(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din9(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din10(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din11(trunc_ln647_13_reg_46405),
    .din12(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din13(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din14(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din15(hw_cos_val_8_i_V_11_9_fu_37975_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_11_s_fu_38481_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U349(
    .din0(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din1(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din2(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din3(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din4(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din5(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din6(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din7(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din8(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din9(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din10(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din11(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din12(trunc_ln647_13_reg_46405),
    .din13(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din14(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din15(hw_cos_val_8_i_V_12_9_fu_37997_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_12_s_fu_38517_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U350(
    .din0(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din1(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din2(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din3(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din4(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din5(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din6(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din7(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din8(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din9(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din10(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din11(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din12(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din13(trunc_ln647_13_reg_46405),
    .din14(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din15(hw_cos_val_8_i_V_13_9_fu_38019_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_13_s_fu_38553_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U351(
    .din0(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din1(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din2(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din3(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din4(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din5(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din6(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din7(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din8(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din9(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din10(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din11(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din12(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din13(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din14(trunc_ln647_13_reg_46405),
    .din15(hw_cos_val_8_i_V_14_9_fu_38041_p18),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_14_s_fu_38589_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U352(
    .din0(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din1(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din2(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din3(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din4(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din5(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din6(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din7(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din8(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din9(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din10(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din11(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din12(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din13(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din14(hw_cos_val_8_i_V_15_9_fu_38063_p18),
    .din15(trunc_ln647_13_reg_46405),
    .din16(cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_15_s_fu_38625_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U353(
    .din0(sext_ln647_13_fu_38661_p1),
    .din1(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din2(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din3(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din4(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din5(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din6(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din7(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din8(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din9(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din10(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din11(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din12(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din13(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din14(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din15(hw_cos_val_8_i_V_0_s_fu_38085_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_0_10_fu_38664_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U354(
    .din0(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din1(sext_ln647_13_fu_38661_p1),
    .din2(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din3(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din4(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din5(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din6(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din7(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din8(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din9(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din10(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din11(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din12(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din13(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din14(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din15(hw_cos_val_8_i_V_1_s_fu_38121_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_1_10_fu_38701_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U355(
    .din0(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din1(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din2(sext_ln647_13_fu_38661_p1),
    .din3(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din4(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din5(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din6(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din7(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din8(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din9(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din10(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din11(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din12(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din13(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din14(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din15(hw_cos_val_8_i_V_2_s_fu_38157_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_2_10_fu_38738_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U356(
    .din0(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din1(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din2(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din3(sext_ln647_13_fu_38661_p1),
    .din4(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din5(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din6(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din7(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din8(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din9(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din10(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din11(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din12(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din13(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din14(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din15(hw_cos_val_8_i_V_3_s_fu_38193_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_3_10_fu_38775_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U357(
    .din0(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din1(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din2(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din3(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din4(sext_ln647_13_fu_38661_p1),
    .din5(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din6(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din7(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din8(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din9(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din10(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din11(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din12(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din13(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din14(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din15(hw_cos_val_8_i_V_4_s_fu_38229_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_4_10_fu_38812_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U358(
    .din0(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din1(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din2(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din3(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din4(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din5(sext_ln647_13_fu_38661_p1),
    .din6(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din7(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din8(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din9(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din10(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din11(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din12(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din13(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din14(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din15(hw_cos_val_8_i_V_5_s_fu_38265_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_5_10_fu_38849_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U359(
    .din0(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din1(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din2(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din3(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din4(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din5(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din6(sext_ln647_13_fu_38661_p1),
    .din7(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din8(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din9(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din10(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din11(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din12(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din13(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din14(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din15(hw_cos_val_8_i_V_6_s_fu_38301_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_6_10_fu_38886_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U360(
    .din0(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din1(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din2(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din3(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din4(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din5(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din6(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din7(sext_ln647_13_fu_38661_p1),
    .din8(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din9(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din10(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din11(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din12(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din13(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din14(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din15(hw_cos_val_8_i_V_7_s_fu_38337_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_7_10_fu_38923_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U361(
    .din0(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din1(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din2(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din3(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din4(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din5(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din6(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din7(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din8(sext_ln647_13_fu_38661_p1),
    .din9(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din10(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din11(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din12(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din13(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din14(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din15(hw_cos_val_8_i_V_8_s_fu_38373_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_8_10_fu_38960_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U362(
    .din0(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din1(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din2(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din3(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din4(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din5(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din6(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din7(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din8(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din9(sext_ln647_13_fu_38661_p1),
    .din10(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din11(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din12(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din13(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din14(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din15(hw_cos_val_8_i_V_9_s_fu_38409_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_9_10_fu_38997_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U363(
    .din0(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din1(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din2(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din3(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din4(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din5(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din6(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din7(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din8(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din9(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din10(sext_ln647_13_fu_38661_p1),
    .din11(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din12(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din13(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din14(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din15(hw_cos_val_8_i_V_10_s_fu_38445_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_10_10_fu_39034_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U364(
    .din0(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din1(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din2(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din3(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din4(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din5(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din6(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din7(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din8(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din9(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din10(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din11(sext_ln647_13_fu_38661_p1),
    .din12(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din13(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din14(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din15(hw_cos_val_8_i_V_11_s_fu_38481_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_11_10_fu_39071_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U365(
    .din0(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din1(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din2(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din3(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din4(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din5(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din6(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din7(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din8(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din9(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din10(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din11(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din12(sext_ln647_13_fu_38661_p1),
    .din13(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din14(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din15(hw_cos_val_8_i_V_12_s_fu_38517_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_12_10_fu_39108_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U366(
    .din0(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din1(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din2(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din3(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din4(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din5(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din6(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din7(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din8(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din9(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din10(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din11(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din12(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din13(sext_ln647_13_fu_38661_p1),
    .din14(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din15(hw_cos_val_8_i_V_13_s_fu_38553_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_13_10_fu_39145_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U367(
    .din0(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din1(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din2(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din3(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din4(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din5(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din6(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din7(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din8(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din9(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din10(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din11(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din12(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din13(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din14(sext_ln647_13_fu_38661_p1),
    .din15(hw_cos_val_8_i_V_14_s_fu_38589_p18),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_14_10_fu_39182_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U368(
    .din0(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din1(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din2(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din3(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din4(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din5(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din6(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din7(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din8(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din9(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din10(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din11(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din12(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din13(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din14(hw_cos_val_8_i_V_15_s_fu_38625_p18),
    .din15(sext_ln647_13_fu_38661_p1),
    .din16(cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_15_10_fu_39219_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U369(
    .din0(trunc_ln647_14_fu_39256_p1),
    .din1(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din2(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din3(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din4(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din5(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din6(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din7(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din8(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din9(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din10(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din11(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din12(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din13(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din14(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din15(hw_cos_val_8_i_V_0_10_fu_38664_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_0_11_fu_39260_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U370(
    .din0(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din1(trunc_ln647_14_fu_39256_p1),
    .din2(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din3(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din4(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din5(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din6(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din7(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din8(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din9(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din10(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din11(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din12(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din13(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din14(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din15(hw_cos_val_8_i_V_1_10_fu_38701_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_1_11_fu_39297_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U371(
    .din0(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din1(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din2(trunc_ln647_14_fu_39256_p1),
    .din3(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din4(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din5(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din6(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din7(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din8(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din9(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din10(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din11(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din12(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din13(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din14(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din15(hw_cos_val_8_i_V_2_10_fu_38738_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_2_11_fu_39334_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U372(
    .din0(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din1(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din2(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din3(trunc_ln647_14_fu_39256_p1),
    .din4(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din5(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din6(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din7(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din8(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din9(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din10(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din11(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din12(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din13(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din14(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din15(hw_cos_val_8_i_V_3_10_fu_38775_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_3_11_fu_39371_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U373(
    .din0(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din1(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din2(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din3(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din4(trunc_ln647_14_fu_39256_p1),
    .din5(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din6(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din7(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din8(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din9(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din10(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din11(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din12(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din13(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din14(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din15(hw_cos_val_8_i_V_4_10_fu_38812_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_4_11_fu_39408_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U374(
    .din0(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din1(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din2(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din3(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din4(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din5(trunc_ln647_14_fu_39256_p1),
    .din6(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din7(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din8(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din9(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din10(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din11(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din12(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din13(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din14(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din15(hw_cos_val_8_i_V_5_10_fu_38849_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_5_11_fu_39445_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U375(
    .din0(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din1(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din2(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din3(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din4(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din5(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din6(trunc_ln647_14_fu_39256_p1),
    .din7(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din8(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din9(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din10(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din11(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din12(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din13(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din14(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din15(hw_cos_val_8_i_V_6_10_fu_38886_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_6_11_fu_39482_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U376(
    .din0(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din1(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din2(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din3(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din4(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din5(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din6(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din7(trunc_ln647_14_fu_39256_p1),
    .din8(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din9(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din10(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din11(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din12(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din13(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din14(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din15(hw_cos_val_8_i_V_7_10_fu_38923_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_7_11_fu_39519_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U377(
    .din0(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din1(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din2(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din3(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din4(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din5(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din6(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din7(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din8(trunc_ln647_14_fu_39256_p1),
    .din9(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din10(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din11(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din12(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din13(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din14(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din15(hw_cos_val_8_i_V_8_10_fu_38960_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_8_11_fu_39556_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U378(
    .din0(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din1(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din2(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din3(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din4(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din5(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din6(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din7(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din8(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din9(trunc_ln647_14_fu_39256_p1),
    .din10(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din11(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din12(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din13(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din14(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din15(hw_cos_val_8_i_V_9_10_fu_38997_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_9_11_fu_39593_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U379(
    .din0(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din1(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din2(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din3(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din4(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din5(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din6(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din7(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din8(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din9(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din10(trunc_ln647_14_fu_39256_p1),
    .din11(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din12(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din13(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din14(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din15(hw_cos_val_8_i_V_10_10_fu_39034_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_10_11_fu_39630_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U380(
    .din0(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din1(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din2(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din3(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din4(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din5(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din6(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din7(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din8(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din9(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din10(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din11(trunc_ln647_14_fu_39256_p1),
    .din12(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din13(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din14(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din15(hw_cos_val_8_i_V_11_10_fu_39071_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_11_11_fu_39667_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U381(
    .din0(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din1(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din2(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din3(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din4(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din5(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din6(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din7(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din8(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din9(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din10(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din11(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din12(trunc_ln647_14_fu_39256_p1),
    .din13(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din14(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din15(hw_cos_val_8_i_V_12_10_fu_39108_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_12_11_fu_39704_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U382(
    .din0(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din1(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din2(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din3(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din4(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din5(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din6(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din7(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din8(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din9(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din10(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din11(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din12(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din13(trunc_ln647_14_fu_39256_p1),
    .din14(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din15(hw_cos_val_8_i_V_13_10_fu_39145_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_13_11_fu_39741_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U383(
    .din0(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din1(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din2(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din3(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din4(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din5(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din6(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din7(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din8(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din9(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din10(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din11(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din12(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din13(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din14(trunc_ln647_14_fu_39256_p1),
    .din15(hw_cos_val_8_i_V_14_10_fu_39182_p18),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_14_11_fu_39778_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U384(
    .din0(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din1(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din2(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din3(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din4(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din5(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din6(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din7(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din8(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din9(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din10(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din11(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din12(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din13(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din14(hw_cos_val_8_i_V_15_10_fu_39219_p18),
    .din15(trunc_ln647_14_fu_39256_p1),
    .din16(cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg),
    .dout(hw_cos_val_8_i_V_15_11_fu_39815_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U385(
    .din0(sext_ln647_6_fu_39867_p1),
    .din1(hw_sin_val_8_i_V_0_11_reg_46485),
    .din2(hw_sin_val_8_i_V_0_11_reg_46485),
    .din3(hw_sin_val_8_i_V_0_11_reg_46485),
    .din4(hw_sin_val_8_i_V_0_11_reg_46485),
    .din5(hw_sin_val_8_i_V_0_11_reg_46485),
    .din6(hw_sin_val_8_i_V_0_11_reg_46485),
    .din7(hw_sin_val_8_i_V_0_11_reg_46485),
    .din8(hw_sin_val_8_i_V_0_11_reg_46485),
    .din9(hw_sin_val_8_i_V_0_11_reg_46485),
    .din10(hw_sin_val_8_i_V_0_11_reg_46485),
    .din11(hw_sin_val_8_i_V_0_11_reg_46485),
    .din12(hw_sin_val_8_i_V_0_11_reg_46485),
    .din13(hw_sin_val_8_i_V_0_11_reg_46485),
    .din14(hw_sin_val_8_i_V_0_11_reg_46485),
    .din15(hw_sin_val_8_i_V_0_11_reg_46485),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_0_12_fu_39870_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U386(
    .din0(hw_sin_val_8_i_V_1_11_reg_46504),
    .din1(sext_ln647_6_fu_39867_p1),
    .din2(hw_sin_val_8_i_V_1_11_reg_46504),
    .din3(hw_sin_val_8_i_V_1_11_reg_46504),
    .din4(hw_sin_val_8_i_V_1_11_reg_46504),
    .din5(hw_sin_val_8_i_V_1_11_reg_46504),
    .din6(hw_sin_val_8_i_V_1_11_reg_46504),
    .din7(hw_sin_val_8_i_V_1_11_reg_46504),
    .din8(hw_sin_val_8_i_V_1_11_reg_46504),
    .din9(hw_sin_val_8_i_V_1_11_reg_46504),
    .din10(hw_sin_val_8_i_V_1_11_reg_46504),
    .din11(hw_sin_val_8_i_V_1_11_reg_46504),
    .din12(hw_sin_val_8_i_V_1_11_reg_46504),
    .din13(hw_sin_val_8_i_V_1_11_reg_46504),
    .din14(hw_sin_val_8_i_V_1_11_reg_46504),
    .din15(hw_sin_val_8_i_V_1_11_reg_46504),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_1_12_fu_39892_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U387(
    .din0(hw_sin_val_8_i_V_2_11_reg_46523),
    .din1(hw_sin_val_8_i_V_2_11_reg_46523),
    .din2(sext_ln647_6_fu_39867_p1),
    .din3(hw_sin_val_8_i_V_2_11_reg_46523),
    .din4(hw_sin_val_8_i_V_2_11_reg_46523),
    .din5(hw_sin_val_8_i_V_2_11_reg_46523),
    .din6(hw_sin_val_8_i_V_2_11_reg_46523),
    .din7(hw_sin_val_8_i_V_2_11_reg_46523),
    .din8(hw_sin_val_8_i_V_2_11_reg_46523),
    .din9(hw_sin_val_8_i_V_2_11_reg_46523),
    .din10(hw_sin_val_8_i_V_2_11_reg_46523),
    .din11(hw_sin_val_8_i_V_2_11_reg_46523),
    .din12(hw_sin_val_8_i_V_2_11_reg_46523),
    .din13(hw_sin_val_8_i_V_2_11_reg_46523),
    .din14(hw_sin_val_8_i_V_2_11_reg_46523),
    .din15(hw_sin_val_8_i_V_2_11_reg_46523),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_2_12_fu_39914_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U388(
    .din0(hw_sin_val_8_i_V_3_11_reg_46542),
    .din1(hw_sin_val_8_i_V_3_11_reg_46542),
    .din2(hw_sin_val_8_i_V_3_11_reg_46542),
    .din3(sext_ln647_6_fu_39867_p1),
    .din4(hw_sin_val_8_i_V_3_11_reg_46542),
    .din5(hw_sin_val_8_i_V_3_11_reg_46542),
    .din6(hw_sin_val_8_i_V_3_11_reg_46542),
    .din7(hw_sin_val_8_i_V_3_11_reg_46542),
    .din8(hw_sin_val_8_i_V_3_11_reg_46542),
    .din9(hw_sin_val_8_i_V_3_11_reg_46542),
    .din10(hw_sin_val_8_i_V_3_11_reg_46542),
    .din11(hw_sin_val_8_i_V_3_11_reg_46542),
    .din12(hw_sin_val_8_i_V_3_11_reg_46542),
    .din13(hw_sin_val_8_i_V_3_11_reg_46542),
    .din14(hw_sin_val_8_i_V_3_11_reg_46542),
    .din15(hw_sin_val_8_i_V_3_11_reg_46542),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_3_12_fu_39936_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U389(
    .din0(hw_sin_val_8_i_V_4_11_reg_46561),
    .din1(hw_sin_val_8_i_V_4_11_reg_46561),
    .din2(hw_sin_val_8_i_V_4_11_reg_46561),
    .din3(hw_sin_val_8_i_V_4_11_reg_46561),
    .din4(sext_ln647_6_fu_39867_p1),
    .din5(hw_sin_val_8_i_V_4_11_reg_46561),
    .din6(hw_sin_val_8_i_V_4_11_reg_46561),
    .din7(hw_sin_val_8_i_V_4_11_reg_46561),
    .din8(hw_sin_val_8_i_V_4_11_reg_46561),
    .din9(hw_sin_val_8_i_V_4_11_reg_46561),
    .din10(hw_sin_val_8_i_V_4_11_reg_46561),
    .din11(hw_sin_val_8_i_V_4_11_reg_46561),
    .din12(hw_sin_val_8_i_V_4_11_reg_46561),
    .din13(hw_sin_val_8_i_V_4_11_reg_46561),
    .din14(hw_sin_val_8_i_V_4_11_reg_46561),
    .din15(hw_sin_val_8_i_V_4_11_reg_46561),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_4_12_fu_39958_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U390(
    .din0(hw_sin_val_8_i_V_5_11_reg_46580),
    .din1(hw_sin_val_8_i_V_5_11_reg_46580),
    .din2(hw_sin_val_8_i_V_5_11_reg_46580),
    .din3(hw_sin_val_8_i_V_5_11_reg_46580),
    .din4(hw_sin_val_8_i_V_5_11_reg_46580),
    .din5(sext_ln647_6_fu_39867_p1),
    .din6(hw_sin_val_8_i_V_5_11_reg_46580),
    .din7(hw_sin_val_8_i_V_5_11_reg_46580),
    .din8(hw_sin_val_8_i_V_5_11_reg_46580),
    .din9(hw_sin_val_8_i_V_5_11_reg_46580),
    .din10(hw_sin_val_8_i_V_5_11_reg_46580),
    .din11(hw_sin_val_8_i_V_5_11_reg_46580),
    .din12(hw_sin_val_8_i_V_5_11_reg_46580),
    .din13(hw_sin_val_8_i_V_5_11_reg_46580),
    .din14(hw_sin_val_8_i_V_5_11_reg_46580),
    .din15(hw_sin_val_8_i_V_5_11_reg_46580),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_5_12_fu_39980_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U391(
    .din0(hw_sin_val_8_i_V_6_11_reg_46599),
    .din1(hw_sin_val_8_i_V_6_11_reg_46599),
    .din2(hw_sin_val_8_i_V_6_11_reg_46599),
    .din3(hw_sin_val_8_i_V_6_11_reg_46599),
    .din4(hw_sin_val_8_i_V_6_11_reg_46599),
    .din5(hw_sin_val_8_i_V_6_11_reg_46599),
    .din6(sext_ln647_6_fu_39867_p1),
    .din7(hw_sin_val_8_i_V_6_11_reg_46599),
    .din8(hw_sin_val_8_i_V_6_11_reg_46599),
    .din9(hw_sin_val_8_i_V_6_11_reg_46599),
    .din10(hw_sin_val_8_i_V_6_11_reg_46599),
    .din11(hw_sin_val_8_i_V_6_11_reg_46599),
    .din12(hw_sin_val_8_i_V_6_11_reg_46599),
    .din13(hw_sin_val_8_i_V_6_11_reg_46599),
    .din14(hw_sin_val_8_i_V_6_11_reg_46599),
    .din15(hw_sin_val_8_i_V_6_11_reg_46599),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_6_12_fu_40002_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U392(
    .din0(hw_sin_val_8_i_V_7_11_reg_46618),
    .din1(hw_sin_val_8_i_V_7_11_reg_46618),
    .din2(hw_sin_val_8_i_V_7_11_reg_46618),
    .din3(hw_sin_val_8_i_V_7_11_reg_46618),
    .din4(hw_sin_val_8_i_V_7_11_reg_46618),
    .din5(hw_sin_val_8_i_V_7_11_reg_46618),
    .din6(hw_sin_val_8_i_V_7_11_reg_46618),
    .din7(sext_ln647_6_fu_39867_p1),
    .din8(hw_sin_val_8_i_V_7_11_reg_46618),
    .din9(hw_sin_val_8_i_V_7_11_reg_46618),
    .din10(hw_sin_val_8_i_V_7_11_reg_46618),
    .din11(hw_sin_val_8_i_V_7_11_reg_46618),
    .din12(hw_sin_val_8_i_V_7_11_reg_46618),
    .din13(hw_sin_val_8_i_V_7_11_reg_46618),
    .din14(hw_sin_val_8_i_V_7_11_reg_46618),
    .din15(hw_sin_val_8_i_V_7_11_reg_46618),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_7_12_fu_40024_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U393(
    .din0(hw_sin_val_8_i_V_8_11_reg_46637),
    .din1(hw_sin_val_8_i_V_8_11_reg_46637),
    .din2(hw_sin_val_8_i_V_8_11_reg_46637),
    .din3(hw_sin_val_8_i_V_8_11_reg_46637),
    .din4(hw_sin_val_8_i_V_8_11_reg_46637),
    .din5(hw_sin_val_8_i_V_8_11_reg_46637),
    .din6(hw_sin_val_8_i_V_8_11_reg_46637),
    .din7(hw_sin_val_8_i_V_8_11_reg_46637),
    .din8(sext_ln647_6_fu_39867_p1),
    .din9(hw_sin_val_8_i_V_8_11_reg_46637),
    .din10(hw_sin_val_8_i_V_8_11_reg_46637),
    .din11(hw_sin_val_8_i_V_8_11_reg_46637),
    .din12(hw_sin_val_8_i_V_8_11_reg_46637),
    .din13(hw_sin_val_8_i_V_8_11_reg_46637),
    .din14(hw_sin_val_8_i_V_8_11_reg_46637),
    .din15(hw_sin_val_8_i_V_8_11_reg_46637),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_8_12_fu_40046_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U394(
    .din0(hw_sin_val_8_i_V_9_11_reg_46656),
    .din1(hw_sin_val_8_i_V_9_11_reg_46656),
    .din2(hw_sin_val_8_i_V_9_11_reg_46656),
    .din3(hw_sin_val_8_i_V_9_11_reg_46656),
    .din4(hw_sin_val_8_i_V_9_11_reg_46656),
    .din5(hw_sin_val_8_i_V_9_11_reg_46656),
    .din6(hw_sin_val_8_i_V_9_11_reg_46656),
    .din7(hw_sin_val_8_i_V_9_11_reg_46656),
    .din8(hw_sin_val_8_i_V_9_11_reg_46656),
    .din9(sext_ln647_6_fu_39867_p1),
    .din10(hw_sin_val_8_i_V_9_11_reg_46656),
    .din11(hw_sin_val_8_i_V_9_11_reg_46656),
    .din12(hw_sin_val_8_i_V_9_11_reg_46656),
    .din13(hw_sin_val_8_i_V_9_11_reg_46656),
    .din14(hw_sin_val_8_i_V_9_11_reg_46656),
    .din15(hw_sin_val_8_i_V_9_11_reg_46656),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_9_12_fu_40068_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U395(
    .din0(hw_sin_val_8_i_V_10_11_reg_46675),
    .din1(hw_sin_val_8_i_V_10_11_reg_46675),
    .din2(hw_sin_val_8_i_V_10_11_reg_46675),
    .din3(hw_sin_val_8_i_V_10_11_reg_46675),
    .din4(hw_sin_val_8_i_V_10_11_reg_46675),
    .din5(hw_sin_val_8_i_V_10_11_reg_46675),
    .din6(hw_sin_val_8_i_V_10_11_reg_46675),
    .din7(hw_sin_val_8_i_V_10_11_reg_46675),
    .din8(hw_sin_val_8_i_V_10_11_reg_46675),
    .din9(hw_sin_val_8_i_V_10_11_reg_46675),
    .din10(sext_ln647_6_fu_39867_p1),
    .din11(hw_sin_val_8_i_V_10_11_reg_46675),
    .din12(hw_sin_val_8_i_V_10_11_reg_46675),
    .din13(hw_sin_val_8_i_V_10_11_reg_46675),
    .din14(hw_sin_val_8_i_V_10_11_reg_46675),
    .din15(hw_sin_val_8_i_V_10_11_reg_46675),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_10_12_fu_40090_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U396(
    .din0(hw_sin_val_8_i_V_11_11_reg_46694),
    .din1(hw_sin_val_8_i_V_11_11_reg_46694),
    .din2(hw_sin_val_8_i_V_11_11_reg_46694),
    .din3(hw_sin_val_8_i_V_11_11_reg_46694),
    .din4(hw_sin_val_8_i_V_11_11_reg_46694),
    .din5(hw_sin_val_8_i_V_11_11_reg_46694),
    .din6(hw_sin_val_8_i_V_11_11_reg_46694),
    .din7(hw_sin_val_8_i_V_11_11_reg_46694),
    .din8(hw_sin_val_8_i_V_11_11_reg_46694),
    .din9(hw_sin_val_8_i_V_11_11_reg_46694),
    .din10(hw_sin_val_8_i_V_11_11_reg_46694),
    .din11(sext_ln647_6_fu_39867_p1),
    .din12(hw_sin_val_8_i_V_11_11_reg_46694),
    .din13(hw_sin_val_8_i_V_11_11_reg_46694),
    .din14(hw_sin_val_8_i_V_11_11_reg_46694),
    .din15(hw_sin_val_8_i_V_11_11_reg_46694),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_11_12_fu_40112_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U397(
    .din0(hw_sin_val_8_i_V_12_11_reg_46713),
    .din1(hw_sin_val_8_i_V_12_11_reg_46713),
    .din2(hw_sin_val_8_i_V_12_11_reg_46713),
    .din3(hw_sin_val_8_i_V_12_11_reg_46713),
    .din4(hw_sin_val_8_i_V_12_11_reg_46713),
    .din5(hw_sin_val_8_i_V_12_11_reg_46713),
    .din6(hw_sin_val_8_i_V_12_11_reg_46713),
    .din7(hw_sin_val_8_i_V_12_11_reg_46713),
    .din8(hw_sin_val_8_i_V_12_11_reg_46713),
    .din9(hw_sin_val_8_i_V_12_11_reg_46713),
    .din10(hw_sin_val_8_i_V_12_11_reg_46713),
    .din11(hw_sin_val_8_i_V_12_11_reg_46713),
    .din12(sext_ln647_6_fu_39867_p1),
    .din13(hw_sin_val_8_i_V_12_11_reg_46713),
    .din14(hw_sin_val_8_i_V_12_11_reg_46713),
    .din15(hw_sin_val_8_i_V_12_11_reg_46713),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_12_12_fu_40134_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U398(
    .din0(hw_sin_val_8_i_V_13_11_reg_46732),
    .din1(hw_sin_val_8_i_V_13_11_reg_46732),
    .din2(hw_sin_val_8_i_V_13_11_reg_46732),
    .din3(hw_sin_val_8_i_V_13_11_reg_46732),
    .din4(hw_sin_val_8_i_V_13_11_reg_46732),
    .din5(hw_sin_val_8_i_V_13_11_reg_46732),
    .din6(hw_sin_val_8_i_V_13_11_reg_46732),
    .din7(hw_sin_val_8_i_V_13_11_reg_46732),
    .din8(hw_sin_val_8_i_V_13_11_reg_46732),
    .din9(hw_sin_val_8_i_V_13_11_reg_46732),
    .din10(hw_sin_val_8_i_V_13_11_reg_46732),
    .din11(hw_sin_val_8_i_V_13_11_reg_46732),
    .din12(hw_sin_val_8_i_V_13_11_reg_46732),
    .din13(sext_ln647_6_fu_39867_p1),
    .din14(hw_sin_val_8_i_V_13_11_reg_46732),
    .din15(hw_sin_val_8_i_V_13_11_reg_46732),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_13_12_fu_40156_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U399(
    .din0(hw_sin_val_8_i_V_14_11_reg_46751),
    .din1(hw_sin_val_8_i_V_14_11_reg_46751),
    .din2(hw_sin_val_8_i_V_14_11_reg_46751),
    .din3(hw_sin_val_8_i_V_14_11_reg_46751),
    .din4(hw_sin_val_8_i_V_14_11_reg_46751),
    .din5(hw_sin_val_8_i_V_14_11_reg_46751),
    .din6(hw_sin_val_8_i_V_14_11_reg_46751),
    .din7(hw_sin_val_8_i_V_14_11_reg_46751),
    .din8(hw_sin_val_8_i_V_14_11_reg_46751),
    .din9(hw_sin_val_8_i_V_14_11_reg_46751),
    .din10(hw_sin_val_8_i_V_14_11_reg_46751),
    .din11(hw_sin_val_8_i_V_14_11_reg_46751),
    .din12(hw_sin_val_8_i_V_14_11_reg_46751),
    .din13(hw_sin_val_8_i_V_14_11_reg_46751),
    .din14(sext_ln647_6_fu_39867_p1),
    .din15(hw_sin_val_8_i_V_14_11_reg_46751),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_14_12_fu_40178_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U400(
    .din0(hw_sin_val_8_i_V_15_11_reg_46770),
    .din1(hw_sin_val_8_i_V_15_11_reg_46770),
    .din2(hw_sin_val_8_i_V_15_11_reg_46770),
    .din3(hw_sin_val_8_i_V_15_11_reg_46770),
    .din4(hw_sin_val_8_i_V_15_11_reg_46770),
    .din5(hw_sin_val_8_i_V_15_11_reg_46770),
    .din6(hw_sin_val_8_i_V_15_11_reg_46770),
    .din7(hw_sin_val_8_i_V_15_11_reg_46770),
    .din8(hw_sin_val_8_i_V_15_11_reg_46770),
    .din9(hw_sin_val_8_i_V_15_11_reg_46770),
    .din10(hw_sin_val_8_i_V_15_11_reg_46770),
    .din11(hw_sin_val_8_i_V_15_11_reg_46770),
    .din12(hw_sin_val_8_i_V_15_11_reg_46770),
    .din13(hw_sin_val_8_i_V_15_11_reg_46770),
    .din14(hw_sin_val_8_i_V_15_11_reg_46770),
    .din15(sext_ln647_6_fu_39867_p1),
    .din16(sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_15_12_fu_40200_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U401(
    .din0(trunc_ln647_7_fu_40222_p1),
    .din1(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din2(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din3(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din4(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din5(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din6(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din7(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din8(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din9(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din10(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din11(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din12(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din13(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din14(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din15(hw_sin_val_8_i_V_0_12_fu_39870_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_0_13_fu_40226_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U402(
    .din0(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din1(trunc_ln647_7_fu_40222_p1),
    .din2(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din3(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din4(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din5(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din6(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din7(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din8(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din9(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din10(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din11(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din12(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din13(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din14(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din15(hw_sin_val_8_i_V_1_12_fu_39892_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_1_13_fu_40263_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U403(
    .din0(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din1(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din2(trunc_ln647_7_fu_40222_p1),
    .din3(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din4(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din5(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din6(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din7(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din8(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din9(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din10(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din11(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din12(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din13(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din14(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din15(hw_sin_val_8_i_V_2_12_fu_39914_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_2_13_fu_40300_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U404(
    .din0(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din1(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din2(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din3(trunc_ln647_7_fu_40222_p1),
    .din4(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din5(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din6(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din7(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din8(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din9(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din10(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din11(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din12(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din13(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din14(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din15(hw_sin_val_8_i_V_3_12_fu_39936_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_3_13_fu_40337_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U405(
    .din0(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din1(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din2(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din3(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din4(trunc_ln647_7_fu_40222_p1),
    .din5(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din6(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din7(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din8(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din9(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din10(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din11(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din12(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din13(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din14(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din15(hw_sin_val_8_i_V_4_12_fu_39958_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_4_13_fu_40374_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U406(
    .din0(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din1(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din2(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din3(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din4(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din5(trunc_ln647_7_fu_40222_p1),
    .din6(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din7(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din8(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din9(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din10(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din11(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din12(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din13(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din14(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din15(hw_sin_val_8_i_V_5_12_fu_39980_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_5_13_fu_40411_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U407(
    .din0(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din1(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din2(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din3(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din4(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din5(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din6(trunc_ln647_7_fu_40222_p1),
    .din7(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din8(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din9(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din10(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din11(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din12(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din13(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din14(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din15(hw_sin_val_8_i_V_6_12_fu_40002_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_6_13_fu_40448_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U408(
    .din0(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din1(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din2(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din3(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din4(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din5(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din6(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din7(trunc_ln647_7_fu_40222_p1),
    .din8(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din9(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din10(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din11(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din12(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din13(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din14(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din15(hw_sin_val_8_i_V_7_12_fu_40024_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_7_13_fu_40485_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U409(
    .din0(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din1(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din2(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din3(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din4(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din5(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din6(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din7(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din8(trunc_ln647_7_fu_40222_p1),
    .din9(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din10(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din11(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din12(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din13(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din14(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din15(hw_sin_val_8_i_V_8_12_fu_40046_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_8_13_fu_40522_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U410(
    .din0(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din1(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din2(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din3(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din4(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din5(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din6(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din7(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din8(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din9(trunc_ln647_7_fu_40222_p1),
    .din10(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din11(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din12(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din13(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din14(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din15(hw_sin_val_8_i_V_9_12_fu_40068_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_9_13_fu_40559_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U411(
    .din0(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din1(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din2(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din3(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din4(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din5(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din6(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din7(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din8(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din9(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din10(trunc_ln647_7_fu_40222_p1),
    .din11(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din12(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din13(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din14(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din15(hw_sin_val_8_i_V_10_12_fu_40090_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_10_13_fu_40596_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U412(
    .din0(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din1(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din2(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din3(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din4(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din5(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din6(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din7(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din8(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din9(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din10(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din11(trunc_ln647_7_fu_40222_p1),
    .din12(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din13(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din14(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din15(hw_sin_val_8_i_V_11_12_fu_40112_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_11_13_fu_40633_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U413(
    .din0(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din1(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din2(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din3(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din4(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din5(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din6(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din7(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din8(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din9(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din10(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din11(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din12(trunc_ln647_7_fu_40222_p1),
    .din13(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din14(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din15(hw_sin_val_8_i_V_12_12_fu_40134_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_12_13_fu_40670_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U414(
    .din0(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din1(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din2(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din3(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din4(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din5(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din6(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din7(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din8(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din9(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din10(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din11(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din12(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din13(trunc_ln647_7_fu_40222_p1),
    .din14(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din15(hw_sin_val_8_i_V_13_12_fu_40156_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_13_13_fu_40707_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U415(
    .din0(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din1(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din2(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din3(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din4(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din5(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din6(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din7(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din8(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din9(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din10(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din11(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din12(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din13(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din14(trunc_ln647_7_fu_40222_p1),
    .din15(hw_sin_val_8_i_V_14_12_fu_40178_p18),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_14_13_fu_40744_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U416(
    .din0(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din1(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din2(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din3(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din4(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din5(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din6(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din7(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din8(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din9(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din10(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din11(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din12(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din13(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din14(hw_sin_val_8_i_V_15_12_fu_40200_p18),
    .din15(trunc_ln647_7_fu_40222_p1),
    .din16(sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg),
    .dout(hw_sin_val_8_i_V_15_13_fu_40781_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U417(
    .din0(sext_ln647_14_fu_40823_p1),
    .din1(hw_cos_val_8_i_V_0_11_reg_46844),
    .din2(hw_cos_val_8_i_V_0_11_reg_46844),
    .din3(hw_cos_val_8_i_V_0_11_reg_46844),
    .din4(hw_cos_val_8_i_V_0_11_reg_46844),
    .din5(hw_cos_val_8_i_V_0_11_reg_46844),
    .din6(hw_cos_val_8_i_V_0_11_reg_46844),
    .din7(hw_cos_val_8_i_V_0_11_reg_46844),
    .din8(hw_cos_val_8_i_V_0_11_reg_46844),
    .din9(hw_cos_val_8_i_V_0_11_reg_46844),
    .din10(hw_cos_val_8_i_V_0_11_reg_46844),
    .din11(hw_cos_val_8_i_V_0_11_reg_46844),
    .din12(hw_cos_val_8_i_V_0_11_reg_46844),
    .din13(hw_cos_val_8_i_V_0_11_reg_46844),
    .din14(hw_cos_val_8_i_V_0_11_reg_46844),
    .din15(hw_cos_val_8_i_V_0_11_reg_46844),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_0_12_fu_40826_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U418(
    .din0(hw_cos_val_8_i_V_1_11_reg_46863),
    .din1(sext_ln647_14_fu_40823_p1),
    .din2(hw_cos_val_8_i_V_1_11_reg_46863),
    .din3(hw_cos_val_8_i_V_1_11_reg_46863),
    .din4(hw_cos_val_8_i_V_1_11_reg_46863),
    .din5(hw_cos_val_8_i_V_1_11_reg_46863),
    .din6(hw_cos_val_8_i_V_1_11_reg_46863),
    .din7(hw_cos_val_8_i_V_1_11_reg_46863),
    .din8(hw_cos_val_8_i_V_1_11_reg_46863),
    .din9(hw_cos_val_8_i_V_1_11_reg_46863),
    .din10(hw_cos_val_8_i_V_1_11_reg_46863),
    .din11(hw_cos_val_8_i_V_1_11_reg_46863),
    .din12(hw_cos_val_8_i_V_1_11_reg_46863),
    .din13(hw_cos_val_8_i_V_1_11_reg_46863),
    .din14(hw_cos_val_8_i_V_1_11_reg_46863),
    .din15(hw_cos_val_8_i_V_1_11_reg_46863),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_1_12_fu_40848_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U419(
    .din0(hw_cos_val_8_i_V_2_11_reg_46882),
    .din1(hw_cos_val_8_i_V_2_11_reg_46882),
    .din2(sext_ln647_14_fu_40823_p1),
    .din3(hw_cos_val_8_i_V_2_11_reg_46882),
    .din4(hw_cos_val_8_i_V_2_11_reg_46882),
    .din5(hw_cos_val_8_i_V_2_11_reg_46882),
    .din6(hw_cos_val_8_i_V_2_11_reg_46882),
    .din7(hw_cos_val_8_i_V_2_11_reg_46882),
    .din8(hw_cos_val_8_i_V_2_11_reg_46882),
    .din9(hw_cos_val_8_i_V_2_11_reg_46882),
    .din10(hw_cos_val_8_i_V_2_11_reg_46882),
    .din11(hw_cos_val_8_i_V_2_11_reg_46882),
    .din12(hw_cos_val_8_i_V_2_11_reg_46882),
    .din13(hw_cos_val_8_i_V_2_11_reg_46882),
    .din14(hw_cos_val_8_i_V_2_11_reg_46882),
    .din15(hw_cos_val_8_i_V_2_11_reg_46882),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_2_12_fu_40870_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U420(
    .din0(hw_cos_val_8_i_V_3_11_reg_46901),
    .din1(hw_cos_val_8_i_V_3_11_reg_46901),
    .din2(hw_cos_val_8_i_V_3_11_reg_46901),
    .din3(sext_ln647_14_fu_40823_p1),
    .din4(hw_cos_val_8_i_V_3_11_reg_46901),
    .din5(hw_cos_val_8_i_V_3_11_reg_46901),
    .din6(hw_cos_val_8_i_V_3_11_reg_46901),
    .din7(hw_cos_val_8_i_V_3_11_reg_46901),
    .din8(hw_cos_val_8_i_V_3_11_reg_46901),
    .din9(hw_cos_val_8_i_V_3_11_reg_46901),
    .din10(hw_cos_val_8_i_V_3_11_reg_46901),
    .din11(hw_cos_val_8_i_V_3_11_reg_46901),
    .din12(hw_cos_val_8_i_V_3_11_reg_46901),
    .din13(hw_cos_val_8_i_V_3_11_reg_46901),
    .din14(hw_cos_val_8_i_V_3_11_reg_46901),
    .din15(hw_cos_val_8_i_V_3_11_reg_46901),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_3_12_fu_40892_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U421(
    .din0(hw_cos_val_8_i_V_4_11_reg_46920),
    .din1(hw_cos_val_8_i_V_4_11_reg_46920),
    .din2(hw_cos_val_8_i_V_4_11_reg_46920),
    .din3(hw_cos_val_8_i_V_4_11_reg_46920),
    .din4(sext_ln647_14_fu_40823_p1),
    .din5(hw_cos_val_8_i_V_4_11_reg_46920),
    .din6(hw_cos_val_8_i_V_4_11_reg_46920),
    .din7(hw_cos_val_8_i_V_4_11_reg_46920),
    .din8(hw_cos_val_8_i_V_4_11_reg_46920),
    .din9(hw_cos_val_8_i_V_4_11_reg_46920),
    .din10(hw_cos_val_8_i_V_4_11_reg_46920),
    .din11(hw_cos_val_8_i_V_4_11_reg_46920),
    .din12(hw_cos_val_8_i_V_4_11_reg_46920),
    .din13(hw_cos_val_8_i_V_4_11_reg_46920),
    .din14(hw_cos_val_8_i_V_4_11_reg_46920),
    .din15(hw_cos_val_8_i_V_4_11_reg_46920),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_4_12_fu_40914_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U422(
    .din0(hw_cos_val_8_i_V_5_11_reg_46939),
    .din1(hw_cos_val_8_i_V_5_11_reg_46939),
    .din2(hw_cos_val_8_i_V_5_11_reg_46939),
    .din3(hw_cos_val_8_i_V_5_11_reg_46939),
    .din4(hw_cos_val_8_i_V_5_11_reg_46939),
    .din5(sext_ln647_14_fu_40823_p1),
    .din6(hw_cos_val_8_i_V_5_11_reg_46939),
    .din7(hw_cos_val_8_i_V_5_11_reg_46939),
    .din8(hw_cos_val_8_i_V_5_11_reg_46939),
    .din9(hw_cos_val_8_i_V_5_11_reg_46939),
    .din10(hw_cos_val_8_i_V_5_11_reg_46939),
    .din11(hw_cos_val_8_i_V_5_11_reg_46939),
    .din12(hw_cos_val_8_i_V_5_11_reg_46939),
    .din13(hw_cos_val_8_i_V_5_11_reg_46939),
    .din14(hw_cos_val_8_i_V_5_11_reg_46939),
    .din15(hw_cos_val_8_i_V_5_11_reg_46939),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_5_12_fu_40936_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U423(
    .din0(hw_cos_val_8_i_V_6_11_reg_46958),
    .din1(hw_cos_val_8_i_V_6_11_reg_46958),
    .din2(hw_cos_val_8_i_V_6_11_reg_46958),
    .din3(hw_cos_val_8_i_V_6_11_reg_46958),
    .din4(hw_cos_val_8_i_V_6_11_reg_46958),
    .din5(hw_cos_val_8_i_V_6_11_reg_46958),
    .din6(sext_ln647_14_fu_40823_p1),
    .din7(hw_cos_val_8_i_V_6_11_reg_46958),
    .din8(hw_cos_val_8_i_V_6_11_reg_46958),
    .din9(hw_cos_val_8_i_V_6_11_reg_46958),
    .din10(hw_cos_val_8_i_V_6_11_reg_46958),
    .din11(hw_cos_val_8_i_V_6_11_reg_46958),
    .din12(hw_cos_val_8_i_V_6_11_reg_46958),
    .din13(hw_cos_val_8_i_V_6_11_reg_46958),
    .din14(hw_cos_val_8_i_V_6_11_reg_46958),
    .din15(hw_cos_val_8_i_V_6_11_reg_46958),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_6_12_fu_40958_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U424(
    .din0(hw_cos_val_8_i_V_7_11_reg_46977),
    .din1(hw_cos_val_8_i_V_7_11_reg_46977),
    .din2(hw_cos_val_8_i_V_7_11_reg_46977),
    .din3(hw_cos_val_8_i_V_7_11_reg_46977),
    .din4(hw_cos_val_8_i_V_7_11_reg_46977),
    .din5(hw_cos_val_8_i_V_7_11_reg_46977),
    .din6(hw_cos_val_8_i_V_7_11_reg_46977),
    .din7(sext_ln647_14_fu_40823_p1),
    .din8(hw_cos_val_8_i_V_7_11_reg_46977),
    .din9(hw_cos_val_8_i_V_7_11_reg_46977),
    .din10(hw_cos_val_8_i_V_7_11_reg_46977),
    .din11(hw_cos_val_8_i_V_7_11_reg_46977),
    .din12(hw_cos_val_8_i_V_7_11_reg_46977),
    .din13(hw_cos_val_8_i_V_7_11_reg_46977),
    .din14(hw_cos_val_8_i_V_7_11_reg_46977),
    .din15(hw_cos_val_8_i_V_7_11_reg_46977),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_7_12_fu_40980_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U425(
    .din0(hw_cos_val_8_i_V_8_11_reg_46996),
    .din1(hw_cos_val_8_i_V_8_11_reg_46996),
    .din2(hw_cos_val_8_i_V_8_11_reg_46996),
    .din3(hw_cos_val_8_i_V_8_11_reg_46996),
    .din4(hw_cos_val_8_i_V_8_11_reg_46996),
    .din5(hw_cos_val_8_i_V_8_11_reg_46996),
    .din6(hw_cos_val_8_i_V_8_11_reg_46996),
    .din7(hw_cos_val_8_i_V_8_11_reg_46996),
    .din8(sext_ln647_14_fu_40823_p1),
    .din9(hw_cos_val_8_i_V_8_11_reg_46996),
    .din10(hw_cos_val_8_i_V_8_11_reg_46996),
    .din11(hw_cos_val_8_i_V_8_11_reg_46996),
    .din12(hw_cos_val_8_i_V_8_11_reg_46996),
    .din13(hw_cos_val_8_i_V_8_11_reg_46996),
    .din14(hw_cos_val_8_i_V_8_11_reg_46996),
    .din15(hw_cos_val_8_i_V_8_11_reg_46996),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_8_12_fu_41002_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U426(
    .din0(hw_cos_val_8_i_V_9_11_reg_47015),
    .din1(hw_cos_val_8_i_V_9_11_reg_47015),
    .din2(hw_cos_val_8_i_V_9_11_reg_47015),
    .din3(hw_cos_val_8_i_V_9_11_reg_47015),
    .din4(hw_cos_val_8_i_V_9_11_reg_47015),
    .din5(hw_cos_val_8_i_V_9_11_reg_47015),
    .din6(hw_cos_val_8_i_V_9_11_reg_47015),
    .din7(hw_cos_val_8_i_V_9_11_reg_47015),
    .din8(hw_cos_val_8_i_V_9_11_reg_47015),
    .din9(sext_ln647_14_fu_40823_p1),
    .din10(hw_cos_val_8_i_V_9_11_reg_47015),
    .din11(hw_cos_val_8_i_V_9_11_reg_47015),
    .din12(hw_cos_val_8_i_V_9_11_reg_47015),
    .din13(hw_cos_val_8_i_V_9_11_reg_47015),
    .din14(hw_cos_val_8_i_V_9_11_reg_47015),
    .din15(hw_cos_val_8_i_V_9_11_reg_47015),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_9_12_fu_41024_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U427(
    .din0(hw_cos_val_8_i_V_10_11_reg_47034),
    .din1(hw_cos_val_8_i_V_10_11_reg_47034),
    .din2(hw_cos_val_8_i_V_10_11_reg_47034),
    .din3(hw_cos_val_8_i_V_10_11_reg_47034),
    .din4(hw_cos_val_8_i_V_10_11_reg_47034),
    .din5(hw_cos_val_8_i_V_10_11_reg_47034),
    .din6(hw_cos_val_8_i_V_10_11_reg_47034),
    .din7(hw_cos_val_8_i_V_10_11_reg_47034),
    .din8(hw_cos_val_8_i_V_10_11_reg_47034),
    .din9(hw_cos_val_8_i_V_10_11_reg_47034),
    .din10(sext_ln647_14_fu_40823_p1),
    .din11(hw_cos_val_8_i_V_10_11_reg_47034),
    .din12(hw_cos_val_8_i_V_10_11_reg_47034),
    .din13(hw_cos_val_8_i_V_10_11_reg_47034),
    .din14(hw_cos_val_8_i_V_10_11_reg_47034),
    .din15(hw_cos_val_8_i_V_10_11_reg_47034),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_10_12_fu_41046_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U428(
    .din0(hw_cos_val_8_i_V_11_11_reg_47053),
    .din1(hw_cos_val_8_i_V_11_11_reg_47053),
    .din2(hw_cos_val_8_i_V_11_11_reg_47053),
    .din3(hw_cos_val_8_i_V_11_11_reg_47053),
    .din4(hw_cos_val_8_i_V_11_11_reg_47053),
    .din5(hw_cos_val_8_i_V_11_11_reg_47053),
    .din6(hw_cos_val_8_i_V_11_11_reg_47053),
    .din7(hw_cos_val_8_i_V_11_11_reg_47053),
    .din8(hw_cos_val_8_i_V_11_11_reg_47053),
    .din9(hw_cos_val_8_i_V_11_11_reg_47053),
    .din10(hw_cos_val_8_i_V_11_11_reg_47053),
    .din11(sext_ln647_14_fu_40823_p1),
    .din12(hw_cos_val_8_i_V_11_11_reg_47053),
    .din13(hw_cos_val_8_i_V_11_11_reg_47053),
    .din14(hw_cos_val_8_i_V_11_11_reg_47053),
    .din15(hw_cos_val_8_i_V_11_11_reg_47053),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_11_12_fu_41068_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U429(
    .din0(hw_cos_val_8_i_V_12_11_reg_47072),
    .din1(hw_cos_val_8_i_V_12_11_reg_47072),
    .din2(hw_cos_val_8_i_V_12_11_reg_47072),
    .din3(hw_cos_val_8_i_V_12_11_reg_47072),
    .din4(hw_cos_val_8_i_V_12_11_reg_47072),
    .din5(hw_cos_val_8_i_V_12_11_reg_47072),
    .din6(hw_cos_val_8_i_V_12_11_reg_47072),
    .din7(hw_cos_val_8_i_V_12_11_reg_47072),
    .din8(hw_cos_val_8_i_V_12_11_reg_47072),
    .din9(hw_cos_val_8_i_V_12_11_reg_47072),
    .din10(hw_cos_val_8_i_V_12_11_reg_47072),
    .din11(hw_cos_val_8_i_V_12_11_reg_47072),
    .din12(sext_ln647_14_fu_40823_p1),
    .din13(hw_cos_val_8_i_V_12_11_reg_47072),
    .din14(hw_cos_val_8_i_V_12_11_reg_47072),
    .din15(hw_cos_val_8_i_V_12_11_reg_47072),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_12_12_fu_41090_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U430(
    .din0(hw_cos_val_8_i_V_13_11_reg_47091),
    .din1(hw_cos_val_8_i_V_13_11_reg_47091),
    .din2(hw_cos_val_8_i_V_13_11_reg_47091),
    .din3(hw_cos_val_8_i_V_13_11_reg_47091),
    .din4(hw_cos_val_8_i_V_13_11_reg_47091),
    .din5(hw_cos_val_8_i_V_13_11_reg_47091),
    .din6(hw_cos_val_8_i_V_13_11_reg_47091),
    .din7(hw_cos_val_8_i_V_13_11_reg_47091),
    .din8(hw_cos_val_8_i_V_13_11_reg_47091),
    .din9(hw_cos_val_8_i_V_13_11_reg_47091),
    .din10(hw_cos_val_8_i_V_13_11_reg_47091),
    .din11(hw_cos_val_8_i_V_13_11_reg_47091),
    .din12(hw_cos_val_8_i_V_13_11_reg_47091),
    .din13(sext_ln647_14_fu_40823_p1),
    .din14(hw_cos_val_8_i_V_13_11_reg_47091),
    .din15(hw_cos_val_8_i_V_13_11_reg_47091),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_13_12_fu_41112_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U431(
    .din0(hw_cos_val_8_i_V_14_11_reg_47110),
    .din1(hw_cos_val_8_i_V_14_11_reg_47110),
    .din2(hw_cos_val_8_i_V_14_11_reg_47110),
    .din3(hw_cos_val_8_i_V_14_11_reg_47110),
    .din4(hw_cos_val_8_i_V_14_11_reg_47110),
    .din5(hw_cos_val_8_i_V_14_11_reg_47110),
    .din6(hw_cos_val_8_i_V_14_11_reg_47110),
    .din7(hw_cos_val_8_i_V_14_11_reg_47110),
    .din8(hw_cos_val_8_i_V_14_11_reg_47110),
    .din9(hw_cos_val_8_i_V_14_11_reg_47110),
    .din10(hw_cos_val_8_i_V_14_11_reg_47110),
    .din11(hw_cos_val_8_i_V_14_11_reg_47110),
    .din12(hw_cos_val_8_i_V_14_11_reg_47110),
    .din13(hw_cos_val_8_i_V_14_11_reg_47110),
    .din14(sext_ln647_14_fu_40823_p1),
    .din15(hw_cos_val_8_i_V_14_11_reg_47110),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_14_12_fu_41134_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U432(
    .din0(hw_cos_val_8_i_V_15_11_reg_47129),
    .din1(hw_cos_val_8_i_V_15_11_reg_47129),
    .din2(hw_cos_val_8_i_V_15_11_reg_47129),
    .din3(hw_cos_val_8_i_V_15_11_reg_47129),
    .din4(hw_cos_val_8_i_V_15_11_reg_47129),
    .din5(hw_cos_val_8_i_V_15_11_reg_47129),
    .din6(hw_cos_val_8_i_V_15_11_reg_47129),
    .din7(hw_cos_val_8_i_V_15_11_reg_47129),
    .din8(hw_cos_val_8_i_V_15_11_reg_47129),
    .din9(hw_cos_val_8_i_V_15_11_reg_47129),
    .din10(hw_cos_val_8_i_V_15_11_reg_47129),
    .din11(hw_cos_val_8_i_V_15_11_reg_47129),
    .din12(hw_cos_val_8_i_V_15_11_reg_47129),
    .din13(hw_cos_val_8_i_V_15_11_reg_47129),
    .din14(hw_cos_val_8_i_V_15_11_reg_47129),
    .din15(sext_ln647_14_fu_40823_p1),
    .din16(cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_15_12_fu_41156_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U433(
    .din0(trunc_ln647_15_fu_41178_p1),
    .din1(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din2(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din3(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din4(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din5(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din6(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din7(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din8(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din9(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din10(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din11(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din12(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din13(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din14(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din15(hw_cos_val_8_i_V_0_12_fu_40826_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_0_13_fu_41182_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U434(
    .din0(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din1(trunc_ln647_15_fu_41178_p1),
    .din2(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din3(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din4(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din5(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din6(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din7(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din8(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din9(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din10(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din11(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din12(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din13(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din14(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din15(hw_cos_val_8_i_V_1_12_fu_40848_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_1_13_fu_41219_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U435(
    .din0(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din1(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din2(trunc_ln647_15_fu_41178_p1),
    .din3(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din4(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din5(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din6(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din7(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din8(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din9(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din10(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din11(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din12(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din13(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din14(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din15(hw_cos_val_8_i_V_2_12_fu_40870_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_2_13_fu_41256_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U436(
    .din0(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din1(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din2(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din3(trunc_ln647_15_fu_41178_p1),
    .din4(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din5(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din6(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din7(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din8(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din9(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din10(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din11(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din12(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din13(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din14(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din15(hw_cos_val_8_i_V_3_12_fu_40892_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_3_13_fu_41293_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U437(
    .din0(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din1(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din2(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din3(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din4(trunc_ln647_15_fu_41178_p1),
    .din5(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din6(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din7(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din8(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din9(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din10(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din11(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din12(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din13(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din14(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din15(hw_cos_val_8_i_V_4_12_fu_40914_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_4_13_fu_41330_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U438(
    .din0(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din1(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din2(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din3(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din4(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din5(trunc_ln647_15_fu_41178_p1),
    .din6(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din7(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din8(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din9(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din10(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din11(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din12(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din13(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din14(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din15(hw_cos_val_8_i_V_5_12_fu_40936_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_5_13_fu_41367_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U439(
    .din0(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din1(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din2(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din3(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din4(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din5(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din6(trunc_ln647_15_fu_41178_p1),
    .din7(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din8(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din9(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din10(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din11(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din12(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din13(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din14(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din15(hw_cos_val_8_i_V_6_12_fu_40958_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_6_13_fu_41404_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U440(
    .din0(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din1(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din2(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din3(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din4(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din5(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din6(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din7(trunc_ln647_15_fu_41178_p1),
    .din8(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din9(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din10(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din11(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din12(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din13(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din14(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din15(hw_cos_val_8_i_V_7_12_fu_40980_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_7_13_fu_41441_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U441(
    .din0(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din1(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din2(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din3(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din4(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din5(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din6(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din7(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din8(trunc_ln647_15_fu_41178_p1),
    .din9(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din10(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din11(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din12(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din13(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din14(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din15(hw_cos_val_8_i_V_8_12_fu_41002_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_8_13_fu_41478_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U442(
    .din0(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din1(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din2(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din3(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din4(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din5(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din6(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din7(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din8(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din9(trunc_ln647_15_fu_41178_p1),
    .din10(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din11(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din12(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din13(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din14(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din15(hw_cos_val_8_i_V_9_12_fu_41024_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_9_13_fu_41515_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U443(
    .din0(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din1(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din2(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din3(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din4(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din5(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din6(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din7(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din8(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din9(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din10(trunc_ln647_15_fu_41178_p1),
    .din11(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din12(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din13(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din14(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din15(hw_cos_val_8_i_V_10_12_fu_41046_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_10_13_fu_41552_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U444(
    .din0(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din1(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din2(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din3(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din4(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din5(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din6(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din7(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din8(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din9(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din10(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din11(trunc_ln647_15_fu_41178_p1),
    .din12(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din13(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din14(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din15(hw_cos_val_8_i_V_11_12_fu_41068_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_11_13_fu_41589_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U445(
    .din0(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din1(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din2(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din3(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din4(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din5(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din6(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din7(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din8(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din9(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din10(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din11(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din12(trunc_ln647_15_fu_41178_p1),
    .din13(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din14(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din15(hw_cos_val_8_i_V_12_12_fu_41090_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_12_13_fu_41626_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U446(
    .din0(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din1(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din2(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din3(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din4(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din5(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din6(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din7(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din8(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din9(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din10(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din11(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din12(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din13(trunc_ln647_15_fu_41178_p1),
    .din14(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din15(hw_cos_val_8_i_V_13_12_fu_41112_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_13_13_fu_41663_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U447(
    .din0(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din1(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din2(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din3(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din4(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din5(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din6(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din7(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din8(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din9(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din10(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din11(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din12(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din13(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din14(trunc_ln647_15_fu_41178_p1),
    .din15(hw_cos_val_8_i_V_14_12_fu_41134_p18),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_14_13_fu_41700_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U448(
    .din0(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din1(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din2(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din3(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din4(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din5(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din6(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din7(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din8(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din9(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din10(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din11(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din12(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din13(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din14(hw_cos_val_8_i_V_15_12_fu_41156_p18),
    .din15(trunc_ln647_15_fu_41178_p1),
    .din16(cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg),
    .dout(hw_cos_val_8_i_V_15_13_fu_41737_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U449(
    .din0(sext_ln647_7_fu_41784_p1),
    .din1(hw_sin_val_8_i_V_0_13_reg_47183),
    .din2(hw_sin_val_8_i_V_0_13_reg_47183),
    .din3(hw_sin_val_8_i_V_0_13_reg_47183),
    .din4(hw_sin_val_8_i_V_0_13_reg_47183),
    .din5(hw_sin_val_8_i_V_0_13_reg_47183),
    .din6(hw_sin_val_8_i_V_0_13_reg_47183),
    .din7(hw_sin_val_8_i_V_0_13_reg_47183),
    .din8(hw_sin_val_8_i_V_0_13_reg_47183),
    .din9(hw_sin_val_8_i_V_0_13_reg_47183),
    .din10(hw_sin_val_8_i_V_0_13_reg_47183),
    .din11(hw_sin_val_8_i_V_0_13_reg_47183),
    .din12(hw_sin_val_8_i_V_0_13_reg_47183),
    .din13(hw_sin_val_8_i_V_0_13_reg_47183),
    .din14(hw_sin_val_8_i_V_0_13_reg_47183),
    .din15(hw_sin_val_8_i_V_0_13_reg_47183),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_0_14_fu_41788_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U450(
    .din0(hw_sin_val_8_i_V_1_13_reg_47202),
    .din1(sext_ln647_7_fu_41784_p1),
    .din2(hw_sin_val_8_i_V_1_13_reg_47202),
    .din3(hw_sin_val_8_i_V_1_13_reg_47202),
    .din4(hw_sin_val_8_i_V_1_13_reg_47202),
    .din5(hw_sin_val_8_i_V_1_13_reg_47202),
    .din6(hw_sin_val_8_i_V_1_13_reg_47202),
    .din7(hw_sin_val_8_i_V_1_13_reg_47202),
    .din8(hw_sin_val_8_i_V_1_13_reg_47202),
    .din9(hw_sin_val_8_i_V_1_13_reg_47202),
    .din10(hw_sin_val_8_i_V_1_13_reg_47202),
    .din11(hw_sin_val_8_i_V_1_13_reg_47202),
    .din12(hw_sin_val_8_i_V_1_13_reg_47202),
    .din13(hw_sin_val_8_i_V_1_13_reg_47202),
    .din14(hw_sin_val_8_i_V_1_13_reg_47202),
    .din15(hw_sin_val_8_i_V_1_13_reg_47202),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_1_14_fu_41811_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U451(
    .din0(hw_sin_val_8_i_V_2_13_reg_47221),
    .din1(hw_sin_val_8_i_V_2_13_reg_47221),
    .din2(sext_ln647_7_fu_41784_p1),
    .din3(hw_sin_val_8_i_V_2_13_reg_47221),
    .din4(hw_sin_val_8_i_V_2_13_reg_47221),
    .din5(hw_sin_val_8_i_V_2_13_reg_47221),
    .din6(hw_sin_val_8_i_V_2_13_reg_47221),
    .din7(hw_sin_val_8_i_V_2_13_reg_47221),
    .din8(hw_sin_val_8_i_V_2_13_reg_47221),
    .din9(hw_sin_val_8_i_V_2_13_reg_47221),
    .din10(hw_sin_val_8_i_V_2_13_reg_47221),
    .din11(hw_sin_val_8_i_V_2_13_reg_47221),
    .din12(hw_sin_val_8_i_V_2_13_reg_47221),
    .din13(hw_sin_val_8_i_V_2_13_reg_47221),
    .din14(hw_sin_val_8_i_V_2_13_reg_47221),
    .din15(hw_sin_val_8_i_V_2_13_reg_47221),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_2_14_fu_41834_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U452(
    .din0(hw_sin_val_8_i_V_3_13_reg_47240),
    .din1(hw_sin_val_8_i_V_3_13_reg_47240),
    .din2(hw_sin_val_8_i_V_3_13_reg_47240),
    .din3(sext_ln647_7_fu_41784_p1),
    .din4(hw_sin_val_8_i_V_3_13_reg_47240),
    .din5(hw_sin_val_8_i_V_3_13_reg_47240),
    .din6(hw_sin_val_8_i_V_3_13_reg_47240),
    .din7(hw_sin_val_8_i_V_3_13_reg_47240),
    .din8(hw_sin_val_8_i_V_3_13_reg_47240),
    .din9(hw_sin_val_8_i_V_3_13_reg_47240),
    .din10(hw_sin_val_8_i_V_3_13_reg_47240),
    .din11(hw_sin_val_8_i_V_3_13_reg_47240),
    .din12(hw_sin_val_8_i_V_3_13_reg_47240),
    .din13(hw_sin_val_8_i_V_3_13_reg_47240),
    .din14(hw_sin_val_8_i_V_3_13_reg_47240),
    .din15(hw_sin_val_8_i_V_3_13_reg_47240),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_3_14_fu_41857_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U453(
    .din0(hw_sin_val_8_i_V_4_13_reg_47259),
    .din1(hw_sin_val_8_i_V_4_13_reg_47259),
    .din2(hw_sin_val_8_i_V_4_13_reg_47259),
    .din3(hw_sin_val_8_i_V_4_13_reg_47259),
    .din4(sext_ln647_7_fu_41784_p1),
    .din5(hw_sin_val_8_i_V_4_13_reg_47259),
    .din6(hw_sin_val_8_i_V_4_13_reg_47259),
    .din7(hw_sin_val_8_i_V_4_13_reg_47259),
    .din8(hw_sin_val_8_i_V_4_13_reg_47259),
    .din9(hw_sin_val_8_i_V_4_13_reg_47259),
    .din10(hw_sin_val_8_i_V_4_13_reg_47259),
    .din11(hw_sin_val_8_i_V_4_13_reg_47259),
    .din12(hw_sin_val_8_i_V_4_13_reg_47259),
    .din13(hw_sin_val_8_i_V_4_13_reg_47259),
    .din14(hw_sin_val_8_i_V_4_13_reg_47259),
    .din15(hw_sin_val_8_i_V_4_13_reg_47259),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_4_14_fu_41880_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U454(
    .din0(hw_sin_val_8_i_V_5_13_reg_47278),
    .din1(hw_sin_val_8_i_V_5_13_reg_47278),
    .din2(hw_sin_val_8_i_V_5_13_reg_47278),
    .din3(hw_sin_val_8_i_V_5_13_reg_47278),
    .din4(hw_sin_val_8_i_V_5_13_reg_47278),
    .din5(sext_ln647_7_fu_41784_p1),
    .din6(hw_sin_val_8_i_V_5_13_reg_47278),
    .din7(hw_sin_val_8_i_V_5_13_reg_47278),
    .din8(hw_sin_val_8_i_V_5_13_reg_47278),
    .din9(hw_sin_val_8_i_V_5_13_reg_47278),
    .din10(hw_sin_val_8_i_V_5_13_reg_47278),
    .din11(hw_sin_val_8_i_V_5_13_reg_47278),
    .din12(hw_sin_val_8_i_V_5_13_reg_47278),
    .din13(hw_sin_val_8_i_V_5_13_reg_47278),
    .din14(hw_sin_val_8_i_V_5_13_reg_47278),
    .din15(hw_sin_val_8_i_V_5_13_reg_47278),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_5_14_fu_41903_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U455(
    .din0(hw_sin_val_8_i_V_6_13_reg_47297),
    .din1(hw_sin_val_8_i_V_6_13_reg_47297),
    .din2(hw_sin_val_8_i_V_6_13_reg_47297),
    .din3(hw_sin_val_8_i_V_6_13_reg_47297),
    .din4(hw_sin_val_8_i_V_6_13_reg_47297),
    .din5(hw_sin_val_8_i_V_6_13_reg_47297),
    .din6(sext_ln647_7_fu_41784_p1),
    .din7(hw_sin_val_8_i_V_6_13_reg_47297),
    .din8(hw_sin_val_8_i_V_6_13_reg_47297),
    .din9(hw_sin_val_8_i_V_6_13_reg_47297),
    .din10(hw_sin_val_8_i_V_6_13_reg_47297),
    .din11(hw_sin_val_8_i_V_6_13_reg_47297),
    .din12(hw_sin_val_8_i_V_6_13_reg_47297),
    .din13(hw_sin_val_8_i_V_6_13_reg_47297),
    .din14(hw_sin_val_8_i_V_6_13_reg_47297),
    .din15(hw_sin_val_8_i_V_6_13_reg_47297),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_6_14_fu_41926_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U456(
    .din0(hw_sin_val_8_i_V_7_13_reg_47316),
    .din1(hw_sin_val_8_i_V_7_13_reg_47316),
    .din2(hw_sin_val_8_i_V_7_13_reg_47316),
    .din3(hw_sin_val_8_i_V_7_13_reg_47316),
    .din4(hw_sin_val_8_i_V_7_13_reg_47316),
    .din5(hw_sin_val_8_i_V_7_13_reg_47316),
    .din6(hw_sin_val_8_i_V_7_13_reg_47316),
    .din7(sext_ln647_7_fu_41784_p1),
    .din8(hw_sin_val_8_i_V_7_13_reg_47316),
    .din9(hw_sin_val_8_i_V_7_13_reg_47316),
    .din10(hw_sin_val_8_i_V_7_13_reg_47316),
    .din11(hw_sin_val_8_i_V_7_13_reg_47316),
    .din12(hw_sin_val_8_i_V_7_13_reg_47316),
    .din13(hw_sin_val_8_i_V_7_13_reg_47316),
    .din14(hw_sin_val_8_i_V_7_13_reg_47316),
    .din15(hw_sin_val_8_i_V_7_13_reg_47316),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_7_14_fu_41949_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U457(
    .din0(hw_sin_val_8_i_V_8_13_reg_47335),
    .din1(hw_sin_val_8_i_V_8_13_reg_47335),
    .din2(hw_sin_val_8_i_V_8_13_reg_47335),
    .din3(hw_sin_val_8_i_V_8_13_reg_47335),
    .din4(hw_sin_val_8_i_V_8_13_reg_47335),
    .din5(hw_sin_val_8_i_V_8_13_reg_47335),
    .din6(hw_sin_val_8_i_V_8_13_reg_47335),
    .din7(hw_sin_val_8_i_V_8_13_reg_47335),
    .din8(sext_ln647_7_fu_41784_p1),
    .din9(hw_sin_val_8_i_V_8_13_reg_47335),
    .din10(hw_sin_val_8_i_V_8_13_reg_47335),
    .din11(hw_sin_val_8_i_V_8_13_reg_47335),
    .din12(hw_sin_val_8_i_V_8_13_reg_47335),
    .din13(hw_sin_val_8_i_V_8_13_reg_47335),
    .din14(hw_sin_val_8_i_V_8_13_reg_47335),
    .din15(hw_sin_val_8_i_V_8_13_reg_47335),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_8_14_fu_41972_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U458(
    .din0(hw_sin_val_8_i_V_9_13_reg_47354),
    .din1(hw_sin_val_8_i_V_9_13_reg_47354),
    .din2(hw_sin_val_8_i_V_9_13_reg_47354),
    .din3(hw_sin_val_8_i_V_9_13_reg_47354),
    .din4(hw_sin_val_8_i_V_9_13_reg_47354),
    .din5(hw_sin_val_8_i_V_9_13_reg_47354),
    .din6(hw_sin_val_8_i_V_9_13_reg_47354),
    .din7(hw_sin_val_8_i_V_9_13_reg_47354),
    .din8(hw_sin_val_8_i_V_9_13_reg_47354),
    .din9(sext_ln647_7_fu_41784_p1),
    .din10(hw_sin_val_8_i_V_9_13_reg_47354),
    .din11(hw_sin_val_8_i_V_9_13_reg_47354),
    .din12(hw_sin_val_8_i_V_9_13_reg_47354),
    .din13(hw_sin_val_8_i_V_9_13_reg_47354),
    .din14(hw_sin_val_8_i_V_9_13_reg_47354),
    .din15(hw_sin_val_8_i_V_9_13_reg_47354),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_9_14_fu_41995_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U459(
    .din0(hw_sin_val_8_i_V_10_13_reg_47373),
    .din1(hw_sin_val_8_i_V_10_13_reg_47373),
    .din2(hw_sin_val_8_i_V_10_13_reg_47373),
    .din3(hw_sin_val_8_i_V_10_13_reg_47373),
    .din4(hw_sin_val_8_i_V_10_13_reg_47373),
    .din5(hw_sin_val_8_i_V_10_13_reg_47373),
    .din6(hw_sin_val_8_i_V_10_13_reg_47373),
    .din7(hw_sin_val_8_i_V_10_13_reg_47373),
    .din8(hw_sin_val_8_i_V_10_13_reg_47373),
    .din9(hw_sin_val_8_i_V_10_13_reg_47373),
    .din10(sext_ln647_7_fu_41784_p1),
    .din11(hw_sin_val_8_i_V_10_13_reg_47373),
    .din12(hw_sin_val_8_i_V_10_13_reg_47373),
    .din13(hw_sin_val_8_i_V_10_13_reg_47373),
    .din14(hw_sin_val_8_i_V_10_13_reg_47373),
    .din15(hw_sin_val_8_i_V_10_13_reg_47373),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_10_14_fu_42018_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U460(
    .din0(hw_sin_val_8_i_V_11_13_reg_47392),
    .din1(hw_sin_val_8_i_V_11_13_reg_47392),
    .din2(hw_sin_val_8_i_V_11_13_reg_47392),
    .din3(hw_sin_val_8_i_V_11_13_reg_47392),
    .din4(hw_sin_val_8_i_V_11_13_reg_47392),
    .din5(hw_sin_val_8_i_V_11_13_reg_47392),
    .din6(hw_sin_val_8_i_V_11_13_reg_47392),
    .din7(hw_sin_val_8_i_V_11_13_reg_47392),
    .din8(hw_sin_val_8_i_V_11_13_reg_47392),
    .din9(hw_sin_val_8_i_V_11_13_reg_47392),
    .din10(hw_sin_val_8_i_V_11_13_reg_47392),
    .din11(sext_ln647_7_fu_41784_p1),
    .din12(hw_sin_val_8_i_V_11_13_reg_47392),
    .din13(hw_sin_val_8_i_V_11_13_reg_47392),
    .din14(hw_sin_val_8_i_V_11_13_reg_47392),
    .din15(hw_sin_val_8_i_V_11_13_reg_47392),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_11_14_fu_42041_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U461(
    .din0(hw_sin_val_8_i_V_12_13_reg_47411),
    .din1(hw_sin_val_8_i_V_12_13_reg_47411),
    .din2(hw_sin_val_8_i_V_12_13_reg_47411),
    .din3(hw_sin_val_8_i_V_12_13_reg_47411),
    .din4(hw_sin_val_8_i_V_12_13_reg_47411),
    .din5(hw_sin_val_8_i_V_12_13_reg_47411),
    .din6(hw_sin_val_8_i_V_12_13_reg_47411),
    .din7(hw_sin_val_8_i_V_12_13_reg_47411),
    .din8(hw_sin_val_8_i_V_12_13_reg_47411),
    .din9(hw_sin_val_8_i_V_12_13_reg_47411),
    .din10(hw_sin_val_8_i_V_12_13_reg_47411),
    .din11(hw_sin_val_8_i_V_12_13_reg_47411),
    .din12(sext_ln647_7_fu_41784_p1),
    .din13(hw_sin_val_8_i_V_12_13_reg_47411),
    .din14(hw_sin_val_8_i_V_12_13_reg_47411),
    .din15(hw_sin_val_8_i_V_12_13_reg_47411),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_12_14_fu_42064_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U462(
    .din0(hw_sin_val_8_i_V_13_13_reg_47430),
    .din1(hw_sin_val_8_i_V_13_13_reg_47430),
    .din2(hw_sin_val_8_i_V_13_13_reg_47430),
    .din3(hw_sin_val_8_i_V_13_13_reg_47430),
    .din4(hw_sin_val_8_i_V_13_13_reg_47430),
    .din5(hw_sin_val_8_i_V_13_13_reg_47430),
    .din6(hw_sin_val_8_i_V_13_13_reg_47430),
    .din7(hw_sin_val_8_i_V_13_13_reg_47430),
    .din8(hw_sin_val_8_i_V_13_13_reg_47430),
    .din9(hw_sin_val_8_i_V_13_13_reg_47430),
    .din10(hw_sin_val_8_i_V_13_13_reg_47430),
    .din11(hw_sin_val_8_i_V_13_13_reg_47430),
    .din12(hw_sin_val_8_i_V_13_13_reg_47430),
    .din13(sext_ln647_7_fu_41784_p1),
    .din14(hw_sin_val_8_i_V_13_13_reg_47430),
    .din15(hw_sin_val_8_i_V_13_13_reg_47430),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_13_14_fu_42087_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U463(
    .din0(hw_sin_val_8_i_V_14_13_reg_47449),
    .din1(hw_sin_val_8_i_V_14_13_reg_47449),
    .din2(hw_sin_val_8_i_V_14_13_reg_47449),
    .din3(hw_sin_val_8_i_V_14_13_reg_47449),
    .din4(hw_sin_val_8_i_V_14_13_reg_47449),
    .din5(hw_sin_val_8_i_V_14_13_reg_47449),
    .din6(hw_sin_val_8_i_V_14_13_reg_47449),
    .din7(hw_sin_val_8_i_V_14_13_reg_47449),
    .din8(hw_sin_val_8_i_V_14_13_reg_47449),
    .din9(hw_sin_val_8_i_V_14_13_reg_47449),
    .din10(hw_sin_val_8_i_V_14_13_reg_47449),
    .din11(hw_sin_val_8_i_V_14_13_reg_47449),
    .din12(hw_sin_val_8_i_V_14_13_reg_47449),
    .din13(hw_sin_val_8_i_V_14_13_reg_47449),
    .din14(sext_ln647_7_fu_41784_p1),
    .din15(hw_sin_val_8_i_V_14_13_reg_47449),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_14_14_fu_42110_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U464(
    .din0(hw_sin_val_8_i_V_15_13_reg_47468),
    .din1(hw_sin_val_8_i_V_15_13_reg_47468),
    .din2(hw_sin_val_8_i_V_15_13_reg_47468),
    .din3(hw_sin_val_8_i_V_15_13_reg_47468),
    .din4(hw_sin_val_8_i_V_15_13_reg_47468),
    .din5(hw_sin_val_8_i_V_15_13_reg_47468),
    .din6(hw_sin_val_8_i_V_15_13_reg_47468),
    .din7(hw_sin_val_8_i_V_15_13_reg_47468),
    .din8(hw_sin_val_8_i_V_15_13_reg_47468),
    .din9(hw_sin_val_8_i_V_15_13_reg_47468),
    .din10(hw_sin_val_8_i_V_15_13_reg_47468),
    .din11(hw_sin_val_8_i_V_15_13_reg_47468),
    .din12(hw_sin_val_8_i_V_15_13_reg_47468),
    .din13(hw_sin_val_8_i_V_15_13_reg_47468),
    .din14(hw_sin_val_8_i_V_15_13_reg_47468),
    .din15(sext_ln647_7_fu_41784_p1),
    .din16(sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg),
    .dout(hw_sin_val_8_i_V_15_14_fu_42133_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U465(
    .din0(sext_ln647_15_fu_42166_p1),
    .din1(hw_cos_val_8_i_V_0_13_reg_47517),
    .din2(hw_cos_val_8_i_V_0_13_reg_47517),
    .din3(hw_cos_val_8_i_V_0_13_reg_47517),
    .din4(hw_cos_val_8_i_V_0_13_reg_47517),
    .din5(hw_cos_val_8_i_V_0_13_reg_47517),
    .din6(hw_cos_val_8_i_V_0_13_reg_47517),
    .din7(hw_cos_val_8_i_V_0_13_reg_47517),
    .din8(hw_cos_val_8_i_V_0_13_reg_47517),
    .din9(hw_cos_val_8_i_V_0_13_reg_47517),
    .din10(hw_cos_val_8_i_V_0_13_reg_47517),
    .din11(hw_cos_val_8_i_V_0_13_reg_47517),
    .din12(hw_cos_val_8_i_V_0_13_reg_47517),
    .din13(hw_cos_val_8_i_V_0_13_reg_47517),
    .din14(hw_cos_val_8_i_V_0_13_reg_47517),
    .din15(hw_cos_val_8_i_V_0_13_reg_47517),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_0_14_fu_42170_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U466(
    .din0(hw_cos_val_8_i_V_1_13_reg_47536),
    .din1(sext_ln647_15_fu_42166_p1),
    .din2(hw_cos_val_8_i_V_1_13_reg_47536),
    .din3(hw_cos_val_8_i_V_1_13_reg_47536),
    .din4(hw_cos_val_8_i_V_1_13_reg_47536),
    .din5(hw_cos_val_8_i_V_1_13_reg_47536),
    .din6(hw_cos_val_8_i_V_1_13_reg_47536),
    .din7(hw_cos_val_8_i_V_1_13_reg_47536),
    .din8(hw_cos_val_8_i_V_1_13_reg_47536),
    .din9(hw_cos_val_8_i_V_1_13_reg_47536),
    .din10(hw_cos_val_8_i_V_1_13_reg_47536),
    .din11(hw_cos_val_8_i_V_1_13_reg_47536),
    .din12(hw_cos_val_8_i_V_1_13_reg_47536),
    .din13(hw_cos_val_8_i_V_1_13_reg_47536),
    .din14(hw_cos_val_8_i_V_1_13_reg_47536),
    .din15(hw_cos_val_8_i_V_1_13_reg_47536),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_1_14_fu_42193_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U467(
    .din0(hw_cos_val_8_i_V_2_13_reg_47555),
    .din1(hw_cos_val_8_i_V_2_13_reg_47555),
    .din2(sext_ln647_15_fu_42166_p1),
    .din3(hw_cos_val_8_i_V_2_13_reg_47555),
    .din4(hw_cos_val_8_i_V_2_13_reg_47555),
    .din5(hw_cos_val_8_i_V_2_13_reg_47555),
    .din6(hw_cos_val_8_i_V_2_13_reg_47555),
    .din7(hw_cos_val_8_i_V_2_13_reg_47555),
    .din8(hw_cos_val_8_i_V_2_13_reg_47555),
    .din9(hw_cos_val_8_i_V_2_13_reg_47555),
    .din10(hw_cos_val_8_i_V_2_13_reg_47555),
    .din11(hw_cos_val_8_i_V_2_13_reg_47555),
    .din12(hw_cos_val_8_i_V_2_13_reg_47555),
    .din13(hw_cos_val_8_i_V_2_13_reg_47555),
    .din14(hw_cos_val_8_i_V_2_13_reg_47555),
    .din15(hw_cos_val_8_i_V_2_13_reg_47555),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_2_14_fu_42216_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U468(
    .din0(hw_cos_val_8_i_V_3_13_reg_47574),
    .din1(hw_cos_val_8_i_V_3_13_reg_47574),
    .din2(hw_cos_val_8_i_V_3_13_reg_47574),
    .din3(sext_ln647_15_fu_42166_p1),
    .din4(hw_cos_val_8_i_V_3_13_reg_47574),
    .din5(hw_cos_val_8_i_V_3_13_reg_47574),
    .din6(hw_cos_val_8_i_V_3_13_reg_47574),
    .din7(hw_cos_val_8_i_V_3_13_reg_47574),
    .din8(hw_cos_val_8_i_V_3_13_reg_47574),
    .din9(hw_cos_val_8_i_V_3_13_reg_47574),
    .din10(hw_cos_val_8_i_V_3_13_reg_47574),
    .din11(hw_cos_val_8_i_V_3_13_reg_47574),
    .din12(hw_cos_val_8_i_V_3_13_reg_47574),
    .din13(hw_cos_val_8_i_V_3_13_reg_47574),
    .din14(hw_cos_val_8_i_V_3_13_reg_47574),
    .din15(hw_cos_val_8_i_V_3_13_reg_47574),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_3_14_fu_42239_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U469(
    .din0(hw_cos_val_8_i_V_4_13_reg_47593),
    .din1(hw_cos_val_8_i_V_4_13_reg_47593),
    .din2(hw_cos_val_8_i_V_4_13_reg_47593),
    .din3(hw_cos_val_8_i_V_4_13_reg_47593),
    .din4(sext_ln647_15_fu_42166_p1),
    .din5(hw_cos_val_8_i_V_4_13_reg_47593),
    .din6(hw_cos_val_8_i_V_4_13_reg_47593),
    .din7(hw_cos_val_8_i_V_4_13_reg_47593),
    .din8(hw_cos_val_8_i_V_4_13_reg_47593),
    .din9(hw_cos_val_8_i_V_4_13_reg_47593),
    .din10(hw_cos_val_8_i_V_4_13_reg_47593),
    .din11(hw_cos_val_8_i_V_4_13_reg_47593),
    .din12(hw_cos_val_8_i_V_4_13_reg_47593),
    .din13(hw_cos_val_8_i_V_4_13_reg_47593),
    .din14(hw_cos_val_8_i_V_4_13_reg_47593),
    .din15(hw_cos_val_8_i_V_4_13_reg_47593),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_4_14_fu_42262_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U470(
    .din0(hw_cos_val_8_i_V_5_13_reg_47612),
    .din1(hw_cos_val_8_i_V_5_13_reg_47612),
    .din2(hw_cos_val_8_i_V_5_13_reg_47612),
    .din3(hw_cos_val_8_i_V_5_13_reg_47612),
    .din4(hw_cos_val_8_i_V_5_13_reg_47612),
    .din5(sext_ln647_15_fu_42166_p1),
    .din6(hw_cos_val_8_i_V_5_13_reg_47612),
    .din7(hw_cos_val_8_i_V_5_13_reg_47612),
    .din8(hw_cos_val_8_i_V_5_13_reg_47612),
    .din9(hw_cos_val_8_i_V_5_13_reg_47612),
    .din10(hw_cos_val_8_i_V_5_13_reg_47612),
    .din11(hw_cos_val_8_i_V_5_13_reg_47612),
    .din12(hw_cos_val_8_i_V_5_13_reg_47612),
    .din13(hw_cos_val_8_i_V_5_13_reg_47612),
    .din14(hw_cos_val_8_i_V_5_13_reg_47612),
    .din15(hw_cos_val_8_i_V_5_13_reg_47612),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_5_14_fu_42285_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U471(
    .din0(hw_cos_val_8_i_V_6_13_reg_47631),
    .din1(hw_cos_val_8_i_V_6_13_reg_47631),
    .din2(hw_cos_val_8_i_V_6_13_reg_47631),
    .din3(hw_cos_val_8_i_V_6_13_reg_47631),
    .din4(hw_cos_val_8_i_V_6_13_reg_47631),
    .din5(hw_cos_val_8_i_V_6_13_reg_47631),
    .din6(sext_ln647_15_fu_42166_p1),
    .din7(hw_cos_val_8_i_V_6_13_reg_47631),
    .din8(hw_cos_val_8_i_V_6_13_reg_47631),
    .din9(hw_cos_val_8_i_V_6_13_reg_47631),
    .din10(hw_cos_val_8_i_V_6_13_reg_47631),
    .din11(hw_cos_val_8_i_V_6_13_reg_47631),
    .din12(hw_cos_val_8_i_V_6_13_reg_47631),
    .din13(hw_cos_val_8_i_V_6_13_reg_47631),
    .din14(hw_cos_val_8_i_V_6_13_reg_47631),
    .din15(hw_cos_val_8_i_V_6_13_reg_47631),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_6_14_fu_42308_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U472(
    .din0(hw_cos_val_8_i_V_7_13_reg_47650),
    .din1(hw_cos_val_8_i_V_7_13_reg_47650),
    .din2(hw_cos_val_8_i_V_7_13_reg_47650),
    .din3(hw_cos_val_8_i_V_7_13_reg_47650),
    .din4(hw_cos_val_8_i_V_7_13_reg_47650),
    .din5(hw_cos_val_8_i_V_7_13_reg_47650),
    .din6(hw_cos_val_8_i_V_7_13_reg_47650),
    .din7(sext_ln647_15_fu_42166_p1),
    .din8(hw_cos_val_8_i_V_7_13_reg_47650),
    .din9(hw_cos_val_8_i_V_7_13_reg_47650),
    .din10(hw_cos_val_8_i_V_7_13_reg_47650),
    .din11(hw_cos_val_8_i_V_7_13_reg_47650),
    .din12(hw_cos_val_8_i_V_7_13_reg_47650),
    .din13(hw_cos_val_8_i_V_7_13_reg_47650),
    .din14(hw_cos_val_8_i_V_7_13_reg_47650),
    .din15(hw_cos_val_8_i_V_7_13_reg_47650),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_7_14_fu_42331_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U473(
    .din0(hw_cos_val_8_i_V_8_13_reg_47669),
    .din1(hw_cos_val_8_i_V_8_13_reg_47669),
    .din2(hw_cos_val_8_i_V_8_13_reg_47669),
    .din3(hw_cos_val_8_i_V_8_13_reg_47669),
    .din4(hw_cos_val_8_i_V_8_13_reg_47669),
    .din5(hw_cos_val_8_i_V_8_13_reg_47669),
    .din6(hw_cos_val_8_i_V_8_13_reg_47669),
    .din7(hw_cos_val_8_i_V_8_13_reg_47669),
    .din8(sext_ln647_15_fu_42166_p1),
    .din9(hw_cos_val_8_i_V_8_13_reg_47669),
    .din10(hw_cos_val_8_i_V_8_13_reg_47669),
    .din11(hw_cos_val_8_i_V_8_13_reg_47669),
    .din12(hw_cos_val_8_i_V_8_13_reg_47669),
    .din13(hw_cos_val_8_i_V_8_13_reg_47669),
    .din14(hw_cos_val_8_i_V_8_13_reg_47669),
    .din15(hw_cos_val_8_i_V_8_13_reg_47669),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_8_14_fu_42354_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U474(
    .din0(hw_cos_val_8_i_V_9_13_reg_47688),
    .din1(hw_cos_val_8_i_V_9_13_reg_47688),
    .din2(hw_cos_val_8_i_V_9_13_reg_47688),
    .din3(hw_cos_val_8_i_V_9_13_reg_47688),
    .din4(hw_cos_val_8_i_V_9_13_reg_47688),
    .din5(hw_cos_val_8_i_V_9_13_reg_47688),
    .din6(hw_cos_val_8_i_V_9_13_reg_47688),
    .din7(hw_cos_val_8_i_V_9_13_reg_47688),
    .din8(hw_cos_val_8_i_V_9_13_reg_47688),
    .din9(sext_ln647_15_fu_42166_p1),
    .din10(hw_cos_val_8_i_V_9_13_reg_47688),
    .din11(hw_cos_val_8_i_V_9_13_reg_47688),
    .din12(hw_cos_val_8_i_V_9_13_reg_47688),
    .din13(hw_cos_val_8_i_V_9_13_reg_47688),
    .din14(hw_cos_val_8_i_V_9_13_reg_47688),
    .din15(hw_cos_val_8_i_V_9_13_reg_47688),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_9_14_fu_42377_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U475(
    .din0(hw_cos_val_8_i_V_10_13_reg_47707),
    .din1(hw_cos_val_8_i_V_10_13_reg_47707),
    .din2(hw_cos_val_8_i_V_10_13_reg_47707),
    .din3(hw_cos_val_8_i_V_10_13_reg_47707),
    .din4(hw_cos_val_8_i_V_10_13_reg_47707),
    .din5(hw_cos_val_8_i_V_10_13_reg_47707),
    .din6(hw_cos_val_8_i_V_10_13_reg_47707),
    .din7(hw_cos_val_8_i_V_10_13_reg_47707),
    .din8(hw_cos_val_8_i_V_10_13_reg_47707),
    .din9(hw_cos_val_8_i_V_10_13_reg_47707),
    .din10(sext_ln647_15_fu_42166_p1),
    .din11(hw_cos_val_8_i_V_10_13_reg_47707),
    .din12(hw_cos_val_8_i_V_10_13_reg_47707),
    .din13(hw_cos_val_8_i_V_10_13_reg_47707),
    .din14(hw_cos_val_8_i_V_10_13_reg_47707),
    .din15(hw_cos_val_8_i_V_10_13_reg_47707),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_10_14_fu_42400_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U476(
    .din0(hw_cos_val_8_i_V_11_13_reg_47726),
    .din1(hw_cos_val_8_i_V_11_13_reg_47726),
    .din2(hw_cos_val_8_i_V_11_13_reg_47726),
    .din3(hw_cos_val_8_i_V_11_13_reg_47726),
    .din4(hw_cos_val_8_i_V_11_13_reg_47726),
    .din5(hw_cos_val_8_i_V_11_13_reg_47726),
    .din6(hw_cos_val_8_i_V_11_13_reg_47726),
    .din7(hw_cos_val_8_i_V_11_13_reg_47726),
    .din8(hw_cos_val_8_i_V_11_13_reg_47726),
    .din9(hw_cos_val_8_i_V_11_13_reg_47726),
    .din10(hw_cos_val_8_i_V_11_13_reg_47726),
    .din11(sext_ln647_15_fu_42166_p1),
    .din12(hw_cos_val_8_i_V_11_13_reg_47726),
    .din13(hw_cos_val_8_i_V_11_13_reg_47726),
    .din14(hw_cos_val_8_i_V_11_13_reg_47726),
    .din15(hw_cos_val_8_i_V_11_13_reg_47726),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_11_14_fu_42423_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U477(
    .din0(hw_cos_val_8_i_V_12_13_reg_47745),
    .din1(hw_cos_val_8_i_V_12_13_reg_47745),
    .din2(hw_cos_val_8_i_V_12_13_reg_47745),
    .din3(hw_cos_val_8_i_V_12_13_reg_47745),
    .din4(hw_cos_val_8_i_V_12_13_reg_47745),
    .din5(hw_cos_val_8_i_V_12_13_reg_47745),
    .din6(hw_cos_val_8_i_V_12_13_reg_47745),
    .din7(hw_cos_val_8_i_V_12_13_reg_47745),
    .din8(hw_cos_val_8_i_V_12_13_reg_47745),
    .din9(hw_cos_val_8_i_V_12_13_reg_47745),
    .din10(hw_cos_val_8_i_V_12_13_reg_47745),
    .din11(hw_cos_val_8_i_V_12_13_reg_47745),
    .din12(sext_ln647_15_fu_42166_p1),
    .din13(hw_cos_val_8_i_V_12_13_reg_47745),
    .din14(hw_cos_val_8_i_V_12_13_reg_47745),
    .din15(hw_cos_val_8_i_V_12_13_reg_47745),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_12_14_fu_42446_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U478(
    .din0(hw_cos_val_8_i_V_13_13_reg_47764),
    .din1(hw_cos_val_8_i_V_13_13_reg_47764),
    .din2(hw_cos_val_8_i_V_13_13_reg_47764),
    .din3(hw_cos_val_8_i_V_13_13_reg_47764),
    .din4(hw_cos_val_8_i_V_13_13_reg_47764),
    .din5(hw_cos_val_8_i_V_13_13_reg_47764),
    .din6(hw_cos_val_8_i_V_13_13_reg_47764),
    .din7(hw_cos_val_8_i_V_13_13_reg_47764),
    .din8(hw_cos_val_8_i_V_13_13_reg_47764),
    .din9(hw_cos_val_8_i_V_13_13_reg_47764),
    .din10(hw_cos_val_8_i_V_13_13_reg_47764),
    .din11(hw_cos_val_8_i_V_13_13_reg_47764),
    .din12(hw_cos_val_8_i_V_13_13_reg_47764),
    .din13(sext_ln647_15_fu_42166_p1),
    .din14(hw_cos_val_8_i_V_13_13_reg_47764),
    .din15(hw_cos_val_8_i_V_13_13_reg_47764),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_13_14_fu_42469_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U479(
    .din0(hw_cos_val_8_i_V_14_13_reg_47783),
    .din1(hw_cos_val_8_i_V_14_13_reg_47783),
    .din2(hw_cos_val_8_i_V_14_13_reg_47783),
    .din3(hw_cos_val_8_i_V_14_13_reg_47783),
    .din4(hw_cos_val_8_i_V_14_13_reg_47783),
    .din5(hw_cos_val_8_i_V_14_13_reg_47783),
    .din6(hw_cos_val_8_i_V_14_13_reg_47783),
    .din7(hw_cos_val_8_i_V_14_13_reg_47783),
    .din8(hw_cos_val_8_i_V_14_13_reg_47783),
    .din9(hw_cos_val_8_i_V_14_13_reg_47783),
    .din10(hw_cos_val_8_i_V_14_13_reg_47783),
    .din11(hw_cos_val_8_i_V_14_13_reg_47783),
    .din12(hw_cos_val_8_i_V_14_13_reg_47783),
    .din13(hw_cos_val_8_i_V_14_13_reg_47783),
    .din14(sext_ln647_15_fu_42166_p1),
    .din15(hw_cos_val_8_i_V_14_13_reg_47783),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_14_14_fu_42492_p18)
);

get_trig_vals_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
get_trig_vals_mux_164_8_1_1_U480(
    .din0(hw_cos_val_8_i_V_15_13_reg_47802),
    .din1(hw_cos_val_8_i_V_15_13_reg_47802),
    .din2(hw_cos_val_8_i_V_15_13_reg_47802),
    .din3(hw_cos_val_8_i_V_15_13_reg_47802),
    .din4(hw_cos_val_8_i_V_15_13_reg_47802),
    .din5(hw_cos_val_8_i_V_15_13_reg_47802),
    .din6(hw_cos_val_8_i_V_15_13_reg_47802),
    .din7(hw_cos_val_8_i_V_15_13_reg_47802),
    .din8(hw_cos_val_8_i_V_15_13_reg_47802),
    .din9(hw_cos_val_8_i_V_15_13_reg_47802),
    .din10(hw_cos_val_8_i_V_15_13_reg_47802),
    .din11(hw_cos_val_8_i_V_15_13_reg_47802),
    .din12(hw_cos_val_8_i_V_15_13_reg_47802),
    .din13(hw_cos_val_8_i_V_15_13_reg_47802),
    .din14(hw_cos_val_8_i_V_15_13_reg_47802),
    .din15(sext_ln647_15_fu_42166_p1),
    .din16(cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg),
    .dout(hw_cos_val_8_i_V_15_14_fu_42515_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= cos_tables_low_V_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= cos_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_1_V_read_reg_42818 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= cos_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= sin_tables_low_V_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= sin_tables_low_V_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_1_V_read_reg_43183 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= sin_tables_low_V_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= cos_tables_low_V_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= cos_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= sin_tables_low_V_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= sin_tables_low_V_3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= cos_tables_low_V_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= cos_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= sin_tables_low_V_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= sin_tables_low_V_5_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= cos_tables_low_V_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= cos_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= sin_tables_low_V_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= sin_tables_low_V_7_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= cos_tables_low_V_9_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= cos_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= sin_tables_low_V_9_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= sin_tables_low_V_9_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= hw_cos_val_16_i_0_V_11_reg_46066;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= hw_sin_val_16_i_0_V_11_reg_45652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= hw_cos_val_16_i_0_V_13_reg_46819;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= hw_sin_val_16_i_0_V_13_reg_46460;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_0_V_1_vld_reg == 1'b0) & (hw_cos_val_16_0_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_0_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_0_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_0_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_0_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_10_V_1_vld_reg == 1'b0) & (hw_cos_val_16_10_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_10_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_10_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_10_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_10_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_11_V_1_vld_reg == 1'b0) & (hw_cos_val_16_11_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_11_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_11_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_11_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_11_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_12_V_1_vld_reg == 1'b0) & (hw_cos_val_16_12_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_12_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_12_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_12_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_12_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_13_V_1_vld_reg == 1'b0) & (hw_cos_val_16_13_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_13_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_13_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_13_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_13_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_14_V_1_vld_reg == 1'b0) & (hw_cos_val_16_14_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_14_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_14_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_14_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_14_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_15_V_1_vld_reg == 1'b0) & (hw_cos_val_16_15_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_15_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_15_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_15_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_15_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_1_V_1_vld_reg == 1'b0) & (hw_cos_val_16_1_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_1_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_1_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_1_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_1_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_2_V_1_vld_reg == 1'b0) & (hw_cos_val_16_2_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_2_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_2_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_2_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_2_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_3_V_1_vld_reg == 1'b0) & (hw_cos_val_16_3_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_3_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_3_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_3_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_3_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_4_V_1_vld_reg == 1'b0) & (hw_cos_val_16_4_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_4_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_4_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_4_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_4_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_5_V_1_vld_reg == 1'b0) & (hw_cos_val_16_5_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_5_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_5_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_5_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_5_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_6_V_1_vld_reg == 1'b0) & (hw_cos_val_16_6_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_6_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_6_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_6_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_6_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_7_V_1_vld_reg == 1'b0) & (hw_cos_val_16_7_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_7_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_7_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_7_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_7_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_8_V_1_vld_reg == 1'b0) & (hw_cos_val_16_8_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_8_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_8_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_8_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_8_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_9_V_1_vld_reg == 1'b0) & (hw_cos_val_16_9_V_1_vld_in == 1'b1))) begin
        hw_cos_val_16_9_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_16_9_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_16_9_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_16_9_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_0_V_1_vld_reg == 1'b0) & (hw_cos_val_8_0_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_0_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_0_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_0_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_0_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_10_V_1_vld_reg == 1'b0) & (hw_cos_val_8_10_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_10_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_10_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_10_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_10_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_11_V_1_vld_reg == 1'b0) & (hw_cos_val_8_11_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_11_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_11_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_11_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_11_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_12_V_1_vld_reg == 1'b0) & (hw_cos_val_8_12_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_12_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_12_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_12_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_12_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_13_V_1_vld_reg == 1'b0) & (hw_cos_val_8_13_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_13_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_13_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_13_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_13_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_14_V_1_vld_reg == 1'b0) & (hw_cos_val_8_14_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_14_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_14_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_14_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_14_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_15_V_1_vld_reg == 1'b0) & (hw_cos_val_8_15_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_15_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_15_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_15_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_15_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_1_V_1_vld_reg == 1'b0) & (hw_cos_val_8_1_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_1_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_1_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_1_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_1_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_2_V_1_vld_reg == 1'b0) & (hw_cos_val_8_2_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_2_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_2_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_2_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_2_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_3_V_1_vld_reg == 1'b0) & (hw_cos_val_8_3_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_3_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_3_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_3_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_3_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_4_V_1_vld_reg == 1'b0) & (hw_cos_val_8_4_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_4_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_4_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_4_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_4_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_5_V_1_vld_reg == 1'b0) & (hw_cos_val_8_5_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_5_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_5_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_5_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_5_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_6_V_1_vld_reg == 1'b0) & (hw_cos_val_8_6_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_6_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_6_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_6_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_6_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_7_V_1_vld_reg == 1'b0) & (hw_cos_val_8_7_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_7_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_7_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_7_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_7_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_8_V_1_vld_reg == 1'b0) & (hw_cos_val_8_8_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_8_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_8_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_8_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_8_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_9_V_1_vld_reg == 1'b0) & (hw_cos_val_8_9_V_1_vld_in == 1'b1))) begin
        hw_cos_val_8_9_V_1_vld_reg <= 1'b1;
    end else if (((hw_cos_val_8_9_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_cos_val_8_9_V_1_vld_reg == 1'b1))) begin
        hw_cos_val_8_9_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_0_V_1_vld_reg == 1'b0) & (hw_sin_val_16_0_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_0_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_0_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_0_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_0_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_10_V_1_vld_reg == 1'b0) & (hw_sin_val_16_10_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_10_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_10_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_10_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_10_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_11_V_1_vld_reg == 1'b0) & (hw_sin_val_16_11_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_11_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_11_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_11_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_11_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_12_V_1_vld_reg == 1'b0) & (hw_sin_val_16_12_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_12_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_12_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_12_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_12_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_13_V_1_vld_reg == 1'b0) & (hw_sin_val_16_13_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_13_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_13_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_13_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_13_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_14_V_1_vld_reg == 1'b0) & (hw_sin_val_16_14_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_14_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_14_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_14_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_14_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_15_V_1_vld_reg == 1'b0) & (hw_sin_val_16_15_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_15_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_15_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_15_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_15_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_1_V_1_vld_reg == 1'b0) & (hw_sin_val_16_1_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_1_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_1_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_1_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_1_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_2_V_1_vld_reg == 1'b0) & (hw_sin_val_16_2_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_2_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_2_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_2_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_2_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_3_V_1_vld_reg == 1'b0) & (hw_sin_val_16_3_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_3_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_3_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_3_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_3_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_4_V_1_vld_reg == 1'b0) & (hw_sin_val_16_4_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_4_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_4_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_4_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_4_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_5_V_1_vld_reg == 1'b0) & (hw_sin_val_16_5_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_5_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_5_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_5_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_5_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_6_V_1_vld_reg == 1'b0) & (hw_sin_val_16_6_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_6_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_6_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_6_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_6_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_7_V_1_vld_reg == 1'b0) & (hw_sin_val_16_7_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_7_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_7_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_7_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_7_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_8_V_1_vld_reg == 1'b0) & (hw_sin_val_16_8_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_8_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_8_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_8_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_8_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_9_V_1_vld_reg == 1'b0) & (hw_sin_val_16_9_V_1_vld_in == 1'b1))) begin
        hw_sin_val_16_9_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_16_9_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_16_9_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_16_9_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_0_V_1_vld_reg == 1'b0) & (hw_sin_val_8_0_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_0_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_0_V_1_vld_in == 1'b0) & (hw_sin_val_8_0_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_0_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_10_V_1_vld_reg == 1'b0) & (hw_sin_val_8_10_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_10_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_10_V_1_vld_in == 1'b0) & (hw_sin_val_8_10_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_10_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_11_V_1_vld_reg == 1'b0) & (hw_sin_val_8_11_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_11_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_11_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_11_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_11_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_12_V_1_vld_reg == 1'b0) & (hw_sin_val_8_12_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_12_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_12_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_12_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_12_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_13_V_1_vld_reg == 1'b0) & (hw_sin_val_8_13_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_13_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_13_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_13_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_13_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_14_V_1_vld_reg == 1'b0) & (hw_sin_val_8_14_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_14_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_14_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_14_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_14_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_15_V_1_vld_reg == 1'b0) & (hw_sin_val_8_15_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_15_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_15_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_15_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_15_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_1_V_1_vld_reg == 1'b0) & (hw_sin_val_8_1_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_1_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_1_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_1_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_1_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_2_V_1_vld_reg == 1'b0) & (hw_sin_val_8_2_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_2_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_2_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_2_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_2_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_3_V_1_vld_reg == 1'b0) & (hw_sin_val_8_3_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_3_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_3_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (hw_sin_val_8_3_V_1_vld_reg == 1'b1))) begin
        hw_sin_val_8_3_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_4_V_1_vld_reg == 1'b0) & (hw_sin_val_8_4_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_4_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_4_V_1_vld_in == 1'b0) & (hw_sin_val_8_4_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_4_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_5_V_1_vld_reg == 1'b0) & (hw_sin_val_8_5_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_5_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_5_V_1_vld_in == 1'b0) & (hw_sin_val_8_5_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_5_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_6_V_1_vld_reg == 1'b0) & (hw_sin_val_8_6_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_6_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_6_V_1_vld_in == 1'b0) & (hw_sin_val_8_6_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_6_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_7_V_1_vld_reg == 1'b0) & (hw_sin_val_8_7_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_7_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_7_V_1_vld_in == 1'b0) & (hw_sin_val_8_7_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_7_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_8_V_1_vld_reg == 1'b0) & (hw_sin_val_8_8_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_8_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_8_V_1_vld_in == 1'b0) & (hw_sin_val_8_8_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_8_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_9_V_1_vld_reg == 1'b0) & (hw_sin_val_8_9_V_1_vld_in == 1'b1))) begin
        hw_sin_val_8_9_V_1_vld_reg <= 1'b1;
    end else if (((hw_sin_val_8_9_V_1_vld_in == 1'b0) & (hw_sin_val_8_9_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1))) begin
        hw_sin_val_8_9_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658;
        ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978;
        ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658;
        ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978;
        ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658;
        ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978;
        ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658;
        ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978;
        ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058;
        ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378;
        ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698;
        ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670;
        ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110;
        ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_addr_base_10_V_r_reg_42863 <= cos_addr_base_10_V;
        cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg <= cos_addr_base_10_V_r_reg_42863;
        cos_addr_base_11_V_r_reg_42858 <= cos_addr_base_11_V;
        cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg <= cos_addr_base_11_V_r_reg_42858;
        cos_addr_base_12_V_r_reg_42853 <= cos_addr_base_12_V;
        cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg <= cos_addr_base_12_V_r_reg_42853;
        cos_addr_base_13_V_r_reg_42848 <= cos_addr_base_13_V;
        cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg <= cos_addr_base_13_V_r_reg_42848;
        cos_addr_base_14_V_r_reg_42843 <= cos_addr_base_14_V;
        cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg <= cos_addr_base_14_V_r_reg_42843;
        cos_addr_base_15_V_r_reg_42838 <= cos_addr_base_15_V;
        cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg <= cos_addr_base_15_V_r_reg_42838;
        cos_addr_base_3_V_re_reg_42898 <= cos_addr_base_3_V;
        cos_addr_base_4_V_re_reg_42893 <= cos_addr_base_4_V;
        cos_addr_base_5_V_re_reg_42888 <= cos_addr_base_5_V;
        cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg <= cos_addr_base_5_V_re_reg_42888;
        cos_addr_base_6_V_re_reg_42883 <= cos_addr_base_6_V;
        cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg <= cos_addr_base_6_V_re_reg_42883;
        cos_addr_base_7_V_re_reg_42878 <= cos_addr_base_7_V;
        cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg <= cos_addr_base_7_V_re_reg_42878;
        cos_addr_base_8_V_re_reg_42873 <= cos_addr_base_8_V;
        cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg <= cos_addr_base_8_V_re_reg_42873;
        cos_addr_base_9_V_re_reg_42868 <= cos_addr_base_9_V;
        cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg <= cos_addr_base_9_V_re_reg_42868;
        cos_rom_sel_10_V_rea_reg_42638 <= cos_rom_sel_10_V;
        cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg <= cos_rom_sel_10_V_rea_reg_42638;
        cos_rom_sel_11_V_rea_reg_42618 <= cos_rom_sel_11_V;
        cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg <= cos_rom_sel_11_V_rea_reg_42618;
        cos_rom_sel_12_V_rea_reg_42598 <= cos_rom_sel_12_V;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg <= cos_rom_sel_12_V_rea_reg_42598;
        cos_rom_sel_13_V_rea_reg_42578 <= cos_rom_sel_13_V;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg <= cos_rom_sel_13_V_rea_reg_42578;
        cos_rom_sel_14_V_rea_reg_42558 <= cos_rom_sel_14_V;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg <= cos_rom_sel_14_V_rea_reg_42558;
        cos_rom_sel_15_V_rea_reg_42538 <= cos_rom_sel_15_V;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg <= cos_rom_sel_15_V_rea_reg_42538;
        cos_rom_sel_1_V_read_reg_42818 <= cos_rom_sel_1_V;
        cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg <= cos_rom_sel_1_V_read_reg_42818;
        cos_rom_sel_2_V_read_reg_42798 <= cos_rom_sel_2_V;
        cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg <= cos_rom_sel_2_V_read_reg_42798;
        cos_rom_sel_3_V_read_reg_42778 <= cos_rom_sel_3_V;
        cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg <= cos_rom_sel_3_V_read_reg_42778;
        cos_rom_sel_4_V_read_reg_42758 <= cos_rom_sel_4_V;
        cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg <= cos_rom_sel_4_V_read_reg_42758;
        cos_rom_sel_5_V_read_reg_42738 <= cos_rom_sel_5_V;
        cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg <= cos_rom_sel_5_V_read_reg_42738;
        cos_rom_sel_6_V_read_reg_42718 <= cos_rom_sel_6_V;
        cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg <= cos_rom_sel_6_V_read_reg_42718;
        cos_rom_sel_7_V_read_reg_42698 <= cos_rom_sel_7_V;
        cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg <= cos_rom_sel_7_V_read_reg_42698;
        cos_rom_sel_8_V_read_reg_42678 <= cos_rom_sel_8_V;
        cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg <= cos_rom_sel_8_V_read_reg_42678;
        cos_rom_sel_9_V_read_reg_42658 <= cos_rom_sel_9_V;
        cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg <= cos_rom_sel_9_V_read_reg_42658;
        hw_cos_val_16_i_0_V_2_reg_44165 <= cos_tables_low_V_2_q0;
        hw_sin_val_16_i_0_V_2_reg_43592 <= sin_tables_low_V_2_q0;
        sin_addr_base_10_V_r_reg_43228 <= sin_addr_base_10_V;
        sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg <= sin_addr_base_10_V_r_reg_43228;
        sin_addr_base_11_V_r_reg_43223 <= sin_addr_base_11_V;
        sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg <= sin_addr_base_11_V_r_reg_43223;
        sin_addr_base_12_V_r_reg_43218 <= sin_addr_base_12_V;
        sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg <= sin_addr_base_12_V_r_reg_43218;
        sin_addr_base_13_V_r_reg_43213 <= sin_addr_base_13_V;
        sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg <= sin_addr_base_13_V_r_reg_43213;
        sin_addr_base_14_V_r_reg_43208 <= sin_addr_base_14_V;
        sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg <= sin_addr_base_14_V_r_reg_43208;
        sin_addr_base_15_V_r_reg_43203 <= sin_addr_base_15_V;
        sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg <= sin_addr_base_15_V_r_reg_43203;
        sin_addr_base_3_V_re_reg_43263 <= sin_addr_base_3_V;
        sin_addr_base_4_V_re_reg_43258 <= sin_addr_base_4_V;
        sin_addr_base_5_V_re_reg_43253 <= sin_addr_base_5_V;
        sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg <= sin_addr_base_5_V_re_reg_43253;
        sin_addr_base_6_V_re_reg_43248 <= sin_addr_base_6_V;
        sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg <= sin_addr_base_6_V_re_reg_43248;
        sin_addr_base_7_V_re_reg_43243 <= sin_addr_base_7_V;
        sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg <= sin_addr_base_7_V_re_reg_43243;
        sin_addr_base_8_V_re_reg_43238 <= sin_addr_base_8_V;
        sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg <= sin_addr_base_8_V_re_reg_43238;
        sin_addr_base_9_V_re_reg_43233 <= sin_addr_base_9_V;
        sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg <= sin_addr_base_9_V_re_reg_43233;
        sin_rom_sel_10_V_rea_reg_43003 <= sin_rom_sel_10_V;
        sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg <= sin_rom_sel_10_V_rea_reg_43003;
        sin_rom_sel_11_V_rea_reg_42983 <= sin_rom_sel_11_V;
        sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg <= sin_rom_sel_11_V_rea_reg_42983;
        sin_rom_sel_12_V_rea_reg_42963 <= sin_rom_sel_12_V;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg <= sin_rom_sel_12_V_rea_reg_42963;
        sin_rom_sel_13_V_rea_reg_42943 <= sin_rom_sel_13_V;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg <= sin_rom_sel_13_V_rea_reg_42943;
        sin_rom_sel_14_V_rea_reg_42923 <= sin_rom_sel_14_V;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg <= sin_rom_sel_14_V_rea_reg_42923;
        sin_rom_sel_15_V_rea_reg_42903 <= sin_rom_sel_15_V;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg <= sin_rom_sel_15_V_rea_reg_42903;
        sin_rom_sel_1_V_read_reg_43183 <= sin_rom_sel_1_V;
        sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg <= sin_rom_sel_1_V_read_reg_43183;
        sin_rom_sel_2_V_read_reg_43163 <= sin_rom_sel_2_V;
        sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg <= sin_rom_sel_2_V_read_reg_43163;
        sin_rom_sel_3_V_read_reg_43143 <= sin_rom_sel_3_V;
        sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg <= sin_rom_sel_3_V_read_reg_43143;
        sin_rom_sel_4_V_read_reg_43123 <= sin_rom_sel_4_V;
        sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg <= sin_rom_sel_4_V_read_reg_43123;
        sin_rom_sel_5_V_read_reg_43103 <= sin_rom_sel_5_V;
        sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg <= sin_rom_sel_5_V_read_reg_43103;
        sin_rom_sel_6_V_read_reg_43083 <= sin_rom_sel_6_V;
        sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg <= sin_rom_sel_6_V_read_reg_43083;
        sin_rom_sel_7_V_read_reg_43063 <= sin_rom_sel_7_V;
        sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg <= sin_rom_sel_7_V_read_reg_43063;
        sin_rom_sel_8_V_read_reg_43043 <= sin_rom_sel_8_V;
        sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg <= sin_rom_sel_8_V_read_reg_43043;
        sin_rom_sel_9_V_read_reg_43023 <= sin_rom_sel_9_V;
        sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg <= sin_rom_sel_9_V_read_reg_43023;
        tmp_15_reg_43866 <= {{sin_tables_high_V_0_q1[12:8]}};
        tmp_23_reg_44439 <= {{cos_tables_high_V_0_q1[12:8]}};
        trunc_ln647_1_reg_43871 <= trunc_ln647_1_fu_26926_p1;
        trunc_ln647_8_reg_44195 <= trunc_ln647_8_fu_26940_p1;
        trunc_ln647_9_reg_44444 <= trunc_ln647_9_fu_26954_p1;
        trunc_ln647_reg_43622 <= trunc_ln647_fu_26912_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg <= cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg;
        cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg <= cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg;
        cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg <= cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg;
        cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg <= cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg;
        cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg;
        cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg;
        cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg;
        cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg;
        cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg;
        cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg;
        cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg;
        cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg;
        cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg;
        cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg;
        cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg;
        cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg;
        cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg;
        cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg;
        cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg;
        cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg <= cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg;
        cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg <= cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg;
        cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg <= cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg;
        cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg <= cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg;
        cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg;
        cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg;
        cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg;
        cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg;
        cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg;
        cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg;
        cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg;
        cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg;
        cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg;
        cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg;
        cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg;
        cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg;
        cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg <= cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg;
        cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg <= cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg;
        cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg <= cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg;
        cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg <= cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg;
        cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg <= cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg;
        cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg <= cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg;
        cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg <= cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg;
        cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg <= cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg;
        cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg;
        cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg;
        cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg;
        cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg;
        cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg;
        cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg;
        cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg;
        cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg;
        cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg;
        cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg;
        cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg;
        cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg;
        cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg;
        cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg;
        cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg;
        cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg;
        hw_cos_val_16_i_0_V_10_reg_46046 <= cos_tables_low_V_10_q0;
        hw_cos_val_16_i_0_V_11_reg_46066 <= cos_tables_low_V_11_q0;
        hw_cos_val_16_i_0_V_12_reg_46799 <= cos_tables_low_V_12_q0;
        hw_cos_val_16_i_0_V_13_reg_46819 <= cos_tables_low_V_13_q0;
        hw_cos_val_16_i_0_V_14_reg_47492 <= cos_tables_low_V_14_q0;
        hw_cos_val_16_i_0_V_4_reg_44579 <= cos_tables_low_V_4_q0;
        hw_cos_val_16_i_0_V_6_reg_44749 <= cos_tables_low_V_6_q0;
        hw_cos_val_16_i_0_V_8_reg_45233 <= cos_tables_low_V_8_q0;
        hw_cos_val_8_i_V_0_11_reg_46844 <= hw_cos_val_8_i_V_0_11_fu_39260_p18;
        hw_cos_val_8_i_V_0_13_reg_47517 <= hw_cos_val_8_i_V_0_13_fu_41182_p18;
        hw_cos_val_8_i_V_0_4_reg_45268 <= hw_cos_val_8_i_V_0_4_fu_30726_p18;
        hw_cos_val_8_i_V_0_8_reg_46096 <= hw_cos_val_8_i_V_0_8_fu_34988_p18;
        hw_cos_val_8_i_V_10_11_reg_47034 <= hw_cos_val_8_i_V_10_11_fu_39630_p18;
        hw_cos_val_8_i_V_10_13_reg_47707 <= hw_cos_val_8_i_V_10_13_fu_41552_p18;
        hw_cos_val_8_i_V_10_4_reg_45458 <= hw_cos_val_8_i_V_10_4_fu_31086_p18;
        hw_cos_val_8_i_V_10_8_reg_46286 <= hw_cos_val_8_i_V_10_8_fu_35348_p18;
        hw_cos_val_8_i_V_11_11_reg_47053 <= hw_cos_val_8_i_V_11_11_fu_39667_p18;
        hw_cos_val_8_i_V_11_13_reg_47726 <= hw_cos_val_8_i_V_11_13_fu_41589_p18;
        hw_cos_val_8_i_V_11_4_reg_45477 <= hw_cos_val_8_i_V_11_4_fu_31122_p18;
        hw_cos_val_8_i_V_11_8_reg_46305 <= hw_cos_val_8_i_V_11_8_fu_35384_p18;
        hw_cos_val_8_i_V_12_11_reg_47072 <= hw_cos_val_8_i_V_12_11_fu_39704_p18;
        hw_cos_val_8_i_V_12_13_reg_47745 <= hw_cos_val_8_i_V_12_13_fu_41626_p18;
        hw_cos_val_8_i_V_12_4_reg_45496 <= hw_cos_val_8_i_V_12_4_fu_31158_p18;
        hw_cos_val_8_i_V_12_8_reg_46324 <= hw_cos_val_8_i_V_12_8_fu_35420_p18;
        hw_cos_val_8_i_V_13_11_reg_47091 <= hw_cos_val_8_i_V_13_11_fu_39741_p18;
        hw_cos_val_8_i_V_13_13_reg_47764 <= hw_cos_val_8_i_V_13_13_fu_41663_p18;
        hw_cos_val_8_i_V_13_4_reg_45515 <= hw_cos_val_8_i_V_13_4_fu_31194_p18;
        hw_cos_val_8_i_V_13_8_reg_46343 <= hw_cos_val_8_i_V_13_8_fu_35456_p18;
        hw_cos_val_8_i_V_14_11_reg_47110 <= hw_cos_val_8_i_V_14_11_fu_39778_p18;
        hw_cos_val_8_i_V_14_13_reg_47783 <= hw_cos_val_8_i_V_14_13_fu_41700_p18;
        hw_cos_val_8_i_V_14_4_reg_45534 <= hw_cos_val_8_i_V_14_4_fu_31230_p18;
        hw_cos_val_8_i_V_14_8_reg_46362 <= hw_cos_val_8_i_V_14_8_fu_35492_p18;
        hw_cos_val_8_i_V_15_11_reg_47129 <= hw_cos_val_8_i_V_15_11_fu_39815_p18;
        hw_cos_val_8_i_V_15_13_reg_47802 <= hw_cos_val_8_i_V_15_13_fu_41737_p18;
        hw_cos_val_8_i_V_15_4_reg_45553 <= hw_cos_val_8_i_V_15_4_fu_31266_p18;
        hw_cos_val_8_i_V_15_8_reg_46381 <= hw_cos_val_8_i_V_15_8_fu_35528_p18;
        hw_cos_val_8_i_V_1_11_reg_46863 <= hw_cos_val_8_i_V_1_11_fu_39297_p18;
        hw_cos_val_8_i_V_1_13_reg_47536 <= hw_cos_val_8_i_V_1_13_fu_41219_p18;
        hw_cos_val_8_i_V_1_4_reg_45287 <= hw_cos_val_8_i_V_1_4_fu_30762_p18;
        hw_cos_val_8_i_V_1_8_reg_46115 <= hw_cos_val_8_i_V_1_8_fu_35024_p18;
        hw_cos_val_8_i_V_2_11_reg_46882 <= hw_cos_val_8_i_V_2_11_fu_39334_p18;
        hw_cos_val_8_i_V_2_13_reg_47555 <= hw_cos_val_8_i_V_2_13_fu_41256_p18;
        hw_cos_val_8_i_V_2_4_reg_45306 <= hw_cos_val_8_i_V_2_4_fu_30798_p18;
        hw_cos_val_8_i_V_2_8_reg_46134 <= hw_cos_val_8_i_V_2_8_fu_35060_p18;
        hw_cos_val_8_i_V_3_11_reg_46901 <= hw_cos_val_8_i_V_3_11_fu_39371_p18;
        hw_cos_val_8_i_V_3_13_reg_47574 <= hw_cos_val_8_i_V_3_13_fu_41293_p18;
        hw_cos_val_8_i_V_3_4_reg_45325 <= hw_cos_val_8_i_V_3_4_fu_30834_p18;
        hw_cos_val_8_i_V_3_8_reg_46153 <= hw_cos_val_8_i_V_3_8_fu_35096_p18;
        hw_cos_val_8_i_V_4_11_reg_46920 <= hw_cos_val_8_i_V_4_11_fu_39408_p18;
        hw_cos_val_8_i_V_4_13_reg_47593 <= hw_cos_val_8_i_V_4_13_fu_41330_p18;
        hw_cos_val_8_i_V_4_4_reg_45344 <= hw_cos_val_8_i_V_4_4_fu_30870_p18;
        hw_cos_val_8_i_V_4_8_reg_46172 <= hw_cos_val_8_i_V_4_8_fu_35132_p18;
        hw_cos_val_8_i_V_5_11_reg_46939 <= hw_cos_val_8_i_V_5_11_fu_39445_p18;
        hw_cos_val_8_i_V_5_13_reg_47612 <= hw_cos_val_8_i_V_5_13_fu_41367_p18;
        hw_cos_val_8_i_V_5_4_reg_45363 <= hw_cos_val_8_i_V_5_4_fu_30906_p18;
        hw_cos_val_8_i_V_5_8_reg_46191 <= hw_cos_val_8_i_V_5_8_fu_35168_p18;
        hw_cos_val_8_i_V_6_11_reg_46958 <= hw_cos_val_8_i_V_6_11_fu_39482_p18;
        hw_cos_val_8_i_V_6_13_reg_47631 <= hw_cos_val_8_i_V_6_13_fu_41404_p18;
        hw_cos_val_8_i_V_6_4_reg_45382 <= hw_cos_val_8_i_V_6_4_fu_30942_p18;
        hw_cos_val_8_i_V_6_8_reg_46210 <= hw_cos_val_8_i_V_6_8_fu_35204_p18;
        hw_cos_val_8_i_V_7_11_reg_46977 <= hw_cos_val_8_i_V_7_11_fu_39519_p18;
        hw_cos_val_8_i_V_7_13_reg_47650 <= hw_cos_val_8_i_V_7_13_fu_41441_p18;
        hw_cos_val_8_i_V_7_4_reg_45401 <= hw_cos_val_8_i_V_7_4_fu_30978_p18;
        hw_cos_val_8_i_V_7_8_reg_46229 <= hw_cos_val_8_i_V_7_8_fu_35240_p18;
        hw_cos_val_8_i_V_8_11_reg_46996 <= hw_cos_val_8_i_V_8_11_fu_39556_p18;
        hw_cos_val_8_i_V_8_13_reg_47669 <= hw_cos_val_8_i_V_8_13_fu_41478_p18;
        hw_cos_val_8_i_V_8_4_reg_45420 <= hw_cos_val_8_i_V_8_4_fu_31014_p18;
        hw_cos_val_8_i_V_8_8_reg_46248 <= hw_cos_val_8_i_V_8_8_fu_35276_p18;
        hw_cos_val_8_i_V_9_11_reg_47015 <= hw_cos_val_8_i_V_9_11_fu_39593_p18;
        hw_cos_val_8_i_V_9_13_reg_47688 <= hw_cos_val_8_i_V_9_13_fu_41515_p18;
        hw_cos_val_8_i_V_9_4_reg_45439 <= hw_cos_val_8_i_V_9_4_fu_31050_p18;
        hw_cos_val_8_i_V_9_8_reg_46267 <= hw_cos_val_8_i_V_9_8_fu_35312_p18;
        hw_sin_val_16_i_0_V_10_reg_45632 <= sin_tables_low_V_10_q0;
        hw_sin_val_16_i_0_V_11_reg_45652 <= sin_tables_low_V_11_q0;
        hw_sin_val_16_i_0_V_12_reg_46440 <= sin_tables_low_V_12_q0;
        hw_sin_val_16_i_0_V_13_reg_46460 <= sin_tables_low_V_13_q0;
        hw_sin_val_16_i_0_V_14_reg_47158 <= sin_tables_low_V_14_q0;
        hw_sin_val_16_i_0_V_4_reg_44494 <= sin_tables_low_V_4_q0;
        hw_sin_val_16_i_0_V_6_reg_44664 <= sin_tables_low_V_6_q0;
        hw_sin_val_16_i_0_V_8_reg_44834 <= sin_tables_low_V_8_q0;
        hw_sin_val_8_i_V_0_11_reg_46485 <= hw_sin_val_8_i_V_0_11_fu_37123_p18;
        hw_sin_val_8_i_V_0_13_reg_47183 <= hw_sin_val_8_i_V_0_13_fu_40226_p18;
        hw_sin_val_8_i_V_0_4_reg_44869 <= hw_sin_val_8_i_V_0_4_fu_28595_p18;
        hw_sin_val_8_i_V_0_8_reg_45682 <= hw_sin_val_8_i_V_0_8_fu_32852_p18;
        hw_sin_val_8_i_V_10_11_reg_46675 <= hw_sin_val_8_i_V_10_11_fu_37493_p18;
        hw_sin_val_8_i_V_10_13_reg_47373 <= hw_sin_val_8_i_V_10_13_fu_40596_p18;
        hw_sin_val_8_i_V_10_4_reg_45059 <= hw_sin_val_8_i_V_10_4_fu_28955_p18;
        hw_sin_val_8_i_V_10_8_reg_45872 <= hw_sin_val_8_i_V_10_8_fu_33212_p18;
        hw_sin_val_8_i_V_11_11_reg_46694 <= hw_sin_val_8_i_V_11_11_fu_37530_p18;
        hw_sin_val_8_i_V_11_13_reg_47392 <= hw_sin_val_8_i_V_11_13_fu_40633_p18;
        hw_sin_val_8_i_V_11_4_reg_45078 <= hw_sin_val_8_i_V_11_4_fu_28991_p18;
        hw_sin_val_8_i_V_11_8_reg_45891 <= hw_sin_val_8_i_V_11_8_fu_33248_p18;
        hw_sin_val_8_i_V_12_11_reg_46713 <= hw_sin_val_8_i_V_12_11_fu_37567_p18;
        hw_sin_val_8_i_V_12_13_reg_47411 <= hw_sin_val_8_i_V_12_13_fu_40670_p18;
        hw_sin_val_8_i_V_12_4_reg_45097 <= hw_sin_val_8_i_V_12_4_fu_29027_p18;
        hw_sin_val_8_i_V_12_8_reg_45910 <= hw_sin_val_8_i_V_12_8_fu_33284_p18;
        hw_sin_val_8_i_V_13_11_reg_46732 <= hw_sin_val_8_i_V_13_11_fu_37604_p18;
        hw_sin_val_8_i_V_13_13_reg_47430 <= hw_sin_val_8_i_V_13_13_fu_40707_p18;
        hw_sin_val_8_i_V_13_4_reg_45116 <= hw_sin_val_8_i_V_13_4_fu_29063_p18;
        hw_sin_val_8_i_V_13_8_reg_45929 <= hw_sin_val_8_i_V_13_8_fu_33320_p18;
        hw_sin_val_8_i_V_14_11_reg_46751 <= hw_sin_val_8_i_V_14_11_fu_37641_p18;
        hw_sin_val_8_i_V_14_13_reg_47449 <= hw_sin_val_8_i_V_14_13_fu_40744_p18;
        hw_sin_val_8_i_V_14_4_reg_45135 <= hw_sin_val_8_i_V_14_4_fu_29099_p18;
        hw_sin_val_8_i_V_14_8_reg_45948 <= hw_sin_val_8_i_V_14_8_fu_33356_p18;
        hw_sin_val_8_i_V_15_11_reg_46770 <= hw_sin_val_8_i_V_15_11_fu_37678_p18;
        hw_sin_val_8_i_V_15_13_reg_47468 <= hw_sin_val_8_i_V_15_13_fu_40781_p18;
        hw_sin_val_8_i_V_15_4_reg_45154 <= hw_sin_val_8_i_V_15_4_fu_29135_p18;
        hw_sin_val_8_i_V_15_8_reg_45967 <= hw_sin_val_8_i_V_15_8_fu_33392_p18;
        hw_sin_val_8_i_V_1_11_reg_46504 <= hw_sin_val_8_i_V_1_11_fu_37160_p18;
        hw_sin_val_8_i_V_1_13_reg_47202 <= hw_sin_val_8_i_V_1_13_fu_40263_p18;
        hw_sin_val_8_i_V_1_4_reg_44888 <= hw_sin_val_8_i_V_1_4_fu_28631_p18;
        hw_sin_val_8_i_V_1_8_reg_45701 <= hw_sin_val_8_i_V_1_8_fu_32888_p18;
        hw_sin_val_8_i_V_2_11_reg_46523 <= hw_sin_val_8_i_V_2_11_fu_37197_p18;
        hw_sin_val_8_i_V_2_13_reg_47221 <= hw_sin_val_8_i_V_2_13_fu_40300_p18;
        hw_sin_val_8_i_V_2_4_reg_44907 <= hw_sin_val_8_i_V_2_4_fu_28667_p18;
        hw_sin_val_8_i_V_2_8_reg_45720 <= hw_sin_val_8_i_V_2_8_fu_32924_p18;
        hw_sin_val_8_i_V_3_11_reg_46542 <= hw_sin_val_8_i_V_3_11_fu_37234_p18;
        hw_sin_val_8_i_V_3_13_reg_47240 <= hw_sin_val_8_i_V_3_13_fu_40337_p18;
        hw_sin_val_8_i_V_3_4_reg_44926 <= hw_sin_val_8_i_V_3_4_fu_28703_p18;
        hw_sin_val_8_i_V_3_8_reg_45739 <= hw_sin_val_8_i_V_3_8_fu_32960_p18;
        hw_sin_val_8_i_V_4_11_reg_46561 <= hw_sin_val_8_i_V_4_11_fu_37271_p18;
        hw_sin_val_8_i_V_4_13_reg_47259 <= hw_sin_val_8_i_V_4_13_fu_40374_p18;
        hw_sin_val_8_i_V_4_4_reg_44945 <= hw_sin_val_8_i_V_4_4_fu_28739_p18;
        hw_sin_val_8_i_V_4_8_reg_45758 <= hw_sin_val_8_i_V_4_8_fu_32996_p18;
        hw_sin_val_8_i_V_5_11_reg_46580 <= hw_sin_val_8_i_V_5_11_fu_37308_p18;
        hw_sin_val_8_i_V_5_13_reg_47278 <= hw_sin_val_8_i_V_5_13_fu_40411_p18;
        hw_sin_val_8_i_V_5_4_reg_44964 <= hw_sin_val_8_i_V_5_4_fu_28775_p18;
        hw_sin_val_8_i_V_5_8_reg_45777 <= hw_sin_val_8_i_V_5_8_fu_33032_p18;
        hw_sin_val_8_i_V_6_11_reg_46599 <= hw_sin_val_8_i_V_6_11_fu_37345_p18;
        hw_sin_val_8_i_V_6_13_reg_47297 <= hw_sin_val_8_i_V_6_13_fu_40448_p18;
        hw_sin_val_8_i_V_6_4_reg_44983 <= hw_sin_val_8_i_V_6_4_fu_28811_p18;
        hw_sin_val_8_i_V_6_8_reg_45796 <= hw_sin_val_8_i_V_6_8_fu_33068_p18;
        hw_sin_val_8_i_V_7_11_reg_46618 <= hw_sin_val_8_i_V_7_11_fu_37382_p18;
        hw_sin_val_8_i_V_7_13_reg_47316 <= hw_sin_val_8_i_V_7_13_fu_40485_p18;
        hw_sin_val_8_i_V_7_4_reg_45002 <= hw_sin_val_8_i_V_7_4_fu_28847_p18;
        hw_sin_val_8_i_V_7_8_reg_45815 <= hw_sin_val_8_i_V_7_8_fu_33104_p18;
        hw_sin_val_8_i_V_8_11_reg_46637 <= hw_sin_val_8_i_V_8_11_fu_37419_p18;
        hw_sin_val_8_i_V_8_13_reg_47335 <= hw_sin_val_8_i_V_8_13_fu_40522_p18;
        hw_sin_val_8_i_V_8_4_reg_45021 <= hw_sin_val_8_i_V_8_4_fu_28883_p18;
        hw_sin_val_8_i_V_8_8_reg_45834 <= hw_sin_val_8_i_V_8_8_fu_33140_p18;
        hw_sin_val_8_i_V_9_11_reg_46656 <= hw_sin_val_8_i_V_9_11_fu_37456_p18;
        hw_sin_val_8_i_V_9_13_reg_47354 <= hw_sin_val_8_i_V_9_13_fu_40559_p18;
        hw_sin_val_8_i_V_9_4_reg_45040 <= hw_sin_val_8_i_V_9_4_fu_28919_p18;
        hw_sin_val_8_i_V_9_8_reg_45853 <= hw_sin_val_8_i_V_9_8_fu_33176_p18;
        sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg <= sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg;
        sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg <= sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg;
        sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg <= sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg;
        sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg <= sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg;
        sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg;
        sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg;
        sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg;
        sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg;
        sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg;
        sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg;
        sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg;
        sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg;
        sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg;
        sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg;
        sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg;
        sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg;
        sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg;
        sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg;
        sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg;
        sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg <= sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg;
        sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg <= sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg;
        sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg <= sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg;
        sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg <= sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg;
        sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg;
        sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg;
        sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg;
        sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg;
        sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg;
        sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg;
        sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg;
        sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg;
        sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg;
        sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg;
        sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg;
        sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg;
        sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg <= sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg;
        sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg <= sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg;
        sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg <= sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg;
        sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg <= sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg;
        sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg <= sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg;
        sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg <= sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg;
        sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg <= sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg;
        sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg <= sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg;
        sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg;
        sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg;
        sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg;
        sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg;
        sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg;
        sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg;
        sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg;
        sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg;
        sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg;
        sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg;
        sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg;
        sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg;
        sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg;
        sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg;
        sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg;
        sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg;
        tmp_15_reg_43866_pp0_iter2_reg <= tmp_15_reg_43866;
        tmp_15_reg_43866_pp0_iter3_reg <= tmp_15_reg_43866_pp0_iter2_reg;
        tmp_16_reg_44524 <= {{sin_tables_high_V_1_q1[12:8]}};
        tmp_16_reg_44524_pp0_iter3_reg <= tmp_16_reg_44524;
        tmp_17_reg_44694 <= {{sin_tables_high_V_2_q1[12:8]}};
        tmp_17_reg_44694_pp0_iter4_reg <= tmp_17_reg_44694;
        tmp_18_reg_45173 <= {{sin_tables_high_V_3_q1[12:8]}};
        tmp_19_reg_45986 <= {{sin_tables_high_V_4_q1[12:8]}};
        tmp_20_reg_46011 <= {{sin_tables_high_V_5_q1[12:8]}};
        tmp_21_reg_46789 <= {{sin_tables_high_V_6_q1[12:8]}};
        tmp_23_reg_44439_pp0_iter2_reg <= tmp_23_reg_44439;
        tmp_23_reg_44439_pp0_iter3_reg <= tmp_23_reg_44439_pp0_iter2_reg;
        tmp_24_reg_44609 <= {{cos_tables_high_V_1_q1[12:8]}};
        tmp_24_reg_44609_pp0_iter3_reg <= tmp_24_reg_44609;
        tmp_25_reg_44779 <= {{cos_tables_high_V_2_q1[12:8]}};
        tmp_25_reg_44779_pp0_iter4_reg <= tmp_25_reg_44779;
        tmp_26_reg_45572 <= {{cos_tables_high_V_3_q1[12:8]}};
        tmp_27_reg_46400 <= {{cos_tables_high_V_4_q1[12:8]}};
        tmp_28_reg_46425 <= {{cos_tables_high_V_5_q1[12:8]}};
        tmp_29_reg_47148 <= {{cos_tables_high_V_6_q1[12:8]}};
        trunc_ln647_10_reg_44614 <= trunc_ln647_10_fu_27002_p1;
        trunc_ln647_10_reg_44614_pp0_iter3_reg <= trunc_ln647_10_reg_44614;
        trunc_ln647_11_reg_44784 <= trunc_ln647_11_fu_27050_p1;
        trunc_ln647_11_reg_44784_pp0_iter4_reg <= trunc_ln647_11_reg_44784;
        trunc_ln647_12_reg_45577 <= trunc_ln647_12_fu_31312_p1;
        trunc_ln647_13_reg_46405 <= trunc_ln647_13_fu_35574_p1;
        trunc_ln647_1_reg_43871_pp0_iter2_reg <= trunc_ln647_1_reg_43871;
        trunc_ln647_1_reg_43871_pp0_iter3_reg <= trunc_ln647_1_reg_43871_pp0_iter2_reg;
        trunc_ln647_2_reg_44529 <= trunc_ln647_2_fu_26978_p1;
        trunc_ln647_2_reg_44529_pp0_iter3_reg <= trunc_ln647_2_reg_44529;
        trunc_ln647_3_reg_44699 <= trunc_ln647_3_fu_27026_p1;
        trunc_ln647_3_reg_44699_pp0_iter4_reg <= trunc_ln647_3_reg_44699;
        trunc_ln647_4_reg_45178 <= trunc_ln647_4_fu_29181_p1;
        trunc_ln647_5_reg_45991 <= trunc_ln647_5_fu_33438_p1;
        trunc_ln647_8_reg_44195_pp0_iter2_reg <= trunc_ln647_8_reg_44195;
        trunc_ln647_8_reg_44195_pp0_iter3_reg <= trunc_ln647_8_reg_44195_pp0_iter2_reg;
        trunc_ln647_9_reg_44444_pp0_iter2_reg <= trunc_ln647_9_reg_44444;
        trunc_ln647_9_reg_44444_pp0_iter3_reg <= trunc_ln647_9_reg_44444_pp0_iter2_reg;
        trunc_ln647_reg_43622_pp0_iter2_reg <= trunc_ln647_reg_43622;
        trunc_ln647_reg_43622_pp0_iter3_reg <= trunc_ln647_reg_43622_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_0_V_1_vld_reg == 1'b0) & (hw_cos_val_16_0_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_0_V_1_vld_in == 1'b1) & (hw_cos_val_16_0_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_0_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_10_V_1_vld_reg == 1'b0) & (hw_cos_val_16_10_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_10_V_1_vld_in == 1'b1) & (hw_cos_val_16_10_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_10_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_11_V_1_vld_reg == 1'b0) & (hw_cos_val_16_11_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_11_V_1_vld_in == 1'b1) & (hw_cos_val_16_11_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_11_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_12_V_1_vld_reg == 1'b0) & (hw_cos_val_16_12_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_12_V_1_vld_in == 1'b1) & (hw_cos_val_16_12_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_12_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_13_V_1_vld_reg == 1'b0) & (hw_cos_val_16_13_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_13_V_1_vld_in == 1'b1) & (hw_cos_val_16_13_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_13_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_14_V_1_vld_reg == 1'b0) & (hw_cos_val_16_14_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_14_V_1_vld_in == 1'b1) & (hw_cos_val_16_14_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_14_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_15_V_1_vld_reg == 1'b0) & (hw_cos_val_16_15_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_15_V_1_vld_in == 1'b1) & (hw_cos_val_16_15_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_15_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_1_V_1_vld_reg == 1'b0) & (hw_cos_val_16_1_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_1_V_1_vld_in == 1'b1) & (hw_cos_val_16_1_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_1_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_2_V_1_vld_reg == 1'b0) & (hw_cos_val_16_2_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_2_V_1_vld_in == 1'b1) & (hw_cos_val_16_2_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_2_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_3_V_1_vld_reg == 1'b0) & (hw_cos_val_16_3_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_3_V_1_vld_in == 1'b1) & (hw_cos_val_16_3_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_3_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_4_V_1_vld_reg == 1'b0) & (hw_cos_val_16_4_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_4_V_1_vld_in == 1'b1) & (hw_cos_val_16_4_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_4_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_5_V_1_vld_reg == 1'b0) & (hw_cos_val_16_5_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_5_V_1_vld_in == 1'b1) & (hw_cos_val_16_5_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_5_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_6_V_1_vld_reg == 1'b0) & (hw_cos_val_16_6_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_6_V_1_vld_in == 1'b1) & (hw_cos_val_16_6_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_6_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_7_V_1_vld_reg == 1'b0) & (hw_cos_val_16_7_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_7_V_1_vld_in == 1'b1) & (hw_cos_val_16_7_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_7_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_8_V_1_vld_reg == 1'b0) & (hw_cos_val_16_8_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_8_V_1_vld_in == 1'b1) & (hw_cos_val_16_8_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_8_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_16_9_V_1_vld_reg == 1'b0) & (hw_cos_val_16_9_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_16_9_V_1_vld_in == 1'b1) & (hw_cos_val_16_9_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_16_9_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_0_V_1_vld_reg == 1'b0) & (hw_cos_val_8_0_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_0_V_1_vld_in == 1'b1) & (hw_cos_val_8_0_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_0_V_1_data_reg <= hw_cos_val_8_i_V_0_14_fu_42170_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_10_V_1_vld_reg == 1'b0) & (hw_cos_val_8_10_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_10_V_1_vld_in == 1'b1) & (hw_cos_val_8_10_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_10_V_1_data_reg <= hw_cos_val_8_i_V_10_14_fu_42400_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_11_V_1_vld_reg == 1'b0) & (hw_cos_val_8_11_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_11_V_1_vld_in == 1'b1) & (hw_cos_val_8_11_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_11_V_1_data_reg <= hw_cos_val_8_i_V_11_14_fu_42423_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_12_V_1_vld_reg == 1'b0) & (hw_cos_val_8_12_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_12_V_1_vld_in == 1'b1) & (hw_cos_val_8_12_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_12_V_1_data_reg <= hw_cos_val_8_i_V_12_14_fu_42446_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_13_V_1_vld_reg == 1'b0) & (hw_cos_val_8_13_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_13_V_1_vld_in == 1'b1) & (hw_cos_val_8_13_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_13_V_1_data_reg <= hw_cos_val_8_i_V_13_14_fu_42469_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_14_V_1_vld_reg == 1'b0) & (hw_cos_val_8_14_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_14_V_1_vld_in == 1'b1) & (hw_cos_val_8_14_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_14_V_1_data_reg <= hw_cos_val_8_i_V_14_14_fu_42492_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_15_V_1_vld_reg == 1'b0) & (hw_cos_val_8_15_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_15_V_1_vld_in == 1'b1) & (hw_cos_val_8_15_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_15_V_1_data_reg <= hw_cos_val_8_i_V_15_14_fu_42515_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_1_V_1_vld_reg == 1'b0) & (hw_cos_val_8_1_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_1_V_1_vld_in == 1'b1) & (hw_cos_val_8_1_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_1_V_1_data_reg <= hw_cos_val_8_i_V_1_14_fu_42193_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_2_V_1_vld_reg == 1'b0) & (hw_cos_val_8_2_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_2_V_1_vld_in == 1'b1) & (hw_cos_val_8_2_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_2_V_1_data_reg <= hw_cos_val_8_i_V_2_14_fu_42216_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_3_V_1_vld_reg == 1'b0) & (hw_cos_val_8_3_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_3_V_1_vld_in == 1'b1) & (hw_cos_val_8_3_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_3_V_1_data_reg <= hw_cos_val_8_i_V_3_14_fu_42239_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_4_V_1_vld_reg == 1'b0) & (hw_cos_val_8_4_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_4_V_1_vld_in == 1'b1) & (hw_cos_val_8_4_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_4_V_1_data_reg <= hw_cos_val_8_i_V_4_14_fu_42262_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_5_V_1_vld_reg == 1'b0) & (hw_cos_val_8_5_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_5_V_1_vld_in == 1'b1) & (hw_cos_val_8_5_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_5_V_1_data_reg <= hw_cos_val_8_i_V_5_14_fu_42285_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_6_V_1_vld_reg == 1'b0) & (hw_cos_val_8_6_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_6_V_1_vld_in == 1'b1) & (hw_cos_val_8_6_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_6_V_1_data_reg <= hw_cos_val_8_i_V_6_14_fu_42308_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_7_V_1_vld_reg == 1'b0) & (hw_cos_val_8_7_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_7_V_1_vld_in == 1'b1) & (hw_cos_val_8_7_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_7_V_1_data_reg <= hw_cos_val_8_i_V_7_14_fu_42331_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_8_V_1_vld_reg == 1'b0) & (hw_cos_val_8_8_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_8_V_1_vld_in == 1'b1) & (hw_cos_val_8_8_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_8_V_1_data_reg <= hw_cos_val_8_i_V_8_14_fu_42354_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_cos_val_8_9_V_1_vld_reg == 1'b0) & (hw_cos_val_8_9_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_cos_val_8_9_V_1_vld_in == 1'b1) & (hw_cos_val_8_9_V_1_vld_reg == 1'b1)))) begin
        hw_cos_val_8_9_V_1_data_reg <= hw_cos_val_8_i_V_9_14_fu_42377_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_0_V_1_vld_reg == 1'b0) & (hw_sin_val_16_0_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_0_V_1_vld_in == 1'b1) & (hw_sin_val_16_0_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_0_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_10_V_1_vld_reg == 1'b0) & (hw_sin_val_16_10_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_10_V_1_vld_in == 1'b1) & (hw_sin_val_16_10_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_10_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_11_V_1_vld_reg == 1'b0) & (hw_sin_val_16_11_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_11_V_1_vld_in == 1'b1) & (hw_sin_val_16_11_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_11_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_12_V_1_vld_reg == 1'b0) & (hw_sin_val_16_12_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_12_V_1_vld_in == 1'b1) & (hw_sin_val_16_12_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_12_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_13_V_1_vld_reg == 1'b0) & (hw_sin_val_16_13_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_13_V_1_vld_in == 1'b1) & (hw_sin_val_16_13_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_13_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_14_V_1_vld_reg == 1'b0) & (hw_sin_val_16_14_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_14_V_1_vld_in == 1'b1) & (hw_sin_val_16_14_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_14_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_15_V_1_vld_reg == 1'b0) & (hw_sin_val_16_15_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_15_V_1_vld_in == 1'b1) & (hw_sin_val_16_15_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_15_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_1_V_1_vld_reg == 1'b0) & (hw_sin_val_16_1_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_1_V_1_vld_in == 1'b1) & (hw_sin_val_16_1_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_1_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_2_V_1_vld_reg == 1'b0) & (hw_sin_val_16_2_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_2_V_1_vld_in == 1'b1) & (hw_sin_val_16_2_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_2_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_3_V_1_vld_reg == 1'b0) & (hw_sin_val_16_3_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_3_V_1_vld_in == 1'b1) & (hw_sin_val_16_3_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_3_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_4_V_1_vld_reg == 1'b0) & (hw_sin_val_16_4_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_4_V_1_vld_in == 1'b1) & (hw_sin_val_16_4_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_4_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_5_V_1_vld_reg == 1'b0) & (hw_sin_val_16_5_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_5_V_1_vld_in == 1'b1) & (hw_sin_val_16_5_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_5_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_6_V_1_vld_reg == 1'b0) & (hw_sin_val_16_6_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_6_V_1_vld_in == 1'b1) & (hw_sin_val_16_6_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_6_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_7_V_1_vld_reg == 1'b0) & (hw_sin_val_16_7_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_7_V_1_vld_in == 1'b1) & (hw_sin_val_16_7_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_7_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_8_V_1_vld_reg == 1'b0) & (hw_sin_val_16_8_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_8_V_1_vld_in == 1'b1) & (hw_sin_val_16_8_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_8_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_16_9_V_1_vld_reg == 1'b0) & (hw_sin_val_16_9_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_16_9_V_1_vld_in == 1'b1) & (hw_sin_val_16_9_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_16_9_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_0_V_1_vld_reg == 1'b0) & (hw_sin_val_8_0_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_0_V_1_vld_in == 1'b1) & (hw_sin_val_8_0_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_0_V_1_data_reg <= hw_sin_val_8_i_V_0_14_fu_41788_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_10_V_1_vld_reg == 1'b0) & (hw_sin_val_8_10_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_10_V_1_vld_in == 1'b1) & (hw_sin_val_8_10_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_10_V_1_data_reg <= hw_sin_val_8_i_V_10_14_fu_42018_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_11_V_1_vld_reg == 1'b0) & (hw_sin_val_8_11_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_11_V_1_vld_in == 1'b1) & (hw_sin_val_8_11_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_11_V_1_data_reg <= hw_sin_val_8_i_V_11_14_fu_42041_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_12_V_1_vld_reg == 1'b0) & (hw_sin_val_8_12_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_12_V_1_vld_in == 1'b1) & (hw_sin_val_8_12_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_12_V_1_data_reg <= hw_sin_val_8_i_V_12_14_fu_42064_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_13_V_1_vld_reg == 1'b0) & (hw_sin_val_8_13_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_13_V_1_vld_in == 1'b1) & (hw_sin_val_8_13_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_13_V_1_data_reg <= hw_sin_val_8_i_V_13_14_fu_42087_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_14_V_1_vld_reg == 1'b0) & (hw_sin_val_8_14_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_14_V_1_vld_in == 1'b1) & (hw_sin_val_8_14_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_14_V_1_data_reg <= hw_sin_val_8_i_V_14_14_fu_42110_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_15_V_1_vld_reg == 1'b0) & (hw_sin_val_8_15_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_15_V_1_vld_in == 1'b1) & (hw_sin_val_8_15_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_15_V_1_data_reg <= hw_sin_val_8_i_V_15_14_fu_42133_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_1_V_1_vld_reg == 1'b0) & (hw_sin_val_8_1_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_1_V_1_vld_in == 1'b1) & (hw_sin_val_8_1_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_1_V_1_data_reg <= hw_sin_val_8_i_V_1_14_fu_41811_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_2_V_1_vld_reg == 1'b0) & (hw_sin_val_8_2_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_2_V_1_vld_in == 1'b1) & (hw_sin_val_8_2_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_2_V_1_data_reg <= hw_sin_val_8_i_V_2_14_fu_41834_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_3_V_1_vld_reg == 1'b0) & (hw_sin_val_8_3_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (hw_sin_val_8_3_V_1_vld_in == 1'b1) & (hw_sin_val_8_3_V_1_vld_reg == 1'b1)))) begin
        hw_sin_val_8_3_V_1_data_reg <= hw_sin_val_8_i_V_3_14_fu_41857_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_4_V_1_vld_reg == 1'b0) & (hw_sin_val_8_4_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_4_V_1_vld_in == 1'b1) & (hw_sin_val_8_4_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_4_V_1_data_reg <= hw_sin_val_8_i_V_4_14_fu_41880_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_5_V_1_vld_reg == 1'b0) & (hw_sin_val_8_5_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_5_V_1_vld_in == 1'b1) & (hw_sin_val_8_5_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_5_V_1_data_reg <= hw_sin_val_8_i_V_5_14_fu_41903_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_6_V_1_vld_reg == 1'b0) & (hw_sin_val_8_6_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_6_V_1_vld_in == 1'b1) & (hw_sin_val_8_6_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_6_V_1_data_reg <= hw_sin_val_8_i_V_6_14_fu_41926_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_7_V_1_vld_reg == 1'b0) & (hw_sin_val_8_7_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_7_V_1_vld_in == 1'b1) & (hw_sin_val_8_7_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_7_V_1_data_reg <= hw_sin_val_8_i_V_7_14_fu_41949_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_8_V_1_vld_reg == 1'b0) & (hw_sin_val_8_8_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_8_V_1_vld_in == 1'b1) & (hw_sin_val_8_8_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_8_V_1_data_reg <= hw_sin_val_8_i_V_8_14_fu_41972_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_9_V_1_vld_reg == 1'b0) & (hw_sin_val_8_9_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (hw_sin_val_8_9_V_1_vld_in == 1'b1) & (hw_sin_val_8_9_V_1_vld_reg == 1'b1) & (1'b1 == 1'b1)))) begin
        hw_sin_val_8_9_V_1_data_reg <= hw_sin_val_8_i_V_9_14_fu_41995_p18;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 = ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 = ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 = ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 = ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 = ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 = ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 = ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 = cos_tables_low_V_15_q0;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346;
    end else if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 = ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 = ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 = ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 = ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 = ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 = ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 = ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 = ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 = hw_cos_val_16_i_0_V_10_reg_46046;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 = ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 = hw_cos_val_16_i_0_V_12_reg_46799;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 = ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 = hw_cos_val_16_i_0_V_14_reg_47492;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 = cos_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 = ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 = ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 = hw_cos_val_16_i_0_V_2_reg_44165;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 = ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 = hw_cos_val_16_i_0_V_4_reg_44579;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 = ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 = hw_cos_val_16_i_0_V_6_reg_44749;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 = ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 = hw_cos_val_16_i_0_V_8_reg_45233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658;
    end else begin
        ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 = ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 = ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 = ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 = ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 = ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 = ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 = ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 = ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 = sin_tables_low_V_15_q0;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666;
    end else if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 = ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 = ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 = ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 = ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 = ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 = ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 = ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 = ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 = hw_sin_val_16_i_0_V_10_reg_45632;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd2) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd3) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd6) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd7) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd8) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd11) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd12) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd13) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg == 4'd15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 = ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 = hw_sin_val_16_i_0_V_12_reg_46440;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd3) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd6) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd7) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd8) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd11) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd12) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd13) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd14) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg == 4'd15) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 = ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 = hw_sin_val_16_i_0_V_14_reg_47158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 = sin_tables_low_V_15_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd6) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd7) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd8) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd10) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd11) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd12) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd13) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg == 4'd15) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 = ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 = ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 = hw_sin_val_16_i_0_V_2_reg_43592;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 = ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 = hw_sin_val_16_i_0_V_4_reg_44494;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg == 4'd15) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 = ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd9) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 = hw_sin_val_16_i_0_V_6_reg_44664;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd11) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd12) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd14) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg == 4'd15) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 = ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 = hw_sin_val_16_i_0_V_8_reg_44834;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd5) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd6) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd8) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd11) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd12) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd14) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg == 4'd15) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978;
    end else begin
        ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 = ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_high_V_0_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_high_V_0_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_high_V_1_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_high_V_1_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_high_V_2_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_tables_high_V_2_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_tables_high_V_3_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_tables_high_V_3_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_tables_high_V_4_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_high_V_4_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_high_V_5_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_high_V_5_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cos_tables_high_V_6_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cos_tables_high_V_6_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        cos_tables_high_V_7_ce0 = 1'b1;
    end else begin
        cos_tables_high_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        cos_tables_high_V_7_ce1 = 1'b1;
    end else begin
        cos_tables_high_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_low_V_0_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_low_V_10_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_low_V_11_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cos_tables_low_V_12_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cos_tables_low_V_13_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        cos_tables_low_V_14_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        cos_tables_low_V_15_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_low_V_1_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_low_V_2_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_low_V_3_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_tables_low_V_4_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_tables_low_V_5_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_tables_low_V_6_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_tables_low_V_7_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_tables_low_V_8_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_tables_low_V_9_ce0 = 1'b1;
    end else begin
        cos_tables_low_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_0_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_0_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_10_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_10_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_11_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_11_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_12_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_12_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_13_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_13_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_14_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_14_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_15_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_15_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_1_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_1_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_2_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_2_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_3_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_3_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_4_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_4_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_5_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_5_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_6_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_6_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_7_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_7_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_8_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_8_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_16_9_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_16_9_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_0_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_0_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_10_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_10_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_11_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_11_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_12_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_12_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_13_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_13_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_14_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_14_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_15_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_15_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_1_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_1_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_2_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_2_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_3_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_3_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_4_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_4_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_5_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_5_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_6_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_6_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_7_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_7_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_8_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_8_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_cos_val_8_9_V_1_vld_in = 1'b1;
    end else begin
        hw_cos_val_8_9_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_0_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_0_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_10_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_10_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_11_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_11_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_12_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_12_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_13_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_13_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_14_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_14_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_15_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_15_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_1_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_1_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_2_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_2_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_3_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_3_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_4_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_4_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_5_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_5_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_6_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_6_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_7_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_7_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_8_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_8_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_16_9_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_16_9_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_0_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_0_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_10_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_10_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_11_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_11_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_12_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_12_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_13_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_13_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_14_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_14_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_15_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_15_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_1_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_1_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_2_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_2_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_3_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_3_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_4_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_4_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_5_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_5_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_6_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_6_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_7_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_7_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_8_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_8_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        hw_sin_val_8_9_V_1_vld_in = 1'b1;
    end else begin
        hw_sin_val_8_9_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_high_V_0_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_high_V_0_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_high_V_1_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_high_V_1_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_high_V_2_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_tables_high_V_2_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_tables_high_V_3_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sin_tables_high_V_3_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sin_tables_high_V_4_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_high_V_4_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_high_V_5_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_high_V_5_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        sin_tables_high_V_6_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        sin_tables_high_V_6_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        sin_tables_high_V_7_ce0 = 1'b1;
    end else begin
        sin_tables_high_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        sin_tables_high_V_7_ce1 = 1'b1;
    end else begin
        sin_tables_high_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_low_V_0_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_low_V_10_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_low_V_11_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        sin_tables_low_V_12_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        sin_tables_low_V_13_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        sin_tables_low_V_14_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        sin_tables_low_V_15_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_low_V_1_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_low_V_2_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_low_V_3_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_tables_low_V_4_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_tables_low_V_5_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_tables_low_V_6_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sin_tables_low_V_7_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sin_tables_low_V_8_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sin_tables_low_V_9_ce0 = 1'b1;
    end else begin
        sin_tables_low_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & ((hw_sin_val_8_2_V_1_state == 2'd1) | (hw_sin_val_8_1_V_1_state == 2'd1) | (hw_cos_val_16_15_V_1_state == 2'd1) | (hw_cos_val_16_14_V_1_state == 2'd1) | (hw_cos_val_16_13_V_1_state == 2'd1) | (hw_cos_val_16_12_V_1_state == 2'd1) | (hw_cos_val_16_11_V_1_state == 2'd1) | (hw_cos_val_16_10_V_1_state == 2'd1) | (hw_cos_val_16_9_V_1_state == 2'd1) | (hw_cos_val_16_8_V_1_state == 2'd1) | (hw_cos_val_16_7_V_1_state == 2'd1) | (hw_cos_val_16_6_V_1_state == 2'd1) | (hw_cos_val_16_5_V_1_state == 2'd1) | (hw_cos_val_16_4_V_1_state == 2'd1) | (hw_cos_val_16_3_V_1_state == 2'd1) | (hw_cos_val_16_2_V_1_state == 2'd1) | (hw_cos_val_16_1_V_1_state == 2'd1) | (hw_cos_val_16_0_V_1_state == 2'd1) | (hw_cos_val_8_15_V_1_state == 2'd1) | (hw_cos_val_8_14_V_1_state == 2'd1) | (hw_cos_val_8_13_V_1_state == 2'd1) | (hw_cos_val_8_12_V_1_state == 2'd1) | (hw_cos_val_8_11_V_1_state == 2'd1) | (hw_cos_val_8_10_V_1_state == 2'd1) | (hw_cos_val_8_9_V_1_state == 2'd1) | (hw_cos_val_8_8_V_1_state == 2'd1) | (hw_cos_val_8_7_V_1_state == 2'd1) | (hw_cos_val_8_6_V_1_state == 2'd1) | (hw_cos_val_8_5_V_1_state == 2'd1) | (hw_cos_val_8_4_V_1_state == 2'd1) | (hw_cos_val_8_3_V_1_state == 2'd1) | (hw_cos_val_8_2_V_1_state == 2'd1) | (hw_cos_val_8_1_V_1_state == 2'd1) | (hw_cos_val_8_0_V_1_state == 2'd1) | (hw_sin_val_16_15_V_1_state == 2'd1) | (hw_sin_val_16_14_V_1_state == 2'd1) | (hw_sin_val_16_13_V_1_state == 2'd1) | (hw_sin_val_16_12_V_1_state == 2'd1) | (hw_sin_val_16_11_V_1_state == 2'd1) | (hw_sin_val_16_10_V_1_state == 2'd1) | (hw_sin_val_16_9_V_1_state == 2'd1) | (hw_sin_val_16_8_V_1_state == 2'd1) | (hw_sin_val_16_7_V_1_state == 2'd1) | (hw_sin_val_16_6_V_1_state == 2'd1) | (hw_sin_val_16_5_V_1_state == 2'd1) | (hw_sin_val_16_4_V_1_state == 2'd1) | (hw_sin_val_16_3_V_1_state == 2'd1) | (hw_sin_val_16_2_V_1_state == 2'd1) | (hw_sin_val_16_1_V_1_state == 2'd1) | (hw_sin_val_16_0_V_1_state == 2'd1) | (hw_sin_val_8_15_V_1_state == 2'd1) | (hw_sin_val_8_14_V_1_state == 2'd1) | (hw_sin_val_8_13_V_1_state == 2'd1) | (hw_sin_val_8_12_V_1_state == 2'd1) | (hw_sin_val_8_11_V_1_state == 2'd1) | (hw_sin_val_8_10_V_1_state == 2'd1) | (hw_sin_val_8_9_V_1_state == 2'd1) | (hw_sin_val_8_8_V_1_state == 2'd1) | (hw_sin_val_8_7_V_1_state == 2'd1) | (hw_sin_val_8_6_V_1_state == 2'd1) | (hw_sin_val_8_5_V_1_state == 2'd1) | (hw_sin_val_8_4_V_1_state == 2'd1) | (hw_sin_val_8_3_V_1_state == 2'd1) | (hw_sin_val_8_0_V_1_state == 2'd1) | ((hw_sin_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & ((hw_sin_val_8_2_V_1_state == 2'd1) | (hw_sin_val_8_1_V_1_state == 2'd1) | (hw_cos_val_16_15_V_1_state == 2'd1) | (hw_cos_val_16_14_V_1_state == 2'd1) | (hw_cos_val_16_13_V_1_state == 2'd1) | (hw_cos_val_16_12_V_1_state == 2'd1) | (hw_cos_val_16_11_V_1_state == 2'd1) | (hw_cos_val_16_10_V_1_state == 2'd1) | (hw_cos_val_16_9_V_1_state == 2'd1) | (hw_cos_val_16_8_V_1_state == 2'd1) | (hw_cos_val_16_7_V_1_state == 2'd1) | (hw_cos_val_16_6_V_1_state == 2'd1) | (hw_cos_val_16_5_V_1_state == 2'd1) | (hw_cos_val_16_4_V_1_state == 2'd1) | (hw_cos_val_16_3_V_1_state == 2'd1) | (hw_cos_val_16_2_V_1_state == 2'd1) | (hw_cos_val_16_1_V_1_state == 2'd1) | (hw_cos_val_16_0_V_1_state == 2'd1) | (hw_cos_val_8_15_V_1_state == 2'd1) | (hw_cos_val_8_14_V_1_state == 2'd1) | (hw_cos_val_8_13_V_1_state == 2'd1) | (hw_cos_val_8_12_V_1_state == 2'd1) | (hw_cos_val_8_11_V_1_state == 2'd1) | (hw_cos_val_8_10_V_1_state == 2'd1) | (hw_cos_val_8_9_V_1_state == 2'd1) | (hw_cos_val_8_8_V_1_state == 2'd1) | (hw_cos_val_8_7_V_1_state == 2'd1) | (hw_cos_val_8_6_V_1_state == 2'd1) | (hw_cos_val_8_5_V_1_state == 2'd1) | (hw_cos_val_8_4_V_1_state == 2'd1) | (hw_cos_val_8_3_V_1_state == 2'd1) | (hw_cos_val_8_2_V_1_state == 2'd1) | (hw_cos_val_8_1_V_1_state == 2'd1) | (hw_cos_val_8_0_V_1_state == 2'd1) | (hw_sin_val_16_15_V_1_state == 2'd1) | (hw_sin_val_16_14_V_1_state == 2'd1) | (hw_sin_val_16_13_V_1_state == 2'd1) | (hw_sin_val_16_12_V_1_state == 2'd1) | (hw_sin_val_16_11_V_1_state == 2'd1) | (hw_sin_val_16_10_V_1_state == 2'd1) | (hw_sin_val_16_9_V_1_state == 2'd1) | (hw_sin_val_16_8_V_1_state == 2'd1) | (hw_sin_val_16_7_V_1_state == 2'd1) | (hw_sin_val_16_6_V_1_state == 2'd1) | (hw_sin_val_16_5_V_1_state == 2'd1) | (hw_sin_val_16_4_V_1_state == 2'd1) | (hw_sin_val_16_3_V_1_state == 2'd1) | (hw_sin_val_16_2_V_1_state == 2'd1) | (hw_sin_val_16_1_V_1_state == 2'd1) | (hw_sin_val_16_0_V_1_state == 2'd1) | (hw_sin_val_8_15_V_1_state == 2'd1) | (hw_sin_val_8_14_V_1_state == 2'd1) | (hw_sin_val_8_13_V_1_state == 2'd1) | (hw_sin_val_8_12_V_1_state == 2'd1) | (hw_sin_val_8_11_V_1_state == 2'd1) | (hw_sin_val_8_10_V_1_state == 2'd1) | (hw_sin_val_8_9_V_1_state == 2'd1) | (hw_sin_val_8_8_V_1_state == 2'd1) | (hw_sin_val_8_7_V_1_state == 2'd1) | (hw_sin_val_8_6_V_1_state == 2'd1) | (hw_sin_val_8_5_V_1_state == 2'd1) | (hw_sin_val_8_4_V_1_state == 2'd1) | (hw_sin_val_8_3_V_1_state == 2'd1) | (hw_sin_val_8_0_V_1_state == 2'd1) | ((hw_sin_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & ((hw_sin_val_8_2_V_1_state == 2'd1) | (hw_sin_val_8_1_V_1_state == 2'd1) | (hw_cos_val_16_15_V_1_state == 2'd1) | (hw_cos_val_16_14_V_1_state == 2'd1) | (hw_cos_val_16_13_V_1_state == 2'd1) | (hw_cos_val_16_12_V_1_state == 2'd1) | (hw_cos_val_16_11_V_1_state == 2'd1) | (hw_cos_val_16_10_V_1_state == 2'd1) | (hw_cos_val_16_9_V_1_state == 2'd1) | (hw_cos_val_16_8_V_1_state == 2'd1) | (hw_cos_val_16_7_V_1_state == 2'd1) | (hw_cos_val_16_6_V_1_state == 2'd1) | (hw_cos_val_16_5_V_1_state == 2'd1) | (hw_cos_val_16_4_V_1_state == 2'd1) | (hw_cos_val_16_3_V_1_state == 2'd1) | (hw_cos_val_16_2_V_1_state == 2'd1) | (hw_cos_val_16_1_V_1_state == 2'd1) | (hw_cos_val_16_0_V_1_state == 2'd1) | (hw_cos_val_8_15_V_1_state == 2'd1) | (hw_cos_val_8_14_V_1_state == 2'd1) | (hw_cos_val_8_13_V_1_state == 2'd1) | (hw_cos_val_8_12_V_1_state == 2'd1) | (hw_cos_val_8_11_V_1_state == 2'd1) | (hw_cos_val_8_10_V_1_state == 2'd1) | (hw_cos_val_8_9_V_1_state == 2'd1) | (hw_cos_val_8_8_V_1_state == 2'd1) | (hw_cos_val_8_7_V_1_state == 2'd1) | (hw_cos_val_8_6_V_1_state == 2'd1) | (hw_cos_val_8_5_V_1_state == 2'd1) | (hw_cos_val_8_4_V_1_state == 2'd1) | (hw_cos_val_8_3_V_1_state == 2'd1) | (hw_cos_val_8_2_V_1_state == 2'd1) | (hw_cos_val_8_1_V_1_state == 2'd1) | (hw_cos_val_8_0_V_1_state == 2'd1) | (hw_sin_val_16_15_V_1_state == 2'd1) | (hw_sin_val_16_14_V_1_state == 2'd1) | (hw_sin_val_16_13_V_1_state == 2'd1) | (hw_sin_val_16_12_V_1_state == 2'd1) | (hw_sin_val_16_11_V_1_state == 2'd1) | (hw_sin_val_16_10_V_1_state == 2'd1) | (hw_sin_val_16_9_V_1_state == 2'd1) | (hw_sin_val_16_8_V_1_state == 2'd1) | (hw_sin_val_16_7_V_1_state == 2'd1) | (hw_sin_val_16_6_V_1_state == 2'd1) | (hw_sin_val_16_5_V_1_state == 2'd1) | (hw_sin_val_16_4_V_1_state == 2'd1) | (hw_sin_val_16_3_V_1_state == 2'd1) | (hw_sin_val_16_2_V_1_state == 2'd1) | (hw_sin_val_16_1_V_1_state == 2'd1) | (hw_sin_val_16_0_V_1_state == 2'd1) | (hw_sin_val_8_15_V_1_state == 2'd1) | (hw_sin_val_8_14_V_1_state == 2'd1) | (hw_sin_val_8_13_V_1_state == 2'd1) | (hw_sin_val_8_12_V_1_state == 2'd1) | (hw_sin_val_8_11_V_1_state == 2'd1) | (hw_sin_val_8_10_V_1_state == 2'd1) | (hw_sin_val_8_9_V_1_state == 2'd1) | (hw_sin_val_8_8_V_1_state == 2'd1) | (hw_sin_val_8_7_V_1_state == 2'd1) | (hw_sin_val_8_6_V_1_state == 2'd1) | (hw_sin_val_8_5_V_1_state == 2'd1) | (hw_sin_val_8_4_V_1_state == 2'd1) | (hw_sin_val_8_3_V_1_state == 2'd1) | (hw_sin_val_8_0_V_1_state == 2'd1) | ((hw_sin_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)))));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9 = ((hw_sin_val_8_2_V_1_state == 2'd1) | (hw_sin_val_8_1_V_1_state == 2'd1) | (hw_cos_val_16_15_V_1_state == 2'd1) | (hw_cos_val_16_14_V_1_state == 2'd1) | (hw_cos_val_16_13_V_1_state == 2'd1) | (hw_cos_val_16_12_V_1_state == 2'd1) | (hw_cos_val_16_11_V_1_state == 2'd1) | (hw_cos_val_16_10_V_1_state == 2'd1) | (hw_cos_val_16_9_V_1_state == 2'd1) | (hw_cos_val_16_8_V_1_state == 2'd1) | (hw_cos_val_16_7_V_1_state == 2'd1) | (hw_cos_val_16_6_V_1_state == 2'd1) | (hw_cos_val_16_5_V_1_state == 2'd1) | (hw_cos_val_16_4_V_1_state == 2'd1) | (hw_cos_val_16_3_V_1_state == 2'd1) | (hw_cos_val_16_2_V_1_state == 2'd1) | (hw_cos_val_16_1_V_1_state == 2'd1) | (hw_cos_val_16_0_V_1_state == 2'd1) | (hw_cos_val_8_15_V_1_state == 2'd1) | (hw_cos_val_8_14_V_1_state == 2'd1) | (hw_cos_val_8_13_V_1_state == 2'd1) | (hw_cos_val_8_12_V_1_state == 2'd1) | (hw_cos_val_8_11_V_1_state == 2'd1) | (hw_cos_val_8_10_V_1_state == 2'd1) | (hw_cos_val_8_9_V_1_state == 2'd1) | (hw_cos_val_8_8_V_1_state == 2'd1) | (hw_cos_val_8_7_V_1_state == 2'd1) | (hw_cos_val_8_6_V_1_state == 2'd1) | (hw_cos_val_8_5_V_1_state == 2'd1) | (hw_cos_val_8_4_V_1_state == 2'd1) | (hw_cos_val_8_3_V_1_state == 2'd1) | (hw_cos_val_8_2_V_1_state == 2'd1) | (hw_cos_val_8_1_V_1_state == 2'd1) | (hw_cos_val_8_0_V_1_state == 2'd1) | (hw_sin_val_16_15_V_1_state == 2'd1) | (hw_sin_val_16_14_V_1_state == 2'd1) | (hw_sin_val_16_13_V_1_state == 2'd1) | (hw_sin_val_16_12_V_1_state == 2'd1) | (hw_sin_val_16_11_V_1_state == 2'd1) | (hw_sin_val_16_10_V_1_state == 2'd1) | (hw_sin_val_16_9_V_1_state == 2'd1) | (hw_sin_val_16_8_V_1_state == 2'd1) | (hw_sin_val_16_7_V_1_state == 2'd1) | (hw_sin_val_16_6_V_1_state == 2'd1) | (hw_sin_val_16_5_V_1_state == 2'd1) | (hw_sin_val_16_4_V_1_state == 2'd1) | (hw_sin_val_16_3_V_1_state == 2'd1) | (hw_sin_val_16_2_V_1_state == 2'd1) | (hw_sin_val_16_1_V_1_state == 2'd1) | (hw_sin_val_16_0_V_1_state == 2'd1) | (hw_sin_val_8_15_V_1_state == 2'd1) | (hw_sin_val_8_14_V_1_state == 2'd1) | (hw_sin_val_8_13_V_1_state == 2'd1) | (hw_sin_val_8_12_V_1_state == 2'd1) | (hw_sin_val_8_11_V_1_state == 2'd1) | (hw_sin_val_8_10_V_1_state == 2'd1) | (hw_sin_val_8_9_V_1_state == 2'd1) | (hw_sin_val_8_8_V_1_state == 2'd1) | (hw_sin_val_8_7_V_1_state == 2'd1) | (hw_sin_val_8_6_V_1_state == 2'd1) | (hw_sin_val_8_5_V_1_state == 2'd1) | (hw_sin_val_8_4_V_1_state == 2'd1) | (hw_sin_val_8_3_V_1_state == 2'd1) | (hw_sin_val_8_0_V_1_state == 2'd1) | ((hw_sin_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_cos_val_8_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_3_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_2_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_1_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_16_0_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_15_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_14_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_13_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_12_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_11_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_10_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_9_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_8_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_7_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_6_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_5_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_4_V_1_state == 2'd3) & (1'b1 == 1'b0)) | ((hw_sin_val_8_3_V_1_state == 2'd3) & (1'b1 == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978 = 'bx;

assign ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029 = 'bx;

assign ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149 = 'bx;

assign ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509 = 'bx;

assign ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869 = 'bx;

assign ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229 = 'bx;

assign ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589 = 'bx;

assign ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890 = 'bx;

assign ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746 = 'bx;

assign cos_tables_high_V_0_address0 = zext_ln544_16_fu_26884_p1;

assign cos_tables_high_V_0_address1 = zext_ln544_17_fu_26890_p1;

assign cos_tables_high_V_1_address0 = zext_ln544_18_fu_26896_p1;

assign cos_tables_high_V_1_address1 = zext_ln544_19_fu_26930_p1;

assign cos_tables_high_V_2_address0 = zext_ln544_20_fu_26935_p1;

assign cos_tables_high_V_2_address1 = zext_ln544_21_fu_26982_p1;

assign cos_tables_high_V_3_address0 = zext_ln544_22_fu_26987_p1;

assign cos_tables_high_V_3_address1 = zext_ln544_23_fu_27030_p1;

assign cos_tables_high_V_4_address0 = zext_ln544_24_fu_27035_p1;

assign cos_tables_high_V_4_address1 = zext_ln544_25_fu_29185_p1;

assign cos_tables_high_V_5_address0 = zext_ln544_26_fu_29190_p1;

assign cos_tables_high_V_5_address1 = zext_ln544_27_fu_29195_p1;

assign cos_tables_high_V_6_address0 = zext_ln544_28_fu_33452_p1;

assign cos_tables_high_V_6_address1 = zext_ln544_29_fu_33457_p1;

assign cos_tables_high_V_7_address0 = zext_ln544_30_fu_37725_p1;

assign cos_tables_high_V_7_address1 = zext_ln544_31_fu_40818_p1;

assign cos_tables_low_V_0_address0 = zext_ln544_16_fu_26884_p1;

assign cos_tables_low_V_10_address0 = zext_ln544_26_fu_29190_p1;

assign cos_tables_low_V_11_address0 = zext_ln544_27_fu_29195_p1;

assign cos_tables_low_V_12_address0 = zext_ln544_28_fu_33452_p1;

assign cos_tables_low_V_13_address0 = zext_ln544_29_fu_33457_p1;

assign cos_tables_low_V_14_address0 = zext_ln544_30_fu_37725_p1;

assign cos_tables_low_V_15_address0 = zext_ln544_31_fu_40818_p1;

assign cos_tables_low_V_1_address0 = zext_ln544_17_fu_26890_p1;

assign cos_tables_low_V_2_address0 = zext_ln544_18_fu_26896_p1;

assign cos_tables_low_V_3_address0 = zext_ln544_19_fu_26930_p1;

assign cos_tables_low_V_4_address0 = zext_ln544_20_fu_26935_p1;

assign cos_tables_low_V_5_address0 = zext_ln544_21_fu_26982_p1;

assign cos_tables_low_V_6_address0 = zext_ln544_22_fu_26987_p1;

assign cos_tables_low_V_7_address0 = zext_ln544_23_fu_27030_p1;

assign cos_tables_low_V_8_address0 = zext_ln544_24_fu_27035_p1;

assign cos_tables_low_V_9_address0 = zext_ln544_25_fu_29185_p1;

assign hw_cos_val_16_0_V = hw_cos_val_16_0_V_1_data_reg;

assign hw_cos_val_16_0_V_ap_vld = hw_cos_val_16_0_V_1_vld_reg;

assign hw_cos_val_16_10_V = hw_cos_val_16_10_V_1_data_reg;

assign hw_cos_val_16_10_V_ap_vld = hw_cos_val_16_10_V_1_vld_reg;

assign hw_cos_val_16_11_V = hw_cos_val_16_11_V_1_data_reg;

assign hw_cos_val_16_11_V_ap_vld = hw_cos_val_16_11_V_1_vld_reg;

assign hw_cos_val_16_12_V = hw_cos_val_16_12_V_1_data_reg;

assign hw_cos_val_16_12_V_ap_vld = hw_cos_val_16_12_V_1_vld_reg;

assign hw_cos_val_16_13_V = hw_cos_val_16_13_V_1_data_reg;

assign hw_cos_val_16_13_V_ap_vld = hw_cos_val_16_13_V_1_vld_reg;

assign hw_cos_val_16_14_V = hw_cos_val_16_14_V_1_data_reg;

assign hw_cos_val_16_14_V_ap_vld = hw_cos_val_16_14_V_1_vld_reg;

assign hw_cos_val_16_15_V = hw_cos_val_16_15_V_1_data_reg;

assign hw_cos_val_16_15_V_ap_vld = hw_cos_val_16_15_V_1_vld_reg;

assign hw_cos_val_16_1_V = hw_cos_val_16_1_V_1_data_reg;

assign hw_cos_val_16_1_V_ap_vld = hw_cos_val_16_1_V_1_vld_reg;

assign hw_cos_val_16_2_V = hw_cos_val_16_2_V_1_data_reg;

assign hw_cos_val_16_2_V_ap_vld = hw_cos_val_16_2_V_1_vld_reg;

assign hw_cos_val_16_3_V = hw_cos_val_16_3_V_1_data_reg;

assign hw_cos_val_16_3_V_ap_vld = hw_cos_val_16_3_V_1_vld_reg;

assign hw_cos_val_16_4_V = hw_cos_val_16_4_V_1_data_reg;

assign hw_cos_val_16_4_V_ap_vld = hw_cos_val_16_4_V_1_vld_reg;

assign hw_cos_val_16_5_V = hw_cos_val_16_5_V_1_data_reg;

assign hw_cos_val_16_5_V_ap_vld = hw_cos_val_16_5_V_1_vld_reg;

assign hw_cos_val_16_6_V = hw_cos_val_16_6_V_1_data_reg;

assign hw_cos_val_16_6_V_ap_vld = hw_cos_val_16_6_V_1_vld_reg;

assign hw_cos_val_16_7_V = hw_cos_val_16_7_V_1_data_reg;

assign hw_cos_val_16_7_V_ap_vld = hw_cos_val_16_7_V_1_vld_reg;

assign hw_cos_val_16_8_V = hw_cos_val_16_8_V_1_data_reg;

assign hw_cos_val_16_8_V_ap_vld = hw_cos_val_16_8_V_1_vld_reg;

assign hw_cos_val_16_9_V = hw_cos_val_16_9_V_1_data_reg;

assign hw_cos_val_16_9_V_ap_vld = hw_cos_val_16_9_V_1_vld_reg;

assign hw_cos_val_8_0_V = hw_cos_val_8_0_V_1_data_reg;

assign hw_cos_val_8_0_V_ap_vld = hw_cos_val_8_0_V_1_vld_reg;

assign hw_cos_val_8_10_V = hw_cos_val_8_10_V_1_data_reg;

assign hw_cos_val_8_10_V_ap_vld = hw_cos_val_8_10_V_1_vld_reg;

assign hw_cos_val_8_11_V = hw_cos_val_8_11_V_1_data_reg;

assign hw_cos_val_8_11_V_ap_vld = hw_cos_val_8_11_V_1_vld_reg;

assign hw_cos_val_8_12_V = hw_cos_val_8_12_V_1_data_reg;

assign hw_cos_val_8_12_V_ap_vld = hw_cos_val_8_12_V_1_vld_reg;

assign hw_cos_val_8_13_V = hw_cos_val_8_13_V_1_data_reg;

assign hw_cos_val_8_13_V_ap_vld = hw_cos_val_8_13_V_1_vld_reg;

assign hw_cos_val_8_14_V = hw_cos_val_8_14_V_1_data_reg;

assign hw_cos_val_8_14_V_ap_vld = hw_cos_val_8_14_V_1_vld_reg;

assign hw_cos_val_8_15_V = hw_cos_val_8_15_V_1_data_reg;

assign hw_cos_val_8_15_V_ap_vld = hw_cos_val_8_15_V_1_vld_reg;

assign hw_cos_val_8_1_V = hw_cos_val_8_1_V_1_data_reg;

assign hw_cos_val_8_1_V_ap_vld = hw_cos_val_8_1_V_1_vld_reg;

assign hw_cos_val_8_2_V = hw_cos_val_8_2_V_1_data_reg;

assign hw_cos_val_8_2_V_ap_vld = hw_cos_val_8_2_V_1_vld_reg;

assign hw_cos_val_8_3_V = hw_cos_val_8_3_V_1_data_reg;

assign hw_cos_val_8_3_V_ap_vld = hw_cos_val_8_3_V_1_vld_reg;

assign hw_cos_val_8_4_V = hw_cos_val_8_4_V_1_data_reg;

assign hw_cos_val_8_4_V_ap_vld = hw_cos_val_8_4_V_1_vld_reg;

assign hw_cos_val_8_5_V = hw_cos_val_8_5_V_1_data_reg;

assign hw_cos_val_8_5_V_ap_vld = hw_cos_val_8_5_V_1_vld_reg;

assign hw_cos_val_8_6_V = hw_cos_val_8_6_V_1_data_reg;

assign hw_cos_val_8_6_V_ap_vld = hw_cos_val_8_6_V_1_vld_reg;

assign hw_cos_val_8_7_V = hw_cos_val_8_7_V_1_data_reg;

assign hw_cos_val_8_7_V_ap_vld = hw_cos_val_8_7_V_1_vld_reg;

assign hw_cos_val_8_8_V = hw_cos_val_8_8_V_1_data_reg;

assign hw_cos_val_8_8_V_ap_vld = hw_cos_val_8_8_V_1_vld_reg;

assign hw_cos_val_8_9_V = hw_cos_val_8_9_V_1_data_reg;

assign hw_cos_val_8_9_V_ap_vld = hw_cos_val_8_9_V_1_vld_reg;

assign hw_sin_val_16_0_V = hw_sin_val_16_0_V_1_data_reg;

assign hw_sin_val_16_0_V_ap_vld = hw_sin_val_16_0_V_1_vld_reg;

assign hw_sin_val_16_10_V = hw_sin_val_16_10_V_1_data_reg;

assign hw_sin_val_16_10_V_ap_vld = hw_sin_val_16_10_V_1_vld_reg;

assign hw_sin_val_16_11_V = hw_sin_val_16_11_V_1_data_reg;

assign hw_sin_val_16_11_V_ap_vld = hw_sin_val_16_11_V_1_vld_reg;

assign hw_sin_val_16_12_V = hw_sin_val_16_12_V_1_data_reg;

assign hw_sin_val_16_12_V_ap_vld = hw_sin_val_16_12_V_1_vld_reg;

assign hw_sin_val_16_13_V = hw_sin_val_16_13_V_1_data_reg;

assign hw_sin_val_16_13_V_ap_vld = hw_sin_val_16_13_V_1_vld_reg;

assign hw_sin_val_16_14_V = hw_sin_val_16_14_V_1_data_reg;

assign hw_sin_val_16_14_V_ap_vld = hw_sin_val_16_14_V_1_vld_reg;

assign hw_sin_val_16_15_V = hw_sin_val_16_15_V_1_data_reg;

assign hw_sin_val_16_15_V_ap_vld = hw_sin_val_16_15_V_1_vld_reg;

assign hw_sin_val_16_1_V = hw_sin_val_16_1_V_1_data_reg;

assign hw_sin_val_16_1_V_ap_vld = hw_sin_val_16_1_V_1_vld_reg;

assign hw_sin_val_16_2_V = hw_sin_val_16_2_V_1_data_reg;

assign hw_sin_val_16_2_V_ap_vld = hw_sin_val_16_2_V_1_vld_reg;

assign hw_sin_val_16_3_V = hw_sin_val_16_3_V_1_data_reg;

assign hw_sin_val_16_3_V_ap_vld = hw_sin_val_16_3_V_1_vld_reg;

assign hw_sin_val_16_4_V = hw_sin_val_16_4_V_1_data_reg;

assign hw_sin_val_16_4_V_ap_vld = hw_sin_val_16_4_V_1_vld_reg;

assign hw_sin_val_16_5_V = hw_sin_val_16_5_V_1_data_reg;

assign hw_sin_val_16_5_V_ap_vld = hw_sin_val_16_5_V_1_vld_reg;

assign hw_sin_val_16_6_V = hw_sin_val_16_6_V_1_data_reg;

assign hw_sin_val_16_6_V_ap_vld = hw_sin_val_16_6_V_1_vld_reg;

assign hw_sin_val_16_7_V = hw_sin_val_16_7_V_1_data_reg;

assign hw_sin_val_16_7_V_ap_vld = hw_sin_val_16_7_V_1_vld_reg;

assign hw_sin_val_16_8_V = hw_sin_val_16_8_V_1_data_reg;

assign hw_sin_val_16_8_V_ap_vld = hw_sin_val_16_8_V_1_vld_reg;

assign hw_sin_val_16_9_V = hw_sin_val_16_9_V_1_data_reg;

assign hw_sin_val_16_9_V_ap_vld = hw_sin_val_16_9_V_1_vld_reg;

assign hw_sin_val_8_0_V = hw_sin_val_8_0_V_1_data_reg;

assign hw_sin_val_8_0_V_ap_vld = hw_sin_val_8_0_V_1_vld_reg;

assign hw_sin_val_8_10_V = hw_sin_val_8_10_V_1_data_reg;

assign hw_sin_val_8_10_V_ap_vld = hw_sin_val_8_10_V_1_vld_reg;

assign hw_sin_val_8_11_V = hw_sin_val_8_11_V_1_data_reg;

assign hw_sin_val_8_11_V_ap_vld = hw_sin_val_8_11_V_1_vld_reg;

assign hw_sin_val_8_12_V = hw_sin_val_8_12_V_1_data_reg;

assign hw_sin_val_8_12_V_ap_vld = hw_sin_val_8_12_V_1_vld_reg;

assign hw_sin_val_8_13_V = hw_sin_val_8_13_V_1_data_reg;

assign hw_sin_val_8_13_V_ap_vld = hw_sin_val_8_13_V_1_vld_reg;

assign hw_sin_val_8_14_V = hw_sin_val_8_14_V_1_data_reg;

assign hw_sin_val_8_14_V_ap_vld = hw_sin_val_8_14_V_1_vld_reg;

assign hw_sin_val_8_15_V = hw_sin_val_8_15_V_1_data_reg;

assign hw_sin_val_8_15_V_ap_vld = hw_sin_val_8_15_V_1_vld_reg;

assign hw_sin_val_8_1_V = hw_sin_val_8_1_V_1_data_reg;

assign hw_sin_val_8_1_V_ap_vld = hw_sin_val_8_1_V_1_vld_reg;

assign hw_sin_val_8_2_V = hw_sin_val_8_2_V_1_data_reg;

assign hw_sin_val_8_2_V_ap_vld = hw_sin_val_8_2_V_1_vld_reg;

assign hw_sin_val_8_3_V = hw_sin_val_8_3_V_1_data_reg;

assign hw_sin_val_8_3_V_ap_vld = hw_sin_val_8_3_V_1_vld_reg;

assign hw_sin_val_8_4_V = hw_sin_val_8_4_V_1_data_reg;

assign hw_sin_val_8_4_V_ap_vld = hw_sin_val_8_4_V_1_vld_reg;

assign hw_sin_val_8_5_V = hw_sin_val_8_5_V_1_data_reg;

assign hw_sin_val_8_5_V_ap_vld = hw_sin_val_8_5_V_1_vld_reg;

assign hw_sin_val_8_6_V = hw_sin_val_8_6_V_1_data_reg;

assign hw_sin_val_8_6_V_ap_vld = hw_sin_val_8_6_V_1_vld_reg;

assign hw_sin_val_8_7_V = hw_sin_val_8_7_V_1_data_reg;

assign hw_sin_val_8_7_V_ap_vld = hw_sin_val_8_7_V_1_vld_reg;

assign hw_sin_val_8_8_V = hw_sin_val_8_8_V_1_data_reg;

assign hw_sin_val_8_8_V_ap_vld = hw_sin_val_8_8_V_1_vld_reg;

assign hw_sin_val_8_9_V = hw_sin_val_8_9_V_1_data_reg;

assign hw_sin_val_8_9_V_ap_vld = hw_sin_val_8_9_V_1_vld_reg;

assign sext_ln647_10_fu_33462_p1 = $signed(tmp_25_reg_44779_pp0_iter4_reg);

assign sext_ln647_11_fu_34393_p1 = $signed(tmp_26_reg_45572);

assign sext_ln647_12_fu_37730_p1 = $signed(tmp_27_reg_46400);

assign sext_ln647_13_fu_38661_p1 = $signed(tmp_28_reg_46425);

assign sext_ln647_14_fu_40823_p1 = $signed(tmp_29_reg_47148);

assign sext_ln647_15_fu_42166_p1 = $signed(tmp_30_fu_42156_p4);

assign sext_ln647_1_fu_28000_p1 = $signed(tmp_16_reg_44524_pp0_iter3_reg);

assign sext_ln647_2_fu_31326_p1 = $signed(tmp_17_reg_44694_pp0_iter4_reg);

assign sext_ln647_3_fu_32257_p1 = $signed(tmp_18_reg_45173);

assign sext_ln647_4_fu_35593_p1 = $signed(tmp_19_reg_45986);

assign sext_ln647_5_fu_36524_p1 = $signed(tmp_20_reg_46011);

assign sext_ln647_6_fu_39867_p1 = $signed(tmp_21_reg_46789);

assign sext_ln647_7_fu_41784_p1 = $signed(tmp_22_fu_41774_p4);

assign sext_ln647_8_fu_29200_p1 = $signed(tmp_23_reg_44439_pp0_iter3_reg);

assign sext_ln647_9_fu_30131_p1 = $signed(tmp_24_reg_44609_pp0_iter3_reg);

assign sext_ln647_fu_27069_p1 = $signed(tmp_15_reg_43866_pp0_iter3_reg);

assign sin_tables_high_V_0_address0 = zext_ln544_fu_26866_p1;

assign sin_tables_high_V_0_address1 = zext_ln544_1_fu_26872_p1;

assign sin_tables_high_V_1_address0 = zext_ln544_2_fu_26878_p1;

assign sin_tables_high_V_1_address1 = zext_ln544_3_fu_26902_p1;

assign sin_tables_high_V_2_address0 = zext_ln544_4_fu_26907_p1;

assign sin_tables_high_V_2_address1 = zext_ln544_5_fu_26958_p1;

assign sin_tables_high_V_3_address0 = zext_ln544_6_fu_26963_p1;

assign sin_tables_high_V_3_address1 = zext_ln544_7_fu_27006_p1;

assign sin_tables_high_V_4_address0 = zext_ln544_8_fu_27011_p1;

assign sin_tables_high_V_4_address1 = zext_ln544_9_fu_27054_p1;

assign sin_tables_high_V_5_address0 = zext_ln544_10_fu_27059_p1;

assign sin_tables_high_V_5_address1 = zext_ln544_11_fu_27064_p1;

assign sin_tables_high_V_6_address0 = zext_ln544_12_fu_31316_p1;

assign sin_tables_high_V_6_address1 = zext_ln544_13_fu_31321_p1;

assign sin_tables_high_V_7_address0 = zext_ln544_14_fu_35588_p1;

assign sin_tables_high_V_7_address1 = zext_ln544_15_fu_39862_p1;

assign sin_tables_low_V_0_address0 = zext_ln544_fu_26866_p1;

assign sin_tables_low_V_10_address0 = zext_ln544_10_fu_27059_p1;

assign sin_tables_low_V_11_address0 = zext_ln544_11_fu_27064_p1;

assign sin_tables_low_V_12_address0 = zext_ln544_12_fu_31316_p1;

assign sin_tables_low_V_13_address0 = zext_ln544_13_fu_31321_p1;

assign sin_tables_low_V_14_address0 = zext_ln544_14_fu_35588_p1;

assign sin_tables_low_V_15_address0 = zext_ln544_15_fu_39862_p1;

assign sin_tables_low_V_1_address0 = zext_ln544_1_fu_26872_p1;

assign sin_tables_low_V_2_address0 = zext_ln544_2_fu_26878_p1;

assign sin_tables_low_V_3_address0 = zext_ln544_3_fu_26902_p1;

assign sin_tables_low_V_4_address0 = zext_ln544_4_fu_26907_p1;

assign sin_tables_low_V_5_address0 = zext_ln544_5_fu_26958_p1;

assign sin_tables_low_V_6_address0 = zext_ln544_6_fu_26963_p1;

assign sin_tables_low_V_7_address0 = zext_ln544_7_fu_27006_p1;

assign sin_tables_low_V_8_address0 = zext_ln544_8_fu_27011_p1;

assign sin_tables_low_V_9_address0 = zext_ln544_9_fu_27054_p1;

assign tmp_22_fu_41774_p4 = {{sin_tables_high_V_7_q1[12:8]}};

assign tmp_30_fu_42156_p4 = {{cos_tables_high_V_7_q1[12:8]}};

assign trunc_ln647_10_fu_27002_p1 = cos_tables_high_V_2_q0[7:0];

assign trunc_ln647_11_fu_27050_p1 = cos_tables_high_V_3_q0[7:0];

assign trunc_ln647_12_fu_31312_p1 = cos_tables_high_V_4_q0[7:0];

assign trunc_ln647_13_fu_35574_p1 = cos_tables_high_V_5_q0[7:0];

assign trunc_ln647_14_fu_39256_p1 = cos_tables_high_V_6_q0[7:0];

assign trunc_ln647_15_fu_41178_p1 = cos_tables_high_V_7_q0[7:0];

assign trunc_ln647_1_fu_26926_p1 = sin_tables_high_V_1_q0[7:0];

assign trunc_ln647_2_fu_26978_p1 = sin_tables_high_V_2_q0[7:0];

assign trunc_ln647_3_fu_27026_p1 = sin_tables_high_V_3_q0[7:0];

assign trunc_ln647_4_fu_29181_p1 = sin_tables_high_V_4_q0[7:0];

assign trunc_ln647_5_fu_33438_p1 = sin_tables_high_V_5_q0[7:0];

assign trunc_ln647_6_fu_37119_p1 = sin_tables_high_V_6_q0[7:0];

assign trunc_ln647_7_fu_40222_p1 = sin_tables_high_V_7_q0[7:0];

assign trunc_ln647_8_fu_26940_p1 = cos_tables_high_V_0_q0[7:0];

assign trunc_ln647_9_fu_26954_p1 = cos_tables_high_V_1_q0[7:0];

assign trunc_ln647_fu_26912_p1 = sin_tables_high_V_0_q0[7:0];

assign zext_ln544_10_fu_27059_p1 = sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg;

assign zext_ln544_11_fu_27064_p1 = sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg;

assign zext_ln544_12_fu_31316_p1 = sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg;

assign zext_ln544_13_fu_31321_p1 = sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg;

assign zext_ln544_14_fu_35588_p1 = sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg;

assign zext_ln544_15_fu_39862_p1 = sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg;

assign zext_ln544_16_fu_26884_p1 = cos_addr_base_0_V;

assign zext_ln544_17_fu_26890_p1 = cos_addr_base_1_V;

assign zext_ln544_18_fu_26896_p1 = cos_addr_base_2_V;

assign zext_ln544_19_fu_26930_p1 = cos_addr_base_3_V_re_reg_42898;

assign zext_ln544_1_fu_26872_p1 = sin_addr_base_1_V;

assign zext_ln544_20_fu_26935_p1 = cos_addr_base_4_V_re_reg_42893;

assign zext_ln544_21_fu_26982_p1 = cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg;

assign zext_ln544_22_fu_26987_p1 = cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg;

assign zext_ln544_23_fu_27030_p1 = cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg;

assign zext_ln544_24_fu_27035_p1 = cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg;

assign zext_ln544_25_fu_29185_p1 = cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg;

assign zext_ln544_26_fu_29190_p1 = cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg;

assign zext_ln544_27_fu_29195_p1 = cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg;

assign zext_ln544_28_fu_33452_p1 = cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg;

assign zext_ln544_29_fu_33457_p1 = cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg;

assign zext_ln544_2_fu_26878_p1 = sin_addr_base_2_V;

assign zext_ln544_30_fu_37725_p1 = cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg;

assign zext_ln544_31_fu_40818_p1 = cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg;

assign zext_ln544_3_fu_26902_p1 = sin_addr_base_3_V_re_reg_43263;

assign zext_ln544_4_fu_26907_p1 = sin_addr_base_4_V_re_reg_43258;

assign zext_ln544_5_fu_26958_p1 = sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg;

assign zext_ln544_6_fu_26963_p1 = sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg;

assign zext_ln544_7_fu_27006_p1 = sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg;

assign zext_ln544_8_fu_27011_p1 = sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg;

assign zext_ln544_9_fu_27054_p1 = sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg;

assign zext_ln544_fu_26866_p1 = sin_addr_base_0_V;

always @ (posedge ap_clk) begin
    hw_sin_val_8_0_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_1_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_2_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_3_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_4_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_5_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_6_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_7_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_8_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_9_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_10_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_11_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_12_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_13_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_14_V_1_state[1:0] <= 2'b00;
    hw_sin_val_8_15_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_0_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_1_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_2_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_3_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_4_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_5_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_6_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_7_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_8_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_9_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_10_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_11_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_12_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_13_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_14_V_1_state[1:0] <= 2'b00;
    hw_sin_val_16_15_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_0_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_1_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_2_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_3_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_4_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_5_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_6_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_7_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_8_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_9_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_10_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_11_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_12_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_13_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_14_V_1_state[1:0] <= 2'b00;
    hw_cos_val_8_15_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_0_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_1_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_2_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_3_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_4_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_5_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_6_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_7_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_8_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_9_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_10_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_11_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_12_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_13_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_14_V_1_state[1:0] <= 2'b00;
    hw_cos_val_16_15_V_1_state[1:0] <= 2'b00;
end

endmodule //get_trig_vals
