

*** CYCLE 0
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000004
ifid:
	instr	flw f0 (88)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	fmult.s f0 f0 f0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (88)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	fmult.s f0 f0 f0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (88)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	fmult.s f0 f0 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (88)x0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	lw x1 (84)x0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f0 f0 f0
DIV fu:
wb:



*** CYCLE 6
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f2 (100)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, lw x1 (84)x0
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f0 f0 f0
DIV fu:
wb:



*** CYCLE 7
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f2 (100)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, lw x1 (84)x0
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f0 f0 f0
DIV fu:
wb:



*** CYCLE 8
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f4 (92)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, flw f2 (100)x0
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f0 f0 f0
DIV fu:
wb:
		lw x1 (84)x0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f6 (100)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f2 (100)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f4 (92)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f0 f0 f0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	flw f8 (96)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f4 (92)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f6 (100)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f2 (100)x0


*** CYCLE 11
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	flw f10 (100)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f6 (100)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f8 (96)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f4 (92)x0


*** CYCLE 12
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f8 (96)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f10 (100)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f6 (100)x0


*** CYCLE 13
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f10 (100)x0
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f8 (96)x0


*** CYCLE 14
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f10 (100)x0


*** CYCLE 15
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 16
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 18
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=0         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 20
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=1         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=1         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 22
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=1         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 23
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=1         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=1         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 25
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 26
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 27
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 29
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 30
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 31
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 33
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 34
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 35
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 36
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 37
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1         	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 38
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 39
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 41
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 42
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 43
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 45
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 46
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.5       	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 48
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 49
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 50
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 51
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x0000000A	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=1         	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 52
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 53
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 54
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 55
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 56
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 57
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 58
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 59
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 60
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=2         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 61
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=3         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=3         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=3         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 64
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=3         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 65
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=3         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 66
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 67
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 68
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 69
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.5      	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 70
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 71
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 72
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 73
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 74
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 76
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 77
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 78
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.166667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 79
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 80
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 81
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 82
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 83
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 84
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 85
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 86
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 87
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 88
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.0416667	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 89
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 90
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 91
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 92
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000009	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.5       	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 93
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 94
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 95
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 96
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 97
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 98
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 99
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 100
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 101
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=4         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 102
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=5         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 103
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=5         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 104
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=5         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 105
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=5         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 106
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=5         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 107
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 110
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.0416667 	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 111
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 112
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 113
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 114
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 115
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 116
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 117
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 118
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 119
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00833333	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 120
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 121
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 123
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 124
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 125
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 126
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 127
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 128
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 129
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 130
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 131
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 132
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 133
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000008	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.541667  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 134
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 135
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 136
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 137
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 138
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 139
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 140
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 141
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 142
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=6         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 143
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=7         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 144
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=7         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 145
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=7         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 146
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=7         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 147
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=7         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 148
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 149
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 150
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 151
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.00138889	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 152
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 155
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 156
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 157
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 158
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 159
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 160
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-0.000198413	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 161
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 162
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 163
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 164
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 165
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 166
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 168
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 169
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 170
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 171
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 172
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 173
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 174
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000007	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540278  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 175
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 176
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 177
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 178
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 179
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 180
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 181
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 182
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 183
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=8         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 184
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=9         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 185
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=9         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 186
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=9         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 187
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=9         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 188
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=9         	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 189
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 190
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 191
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 192
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.48016e-05	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 193
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 194
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 195
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 196
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 197
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 198
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 199
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 200
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 201
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-06	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 202
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 203
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 204
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 205
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 206
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 207
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 208
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 209
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 210
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 211
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 212
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 213
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 214
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 215
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000006	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540303  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 216
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 217
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 218
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 219
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 220
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 221
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 222
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 223
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 224
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=10        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 225
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=11        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 226
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=11        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 227
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=11        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 228
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=11        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 229
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=11        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 230
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 231
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 232
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 233
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.75573e-07	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 234
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 235
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 236
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 237
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 238
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 239
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 240
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 241
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 242
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.50521e-08	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 243
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 244
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 245
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 246
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 247
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 248
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 249
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 250
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 251
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 252
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 253
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 254
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 255
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 256
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000005	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 257
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 258
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 259
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 260
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 261
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 262
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 263
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 264
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 265
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=12        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 266
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=13        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 267
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=13        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 268
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=13        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 269
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=13        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 270
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=13        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 271
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 272
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 273
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 274
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.08768e-09	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 275
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 276
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 277
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 278
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 279
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 280
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 281
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 282
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 283
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.6059e-10	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 284
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 285
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 286
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 287
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 288
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 289
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 290
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 291
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 292
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 293
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 294
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 295
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 296
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 297
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000004	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 298
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 299
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 300
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 301
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 302
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 303
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 304
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 305
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 306
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=14        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 307
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=15        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 308
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=15        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 309
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=15        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 310
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=15        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 311
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=15        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 312
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 313
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 314
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 315
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.14707e-11	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 316
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 317
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 318
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 319
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 320
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 321
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 322
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 323
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 324
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-7.64716e-13	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 325
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 326
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 327
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 328
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 329
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 330
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 331
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 332
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 333
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 334
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 335
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 336
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 337
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 338
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 339
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 340
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 341
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 342
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 343
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 344
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 345
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 346
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 347
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=16        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 348
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=17        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 349
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=17        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 350
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=17        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 351
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=17        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 352
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=17        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 353
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 354
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 355
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 356
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.77948e-14	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 357
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 358
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 359
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 360
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 361
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 362
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 363
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 364
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 365
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2.81146e-15	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 366
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 367
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 368
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 369
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 370
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 371
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 372
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 373
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 374
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 375
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 376
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 377
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 378
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 379
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 380
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 381
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 382
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 383
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 384
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 385
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 386
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 387
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
wb:



*** CYCLE 388
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=18        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f4 f4 f10


*** CYCLE 389
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=19        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 390
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=19        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 391
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=19        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 392
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=19        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f4 f4 f10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 393
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=19        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:
		fadd.s f4 f4 f10


*** CYCLE 394
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 395
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 396
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 397
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-1.56192e-16	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fdiv.s f2 f2 f4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 398
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 399
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 400
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 401
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 402
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 403
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 404
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 405
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f2 f2 f4
wb:



*** CYCLE 406
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-8.22064e-18	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f2 f2 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f2 f2 f4


*** CYCLE 407
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 408
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 409
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 410
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f0
DIV fu:
wb:



*** CYCLE 411
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fmult.s f2 f2 f8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f0


*** CYCLE 412
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 413
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 414
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 415
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f2 f2 f8
DIV fu:
wb:



*** CYCLE 416
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=-4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f6 f6 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f2 f2 f8


*** CYCLE 417
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 418
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	jal x0 #-36
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 419
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-36
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f6 f6 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 420
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-36
ADD fu:
MULT fu:
DIV fu:
wb:
		addi x1 x1 #-1		fadd.s f6 f6 f2


*** CYCLE 421
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-36


*** CYCLE 422
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	beq x1 x0 #40
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 423
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 424
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #40
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 425
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	fadd.s f4 f4 f10
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #40


*** CYCLE 426
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fsw f6 (80)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 427
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	halt
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f6 (80)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 428
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f6 (80)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 429
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f6 (80)x0


*** CYCLE 430
Memory
	Address		Data
	0x00000000	07 10 80 05 01 10 00 04 87 00 40 05 07 11 40 06
	0x00000010	07 12 C0 05 07 13 40 06 07 14 00 06 07 15 40 06
	0x00000020	05 84 00 02 01 12 A2 00 01 11 41 06 01 12 A2 00
	0x00000030	01 11 41 06 01 11 01 04 01 11 81 04 01 13 23 00
	0x00000040	86 80 F0 FF 03 C0 FD FF 08 18 60 04 3F 00 00 00
	0x00000050	40 51 0A 3F 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=4.11032e-19	f3=0         
	f4=20        	f5=0         	f6=0.540302  	f7=0         
	f8=-1        	f9=0         	f10=1         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	add x0 x0 x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 111 INSTRUCTIONS IN 430 CYCLES
CPI:  3.87
