***Simulation started***

MEMORY:
Instructions on addresses: 0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|27|28|29|30|31|32|33|34|35|36|37|38|39|40|41|42|43|44|45|46|47|48|49|50|51|52|53|54|55|56|57|58|59|60|61|62|63|64|65|66|67|68|69|70|71|72|73|74|75|76|77|78|79|80|81|82|83|84|85|86|87|88|89|90|91|92|93|94|95|96|97|98|99|100|101|102|103|104|105|107|108|109|110|111|112|113|114|115|116|117|118|119|120|121|122|123|124|125|126|127|128|129|130|131|132|133|134|135|136|137|138|139|140|141|142|143|144|145|146|147|148|149|150|151|152|153|154|155|156|157|158|159|160|161|162|163|164|165|166|167|168|169|170|171|172|173|174|175|176|177|178|179|180|181|182|183|184|185|186|187|188|189|190|191|192|193|195|196|197|198|199|
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 0
MAR: 0
MBR: 0
ACC: 0
IR: 0

-------------------
Instruction LOAD fetched from address 0
REGISTERS:
PC: 1
MAR: 0
MBR: LOAD [MEM(300)]
ACC: 0
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 1
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction JMP fetched from address 1
REGISTERS:
PC: 2
MAR: 1
MBR: JMP [64]
ACC: 9
IR: JMP [64]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 64
MAR: 1
MBR: JMP [64]
ACC: 9
IR: JMP [64]

-------------------
Instruction LOAD fetched from address 64
REGISTERS:
PC: 65
MAR: 64
MBR: LOAD [MEM(300)]
ACC: 9
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 65
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 65
REGISTERS:
PC: 66
MAR: 65
MBR: STORE [MEM(302)]
ACC: 9
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 66
MAR: 500
MBR: 9
ACC: 9
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 66
REGISTERS:
PC: 67
MAR: 66
MBR: LOAD [307]
ACC: 9
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 67
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 67
REGISTERS:
PC: 68
MAR: 67
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 68
MAR: 501
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 68
REGISTERS:
PC: 69
MAR: 68
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 68
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1022
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1022
ACC: 1022
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1021
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1022
ACC: 1022
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1022)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1021
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1021
ACC: 1021
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1021
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1021
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1021
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1021
MBR: 8
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1021
ACC: 1021
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1020
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1021
ACC: 1021
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1020
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1020
ACC: 1020
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1020
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1020
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1020
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1020
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1019
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1020)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1019
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1019
ACC: 1019
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1019
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1019
MBR: 8
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1018
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1019)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1018
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1018
ACC: 1018
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1018
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1017
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1018)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1017
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1017
ACC: 1017
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1017
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1017
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1016
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1017)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1016
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1016
ACC: 1016
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1016
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1015
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1016)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1015
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1015)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1014)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1013)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1012)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1011)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1010)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1009)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1008)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1007)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1006)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1005)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1004)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1003)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1002)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1001)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 9
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1023
ACC: 1023
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1023)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1022
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1022
ACC: 1022
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1022
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1022
ACC: 1022
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1022
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1022
MBR: 108
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1000
ACC: 1000
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1000
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1000)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1001
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1001
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1001
ACC: 1001
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1001
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1022
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1022
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1022
ACC: 1022
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1021
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1021
ACC: 1021
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1021
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 500
ACC: 500
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 500
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 502
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 502
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 502
ACC: 502
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 502
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 501
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 503
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 503
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 503
ACC: 503
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 503
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 108
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 502
MBR: 108
ACC: 108
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 108
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 503
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1021
MBR: 8
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1021
ACC: 1021
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1020
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1021
ACC: 1021
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1021)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1020
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1020
ACC: 1020
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1020
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1020
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1020
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1020
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1019
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1019
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1019
ACC: 1019
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1019
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1019
MBR: 8
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1018
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1019)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1018
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1018
ACC: 1018
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1018
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1017
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1018)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1017
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1017
ACC: 1017
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1017
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1017
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1016
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1017)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1016
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1016
ACC: 1016
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1016
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1015
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1016)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1015
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1015)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 503
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 1
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 2
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 2
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 503
MBR: 2
ACC: 2
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 2
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1014)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1013)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1012)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1011)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1010)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1009)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 503
MBR: 2
ACC: 2
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 2
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 3
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 3
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 503
MBR: 3
ACC: 3
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 3
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1008)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1007)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1006)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 503
MBR: 3
ACC: 3
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 3
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 4
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 4
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 503
MBR: 4
ACC: 4
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 4
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 4
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 4
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1005)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1004)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 503
MBR: 4
ACC: 4
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 4
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 5
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 5
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 503
MBR: 5
ACC: 5
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 5
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 5
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 5
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1003)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1002)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1001)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 108
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1022
ACC: 1022
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1022)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1021
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1021
ACC: 1021
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1021
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1021
ACC: 1021
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1021
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1021
MBR: 8
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1001
ACC: 1001
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1001
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1001)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1002
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1002
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1002
ACC: 1002
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1002
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1021
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1021
MBR: 8
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1022)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1002
ACC: 1002
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1002
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1002)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1003
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1003
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1003
ACC: 1003
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1003
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1021
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1021
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1021)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1021
ACC: 1021
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1020
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1020
ACC: 1020
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1020
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 502
ACC: 502
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 502
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 504
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 504
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 504
ACC: 504
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 504
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 503
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 505
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 505
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 505
ACC: 505
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 505
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 8
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 504
MBR: 8
ACC: 8
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 8
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 505
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1020
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1019
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1020
ACC: 1020
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1020)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1019
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1019
ACC: 1019
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1019
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1019
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1019
MBR: 8
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 505
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 1
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 2
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 2
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 505
MBR: 2
ACC: 2
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 2
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1018
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1018
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1018
ACC: 1018
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1018
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1017
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1018)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1017
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1017
ACC: 1017
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1017
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1017
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1016
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1017)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1016
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1016
ACC: 1016
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1016
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1015
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1016)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1015
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1015)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1014)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1013)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1012)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1011)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1010)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1009)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1008)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1007)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1006)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1005)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1004)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1003)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1002)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1001)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 8
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1021
ACC: 1021
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1021)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1020
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1020
ACC: 1020
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1020
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1020
ACC: 1020
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1020
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1020
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1003
ACC: 1003
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1003
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1003)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1004
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1004
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1004
ACC: 1004
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1004
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1020
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1020
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1022)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1004
ACC: 1004
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1004
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1004)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1005
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1005
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1005
ACC: 1005
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1005
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1020
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1020
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1021)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1005
ACC: 1005
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1005
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1005)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1006
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1006
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1006
ACC: 1006
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1006
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1020
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1020)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1020
ACC: 1020
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1019
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1019
ACC: 1019
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1019
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 504
ACC: 504
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 504
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 506
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 506
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 506
ACC: 506
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 506
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 505
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 507
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 507
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 507
ACC: 507
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 507
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 23
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 506
MBR: 23
ACC: 23
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 23
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 507
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1019
MBR: 8
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1018
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1019
ACC: 1019
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1019)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1018
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1018
ACC: 1018
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1018
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1018
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1017
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1018
ACC: 1018
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1018)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1017
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1017
ACC: 1017
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1017
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1017
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1017
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 1
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 2
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 2
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 2
ACC: 2
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 2
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1016
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1016
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1016
ACC: 1016
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1016
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1015
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1016)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1015
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1015)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1014)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 2
ACC: 2
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 2
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 3
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 3
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 3
ACC: 3
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 3
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1013)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1012)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1011)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 3
ACC: 3
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 3
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 4
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 4
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 4
ACC: 4
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 4
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 4
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 4
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1010)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1009)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1008)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 4
ACC: 4
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 4
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 5
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 5
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 5
ACC: 5
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 5
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 5
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 5
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1007)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1006)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1005)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 5
ACC: 5
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 5
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 6
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 6
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 6
ACC: 6
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 6
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 6
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 6
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1004)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1003)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1002)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 507
MBR: 6
ACC: 6
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 6
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 7
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 7
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 507
MBR: 7
ACC: 7
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 7
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 7
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 7
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1001)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 23
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1020
ACC: 1020
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1020)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1019
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1019
ACC: 1019
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1019
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1019
ACC: 1019
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1019
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1019
MBR: 8
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1006
ACC: 1006
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1006
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1006)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1007
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1007
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1007
ACC: 1007
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1007
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1019
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1019
MBR: 8
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1007
ACC: 1007
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1007
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1007)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1008
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1008
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1008
ACC: 1008
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1008
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1019
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1019
MBR: 8
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1021
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1019
ACC: 1019
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1019)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1018
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1018
ACC: 1018
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1018
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1018
ACC: 1018
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1018
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1008
ACC: 1008
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1008
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1008)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1009
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1009
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1009
ACC: 1009
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1009
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1018
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1022)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1009
ACC: 1009
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1009
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1009)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1010
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1010
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1010
ACC: 1010
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1010
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1018
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1021)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1010
ACC: 1010
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1010
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1010)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1011
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1011
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1011
ACC: 1011
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1011
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1018
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1020)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1011
ACC: 1011
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1011
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1011)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1012
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1012
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1012
ACC: 1012
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1012
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1018
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1018
MBR: 7
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1019)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1012
ACC: 1012
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1012
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1012)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1013
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1013
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1013
ACC: 1013
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1013
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1018
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1018
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1018)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1018
ACC: 1018
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1017
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1017
ACC: 1017
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1017
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 506
ACC: 506
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 506
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 508
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 508
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 508
ACC: 508
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 508
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 507
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 509
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 509
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 509
ACC: 509
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 509
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 7
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 508
MBR: 7
ACC: 7
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 7
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 509
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1017
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1016
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1017
ACC: 1017
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1017)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1016
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1016
ACC: 1016
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1016
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1016
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1015
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1016
ACC: 1016
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1016)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1015
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1015
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1014)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1013)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1012)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1011)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1010)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1009)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1008)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1007)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1006)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1005)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1004)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1003)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1002)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1001)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 7
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1018
ACC: 1018
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1018)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1017
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1017
ACC: 1017
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1017
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1017
ACC: 1017
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1017
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1017
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1013
ACC: 1013
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1013
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1013)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1014
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1014
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1014
ACC: 1014
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1014
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1017
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1017
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1014
ACC: 1014
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1014
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1014)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1015
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1015
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1015
ACC: 1015
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1015
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1017
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1017
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1015
ACC: 1015
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1015
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1015)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1016
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1016
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1016
ACC: 1016
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1016
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1017
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1017
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1017
ACC: 1017
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1017)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1016
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1016
ACC: 1016
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1016
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1016
ACC: 1016
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1016
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1016
ACC: 1016
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1016
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1016)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1017
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1017
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1017
ACC: 1017
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1017
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1022)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1017
ACC: 1017
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1017
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1017)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1018
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1018
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1018
ACC: 1018
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1018
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1021)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1018
ACC: 1018
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1018
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1018)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1019
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1019
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1019
ACC: 1019
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1019
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1020)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1019
ACC: 1019
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1019
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1019)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1020
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1020
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1020
ACC: 1020
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1020
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1019)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1020
ACC: 1020
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1020
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1020)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1021
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1021
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1021
ACC: 1021
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1021
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1018)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1021
ACC: 1021
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1021
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1021)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1022
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1022
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1022
ACC: 1022
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1022
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1016
MBR: 6
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1017)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1022
ACC: 1022
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1022
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1022)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1023
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1023
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1023
ACC: 1023
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1023
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1016
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1016
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1016)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1016
ACC: 1016
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1015
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1015
ACC: 1015
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1015
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 508
ACC: 508
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 508
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 510
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 510
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 510
ACC: 510
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 510
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 509
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 511
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 511
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 511
ACC: 511
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 511
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 6
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 510
MBR: 6
ACC: 6
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 6
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 511
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1014
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1015
ACC: 1015
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1015)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1014
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1014
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1013)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1012)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1011)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1010)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1009)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1008)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1007)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1006)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1005)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1004)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1003)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1002)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1001)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 6
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1016
ACC: 1016
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1016)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1015
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1015
ACC: 1015
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1015
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1015
ACC: 1015
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1015
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1023
ACC: 1023
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1023
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1023)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1024
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1024
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1024
ACC: 1024
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1024
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1022)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1024
ACC: 1024
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1024
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1024)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1025
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1025
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1025
ACC: 1025
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1025
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1021)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1025
ACC: 1025
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1025
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1025)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1026
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1026
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1026
ACC: 1026
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1026
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1020)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1026
ACC: 1026
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1026
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1026)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1027
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1027
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1027
ACC: 1027
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1027
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1019)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1027
ACC: 1027
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1027
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1027)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1028
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1028
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1028
ACC: 1028
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1028
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1018)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1028
ACC: 1028
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1028
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1028)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1029
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1029
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1029
ACC: 1029
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1029
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1017)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1029
ACC: 1029
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1029
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1029)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1030
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1030
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1030
ACC: 1030
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1030
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1015
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1016)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1030
ACC: 1030
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1030
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1030)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1031
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1031
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1031
ACC: 1031
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1031
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1015
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1015
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1015)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1015
ACC: 1015
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1014
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1014
ACC: 1014
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1014
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 510
ACC: 510
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 510
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 512
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 512
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 512
ACC: 512
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 512
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 511
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 513
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 513
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 513
ACC: 513
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 513
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 91
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 512
MBR: 91
ACC: 91
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 91
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 513
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1013
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1014
ACC: 1014
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1014)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1013
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1013
ACC: 1013
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1013
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1013
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1013
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1012
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1013
ACC: 1013
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1013)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1012
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1012
ACC: 1012
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1012
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1012
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1011
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1012
ACC: 1012
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1012)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1011
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1011
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 513
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 1
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 2
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 2
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 513
MBR: 2
ACC: 2
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 2
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 2
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1010)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1009)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1008)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1007)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: 0
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 13
MAR: 4
MBR: JMPZ [13]
ACC: 0
IR: JMPZ [13]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 13
REGISTERS:
PC: 14
MAR: 13
MBR: LOAD [MEM(303)]
ACC: 0
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 14
MAR: 513
MBR: 2
ACC: 2
IR: LOAD [MEM(303)]

-------------------
Instruction ADD fetched from address 14
REGISTERS:
PC: 15
MAR: 14
MBR: ADD 1
ACC: 2
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 15
MAR: 14
MBR: 1
ACC: 3
IR: ADD 1

-------------------
Instruction STORE fetched from address 15
REGISTERS:
PC: 16
MAR: 15
MBR: STORE [MEM(303)]
ACC: 3
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 16
MAR: 513
MBR: 3
ACC: 3
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 16
REGISTERS:
PC: 17
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 16
MBR: JMP [5]
ACC: 3
IR: JMP [5]

-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 3
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1006)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1005)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1004)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1003)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1002)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1001)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 91
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1015
ACC: 1015
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1015)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1014
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1014
ACC: 1014
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1014
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1014
ACC: 1014
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1014
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1014
MBR: 108
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1031
ACC: 1031
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1031
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1031)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1032
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1032
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1032
ACC: 1032
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1032
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1014
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1014
MBR: 108
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1022
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1014
ACC: 1014
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1014)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1013
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1013
ACC: 1013
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1013
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1013
ACC: 1013
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1013
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1032
ACC: 1032
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1032
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1032)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1033
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1033
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1033
ACC: 1033
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1033
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1013
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1013
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1033
ACC: 1033
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1033
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1033)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1034
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1034
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1034
ACC: 1034
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1034
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1013
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1013
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1034
ACC: 1034
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1034
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1034)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1035
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1035
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1035
ACC: 1035
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1035
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1013
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1013
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1013
ACC: 1013
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1013)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1012
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1012
ACC: 1012
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1012
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1012
ACC: 1012
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1012
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1035
ACC: 1035
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1035
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1035)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1036
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1036
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1036
ACC: 1036
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1036
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1022)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1036
ACC: 1036
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1036
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1036)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1037
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1037
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1037
ACC: 1037
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1037
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1021)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1037
ACC: 1037
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1037
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1037)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1038
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1038
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1038
ACC: 1038
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1038
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1020)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1038
ACC: 1038
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1038
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1038)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1039
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1039
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1039
ACC: 1039
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1039
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1019)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1039
ACC: 1039
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1039
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1039)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1040
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1040
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1040
ACC: 1040
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1040
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1018)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1040
ACC: 1040
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1040
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1040)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1041
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1041
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1041
ACC: 1041
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1041
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1017)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1041
ACC: 1041
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1041
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1041)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1042
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1042
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1042
ACC: 1042
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1042
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1016)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1042
ACC: 1042
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1042
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1042)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1043
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1043
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1043
ACC: 1043
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1043
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1015)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1014
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1014
ACC: 1014
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1014
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1043
ACC: 1043
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1043
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1043)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1044
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1044
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1044
ACC: 1044
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1044
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1014
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1014
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1014)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1013
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1013
ACC: 1013
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1013
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1044
ACC: 1044
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1044
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1044)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1045
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1045
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1045
ACC: 1045
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1045
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1013
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1013
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1012
MBR: 5
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1013)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1012
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1012
ACC: 1012
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1012
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1045
ACC: 1045
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1045
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1045)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1046
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1046
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1046
ACC: 1046
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1046
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1012
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1012
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1012
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1012)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1012
ACC: 1012
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1011
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1011
ACC: 1011
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1011
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 512
ACC: 512
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 512
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 514
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 514
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 514
ACC: 514
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 514
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 513
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 515
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 515
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 515
ACC: 515
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 515
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 5
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 514
MBR: 5
ACC: 5
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 5
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 515
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1010
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1011
ACC: 1011
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1011)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1010
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1010
ACC: 1010
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1010
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1010
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1009
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1010
ACC: 1010
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1010)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1009
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1009
ACC: 1009
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1009
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1009
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1008
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1009
ACC: 1009
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1009)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1008
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1008
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1007)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1006)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1005)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1004)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1003)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1002)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1001)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 5
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1012
ACC: 1012
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1012)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1011
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1011
ACC: 1011
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1011
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1011
ACC: 1011
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1011
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1046
ACC: 1046
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1046
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1046)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1047
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1047
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1047
ACC: 1047
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1047
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1047
ACC: 1047
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1047
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1047)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1048
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1048
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1048
ACC: 1048
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1048
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1048
ACC: 1048
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1048
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1048)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1049
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1049
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1049
ACC: 1049
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1049
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1049
ACC: 1049
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1049
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1049)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1050
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1050
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1050
ACC: 1050
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1050
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1050
ACC: 1050
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1050
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1050)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1051
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1051
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1051
ACC: 1051
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1051
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1051
ACC: 1051
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1051
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1051)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1052
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1052
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1052
ACC: 1052
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1052
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1052
ACC: 1052
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1052
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1052)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1053
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1053
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1053
ACC: 1053
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1053
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1053
ACC: 1053
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1053
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1053)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1054
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1054
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1054
ACC: 1054
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1054
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1011
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1011
MBR: 91
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1015
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1011
ACC: 1011
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1011)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1010
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1010
ACC: 1010
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1010
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1010
ACC: 1010
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1010
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1054
ACC: 1054
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1054
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1054)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1055
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1055
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1055
ACC: 1055
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1055
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1010
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1010
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1055
ACC: 1055
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1055
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1055)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1056
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1056
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1056
ACC: 1056
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1056
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1010
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1010
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1056
ACC: 1056
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1056
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1056)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1057
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1057
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1057
ACC: 1057
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1057
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1010
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1010
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1010
ACC: 1010
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1010)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1009
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1009
ACC: 1009
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1009
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1009
ACC: 1009
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1009
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1057
ACC: 1057
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1057
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1057)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1058
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1058
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1058
ACC: 1058
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1058
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1022)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1058
ACC: 1058
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1058
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1058)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1059
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1059
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1059
ACC: 1059
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1059
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1021)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1059
ACC: 1059
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1059
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1059)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1060
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1060
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1060
ACC: 1060
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1060
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1020)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1060
ACC: 1060
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1060
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1060)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1061
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1061
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1061
ACC: 1061
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1061
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1019)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1061
ACC: 1061
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1061
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1061)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1062
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1062
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1062
ACC: 1062
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1062
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1018)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1062
ACC: 1062
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1062
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1062)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1063
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1063
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1063
ACC: 1063
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1063
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1017)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1063
ACC: 1063
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1063
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1063)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1064
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1064
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1064
ACC: 1064
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1064
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1016)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1064
ACC: 1064
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1064
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1064)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1065
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1065
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1065
ACC: 1065
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1065
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1015)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1014
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1014
ACC: 1014
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1014
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1065
ACC: 1065
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1065
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1065)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1066
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1066
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1066
ACC: 1066
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1066
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1014
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1014
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1014)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1013
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1013
ACC: 1013
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1013
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1066
ACC: 1066
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1066
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1066)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1067
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1067
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1067
ACC: 1067
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1067
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1013
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1013
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1013)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1012
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1012
ACC: 1012
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1012
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1067
ACC: 1067
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1067
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1067)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1068
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1068
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1068
ACC: 1068
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1068
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1012
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 5
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1012)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1011
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1011
ACC: 1011
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1011
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1068
ACC: 1068
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1068
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1068)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1069
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1069
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1069
ACC: 1069
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1069
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1011
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1011
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1011)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1010
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1010
ACC: 1010
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1010
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1069
ACC: 1069
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1069
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1069)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1070
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1070
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1070
ACC: 1070
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1070
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1010
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1010
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1009
MBR: 4
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1010)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1009
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1009
ACC: 1009
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1009
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1070
ACC: 1070
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1070
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1070)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1071
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1071
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1071
ACC: 1071
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1071
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1009
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1009
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1009
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1009)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1009
ACC: 1009
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1008
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1008
ACC: 1008
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1008
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 514
ACC: 514
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 514
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 516
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 516
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 516
ACC: 516
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 516
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 515
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 517
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 517
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 517
ACC: 517
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 517
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 4
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 516
MBR: 4
ACC: 4
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 4
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 517
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1007
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1008
ACC: 1008
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1008)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1007
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1007
ACC: 1007
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1007
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1007
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1006
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1007
ACC: 1007
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1007)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1006
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1006
ACC: 1006
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1006
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1006
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1005
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1006
ACC: 1006
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1006)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1005
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1005
ACC: 1005
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1005
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1005
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1004
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1005
ACC: 1005
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1005)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1004
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1004
ACC: 1004
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1004
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1004
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1003
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1004
ACC: 1004
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1004)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1003
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1003
ACC: 1003
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1003
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1003
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1002
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1003
ACC: 1003
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1003)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1002
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1002
ACC: 1002
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1002
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1002
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1001
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1002
ACC: 1002
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1002)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1001
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1001
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 4
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1009
ACC: 1009
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1009)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1008
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1008
ACC: 1008
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1008
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1008
ACC: 1008
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1008
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1008
MBR: 108
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1071
ACC: 1071
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1071
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1071)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1072
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1072
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1072
ACC: 1072
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1072
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1008
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1008
MBR: 108
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1022
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1008
ACC: 1008
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1008)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1007
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1007
ACC: 1007
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1007
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1007
ACC: 1007
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1007
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1072
ACC: 1072
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1072
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1072)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1073
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1073
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1073
ACC: 1073
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1073
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1007
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1007
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1073
ACC: 1073
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1073
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1073)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1074
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1074
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1074
ACC: 1074
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1074
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1007
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1007
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1074
ACC: 1074
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1074
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1074)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1075
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1075
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1075
ACC: 1075
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1075
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1007
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1007
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1007
ACC: 1007
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1007)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1006
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1006
ACC: 1006
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1006
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1006
ACC: 1006
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1006
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1075
ACC: 1075
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1075
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1075)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1076
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1076
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1076
ACC: 1076
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1076
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1076
ACC: 1076
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1076
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1076)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1077
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1077
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1077
ACC: 1077
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1077
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1077
ACC: 1077
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1077
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1077)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1078
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1078
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1078
ACC: 1078
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1078
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1078
ACC: 1078
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1078
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1078)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1079
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1079
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1079
ACC: 1079
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1079
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1079
ACC: 1079
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1079
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1079)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1080
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1080
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1080
ACC: 1080
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1080
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1080
ACC: 1080
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1080
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1080)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1081
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1081
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1081
ACC: 1081
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1081
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1081
ACC: 1081
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1081
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1081)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1082
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1082
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1082
ACC: 1082
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1082
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1082
ACC: 1082
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1082
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1082)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1083
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1083
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1083
ACC: 1083
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1083
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1006
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1006
MBR: 91
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1015
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1006
ACC: 1006
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1006)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1005
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1005
ACC: 1005
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1005
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1005
ACC: 1005
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1005
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1005
MBR: 108
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1083
ACC: 1083
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1083
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1083)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1084
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1084
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1084
ACC: 1084
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1084
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1005
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1005
MBR: 108
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1022
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1005
ACC: 1005
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1005)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1004
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1004
ACC: 1004
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1004
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1004
ACC: 1004
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1004
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1084
ACC: 1084
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1084
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1084)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1085
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1085
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1085
ACC: 1085
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1085
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1004
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1004
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1085
ACC: 1085
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1085
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1085)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1086
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1086
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1086
ACC: 1086
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1086
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1004
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1004
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1086
ACC: 1086
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1086
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1086)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1087
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1087
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1087
ACC: 1087
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1087
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1004
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1004
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1004
ACC: 1004
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1004)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1003
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1003
ACC: 1003
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1003
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1003
ACC: 1003
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1003
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1003
MBR: 108
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1087
ACC: 1087
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1087
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1087)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1088
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1088
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1088
ACC: 1088
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1088
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1003
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1003
MBR: 108
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1022
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1003
ACC: 1003
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1003)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1002
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1002
ACC: 1002
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1002
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1002
ACC: 1002
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1002
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1088
ACC: 1088
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1088
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1088)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1089
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1089
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1089
ACC: 1089
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1089
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1022)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1089
ACC: 1089
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1089
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1089)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1090
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1090
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1090
ACC: 1090
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1090
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1021)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1090
ACC: 1090
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1090
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1090)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1091
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1091
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1091
ACC: 1091
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1091
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1020)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1019
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1091
ACC: 1091
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1091
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1091)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1092
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1092
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1092
ACC: 1092
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1092
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1019)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1018
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1092
ACC: 1092
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1092
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1092)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1093
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1093
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1093
ACC: 1093
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1093
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1018)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1017
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1093
ACC: 1093
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1093
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1093)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1094
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1094
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1094
ACC: 1094
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1094
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1017)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1016
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1094
ACC: 1094
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1094
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1094)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1095
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1095
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1095
ACC: 1095
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1095
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1016)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1015
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1095
ACC: 1095
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1095
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1095)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1096
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1096
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1096
ACC: 1096
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1096
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1015)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1014
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1014
ACC: 1014
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1014
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1096
ACC: 1096
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1096
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1096)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1097
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1097
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1097
ACC: 1097
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1097
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1014
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1014
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1014)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1013
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1013
ACC: 1013
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1013
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1097
ACC: 1097
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1097
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1097)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1098
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1098
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1098
ACC: 1098
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1098
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1013
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1013
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1013)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1012
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1012
ACC: 1012
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1012
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1098
ACC: 1098
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1098
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1098)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1099
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1099
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1099
ACC: 1099
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1099
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1012
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 5
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1012)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1011
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1011
ACC: 1011
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1011
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1099
ACC: 1099
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1099
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1099)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1100
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1100
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1100
ACC: 1100
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1100
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1011
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1011
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1011)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1010
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1010
ACC: 1010
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1010
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1100
ACC: 1100
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1100
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1100)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1101
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1101
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1101
ACC: 1101
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1101
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1010
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1010
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1010)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1009
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1009
ACC: 1009
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1009
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1101
ACC: 1101
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1101
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1101)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1102
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1102
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1102
ACC: 1102
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1102
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1009
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 4
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1009)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1008
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1008
ACC: 1008
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1008
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1102
ACC: 1102
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1102
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1102)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1103
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1103
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1103
ACC: 1103
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1103
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1008
ACC: 1008
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1008
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1008
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1008
ACC: 1008
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1008)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1007
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1007
ACC: 1007
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1007
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1103
ACC: 1103
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1103
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1103)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1104
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1104
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1104
ACC: 1104
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1104
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1007
ACC: 1007
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1007
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1007
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1007
ACC: 1007
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1007)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1006
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1006
ACC: 1006
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1006
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1104
ACC: 1104
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1104
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1104)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1105
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1105
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1105
ACC: 1105
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1105
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1006
ACC: 1006
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1006
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1006
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1006
ACC: 1006
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1006)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1005
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1005
ACC: 1005
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1005
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1105
ACC: 1105
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1105
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1105)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1106
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1106
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1106
ACC: 1106
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1106
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1005
ACC: 1005
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1005
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1005
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1005
ACC: 1005
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1005)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1004
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1004
ACC: 1004
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1004
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1106
ACC: 1106
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1106
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1106)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1107
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1107
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1107
ACC: 1107
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1107
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1004
ACC: 1004
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1004
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1004
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1004
ACC: 1004
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1004)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1003
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1003
ACC: 1003
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1003
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1107
ACC: 1107
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1107
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1107)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1108
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1108
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1108
ACC: 1108
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1108
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1003
ACC: 1003
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1003
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1003
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1002
MBR: 3
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1003
ACC: 1003
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1003)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1002
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1002
ACC: 1002
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1002
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1108
ACC: 1108
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1108
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1108)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1109
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1109
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1109
ACC: 1109
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1109
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1002
ACC: 1002
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1002
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1002
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 42
MAR: 35
MBR: JMPZ [42]
ACC: 0
IR: JMPZ [42]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 42
REGISTERS:
PC: 43
MAR: 42
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 43
MAR: 308
MBR: 1002
ACC: 1002
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 43
REGISTERS:
PC: 44
MAR: 43
MBR: MUL 0
ACC: 1002
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 44
MAR: 43
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 44
REGISTERS:
PC: 45
MAR: 44
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1002)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 45
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 45
REGISTERS:
PC: 46
MAR: 45
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 46
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 46
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 47
MAR: 46
MBR: JMP [47]
ACC: 1023
IR: JMP [47]

-------------------
Instruction LOAD fetched from address 47
REGISTERS:
PC: 48
MAR: 47
MBR: LOAD [301]
ACC: 1023
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 48
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction MUL fetched from address 48
REGISTERS:
PC: 49
MAR: 48
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 49
MAR: 48
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 49
REGISTERS:
PC: 50
MAR: 49
MBR: ADD [300]
ACC: 0
IR: ADD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 50
MAR: 300
MBR: 1002
ACC: 1002
IR: ADD [300]

-------------------
Instruction ADD fetched from address 50
REGISTERS:
PC: 51
MAR: 50
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 51
MAR: 50
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 51
REGISTERS:
PC: 52
MAR: 51
MBR: STORE [301]
ACC: 1001
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 52
MAR: 301
MBR: 1001
ACC: 1001
IR: STORE [301]

-------------------
Instruction LOAD fetched from address 52
REGISTERS:
PC: 53
MAR: 52
MBR: LOAD [302]
ACC: 1001
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 53
MAR: 302
MBR: 516
ACC: 516
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 53
REGISTERS:
PC: 54
MAR: 53
MBR: ADD 2
ACC: 516
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 54
MAR: 53
MBR: 2
ACC: 518
IR: ADD 2

-------------------
Instruction STORE fetched from address 54
REGISTERS:
PC: 55
MAR: 54
MBR: STORE [302]
ACC: 518
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 55
MAR: 302
MBR: 518
ACC: 518
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 55
REGISTERS:
PC: 56
MAR: 55
MBR: LOAD [303]
ACC: 518
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 56
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 56
REGISTERS:
PC: 57
MAR: 56
MBR: ADD 2
ACC: 517
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 57
MAR: 56
MBR: 2
ACC: 519
IR: ADD 2

-------------------
Instruction STORE fetched from address 57
REGISTERS:
PC: 58
MAR: 57
MBR: STORE [303]
ACC: 519
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 58
MAR: 303
MBR: 519
ACC: 519
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 58
REGISTERS:
PC: 59
MAR: 58
MBR: LOAD [MEM(300)]
ACC: 519
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 59
MAR: 1002
MBR: 3
ACC: 3
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 59
REGISTERS:
PC: 60
MAR: 59
MBR: STORE [MEM(302)]
ACC: 3
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 60
MAR: 518
MBR: 3
ACC: 3
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 60
REGISTERS:
PC: 61
MAR: 60
MBR: LOAD [307]
ACC: 3
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 61
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 61
REGISTERS:
PC: 62
MAR: 61
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 62
MAR: 519
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 62
REGISTERS:
PC: 63
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 62
MBR: JMP [2]
ACC: 1
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1002
MBR: 3
ACC: 3
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 3
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: -1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: -1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 1000
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 1
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 1
IR: JMPZ [17]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 9
REGISTERS:
PC: 10
MAR: 9
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 10
MAR: 301
MBR: 1001
ACC: 1001
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 10
REGISTERS:
PC: 11
MAR: 10
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1001)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 11
MAR: 10
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 11
REGISTERS:
PC: 12
MAR: 11
MBR: STORE [301]
ACC: 1000
IR: STORE [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 12
MAR: 301
MBR: 1000
ACC: 1000
IR: STORE [301]

-------------------
Instruction JMP fetched from address 12
REGISTERS:
PC: 13
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 2
MAR: 12
MBR: JMP [2]
ACC: 1000
IR: JMP [2]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [MEM(300)]
ACC: 1000
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 3
MAR: 1002
MBR: 3
ACC: 3
IR: LOAD [MEM(300)]

-------------------
Instruction CMP fetched from address 3
REGISTERS:
PC: 4
MAR: 3
MBR: CMP [MEM(301)]
ACC: 3
IR: CMP [MEM(301)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 4
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(301)]

-------------------
Instruction JMPZ fetched from address 4
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 5
MAR: 4
MBR: JMPZ [13]
ACC: 1
IR: JMPZ [13]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 5
REGISTERS:
PC: 6
MAR: 5
MBR: LOAD [301]
ACC: 1
IR: LOAD [301]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 6
MAR: 301
MBR: 1000
ACC: 1000
IR: LOAD [301]

-------------------
Instruction ADD fetched from address 6
REGISTERS:
PC: 7
MAR: 6
MBR: ADD -1
ACC: 1000
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 7
MAR: 6
MBR: -1
ACC: 999
IR: ADD -1

-------------------
Instruction CMP fetched from address 7
REGISTERS:
PC: 8
MAR: 7
MBR: CMP [304]
ACC: 999
IR: CMP [304]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 8
MAR: 304
MBR: 999
ACC: 0
IR: CMP [304]

-------------------
Instruction JMPZ fetched from address 8
REGISTERS:
PC: 9
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 8
MBR: JMPZ [17]
ACC: 0
IR: JMPZ [17]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 0
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1002
ACC: 1002
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1002)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1001
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1001
ACC: 1001
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1001
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1001
ACC: 1001
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1001
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 1
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 1
IR: JMPZ [63]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 23
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 23
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1022
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1109
ACC: 1109
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1109
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1109)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1110
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1110
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1110
ACC: 1110
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1110
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1001
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1001
MBR: 23
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1021
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1110
ACC: 1110
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1110
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1110)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1111
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1111
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1111
ACC: 1111
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1111
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1001
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1001
MBR: 23
ACC: -1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: -1
IR: JMPZ [37]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 27
REGISTERS:
PC: 28
MAR: 27
MBR: LOAD [308]
ACC: -1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 28
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 28
REGISTERS:
PC: 29
MAR: 28
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 29
MAR: 28
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 29
REGISTERS:
PC: 30
MAR: 29
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 30
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 30
REGISTERS:
PC: 31
MAR: 30
MBR: LOAD [309]
ACC: 1020
IR: LOAD [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 31
MAR: 309
MBR: 1111
ACC: 1111
IR: LOAD [309]

-------------------
Instruction ADD fetched from address 31
REGISTERS:
PC: 32
MAR: 31
MBR: ADD 1
ACC: 1111
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1111)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 32
MAR: 31
MBR: 1
ACC: 1112
IR: ADD 1

-------------------
Instruction STORE fetched from address 32
REGISTERS:
PC: 33
MAR: 32
MBR: STORE [309]
ACC: 1112
IR: STORE [309]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 33
MAR: 309
MBR: 1112
ACC: 1112
IR: STORE [309]

-------------------
Instruction LOAD fetched from address 33
REGISTERS:
PC: 34
MAR: 33
MBR: LOAD [308]
ACC: 1112
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 34
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 34
REGISTERS:
PC: 35
MAR: 34
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 35
MAR: 300
MBR: 1001
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 35
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 36
MAR: 35
MBR: JMPZ [42]
ACC: 1
IR: JMPZ [42]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 36
REGISTERS:
PC: 37
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 24
MAR: 36
MBR: JMP [24]
ACC: 1
IR: JMP [24]

-------------------
Instruction LOAD fetched from address 24
REGISTERS:
PC: 25
MAR: 24
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 25
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 25
REGISTERS:
PC: 26
MAR: 25
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 26
MAR: 1001
MBR: 23
ACC: 0
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 26
REGISTERS:
PC: 27
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 37
MAR: 26
MBR: JMPZ [37]
ACC: 0
IR: JMPZ [37]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 37
REGISTERS:
PC: 38
MAR: 37
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 38
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 38
REGISTERS:
PC: 39
MAR: 38
MBR: MUL 0
ACC: 1020
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 39
MAR: 38
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 39
REGISTERS:
PC: 40
MAR: 39
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 40
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 40
REGISTERS:
PC: 41
MAR: 40
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 41
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction JMP fetched from address 41
REGISTERS:
PC: 42
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 17
MAR: 41
MBR: JMP [17]
ACC: 1023
IR: JMP [17]

-------------------
Instruction LOAD fetched from address 17
REGISTERS:
PC: 18
MAR: 17
MBR: LOAD [300]
ACC: 1023
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 18
MAR: 300
MBR: 1001
ACC: 1001
IR: LOAD [300]

-------------------
Instruction ADD fetched from address 18
REGISTERS:
PC: 19
MAR: 18
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1001)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 19
MAR: 18
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 19
REGISTERS:
PC: 20
MAR: 19
MBR: STORE [300]
ACC: 1000
IR: STORE [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 20
MAR: 300
MBR: 1000
ACC: 1000
IR: STORE [300]

-------------------
Instruction LOAD fetched from address 20
REGISTERS:
PC: 21
MAR: 20
MBR: LOAD [300]
ACC: 1000
IR: LOAD [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 21
MAR: 300
MBR: 1000
ACC: 1000
IR: LOAD [300]

-------------------
Instruction CMP fetched from address 21
REGISTERS:
PC: 22
MAR: 21
MBR: CMP [306]
ACC: 1000
IR: CMP [306]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 22
MAR: 306
MBR: 1000
ACC: 0
IR: CMP [306]

-------------------
Instruction JMPZ fetched from address 22
REGISTERS:
PC: 23
MAR: 22
MBR: JMPZ [63]
ACC: 0
IR: JMPZ [63]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 63
MAR: 22
MBR: JMPZ [63]
ACC: 0
IR: JMPZ [63]
 (evaluated TRUE)
-------------------
Instruction JMP fetched from address 63
REGISTERS:
PC: 64
MAR: 63
MBR: JMP [69]
ACC: 0
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 63
MBR: JMP [69]
ACC: 0
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 0
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1023
MBR: 9
ACC: 9
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 9
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1023
ACC: 1023
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1023
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1022
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1022
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1022
ACC: 1022
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1022
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1022
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1022
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1022
ACC: 1022
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1022
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1022)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1021
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1021
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1021
ACC: 1021
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1021
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1021
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1021
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1021
ACC: 1021
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1021
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1021)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1020
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1020
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1020
ACC: 1020
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1020
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1020
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1020
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1020
ACC: 1020
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1020
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1020)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1019
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1019
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1019
ACC: 1019
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1019
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1019
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1019
MBR: 8
ACC: 8
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 8
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1019
ACC: 1019
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1019
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1019)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1018
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1018
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1018
ACC: 1018
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1018
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1018
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1018
MBR: 7
ACC: 7
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 7
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1018
ACC: 1018
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1018
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1018)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1017
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1017
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1017
ACC: 1017
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1017
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1017
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1017
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1017
ACC: 1017
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1017
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1017)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1016
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1016
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1016
ACC: 1016
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1016
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1016
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1016
MBR: 6
ACC: 6
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 6
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1016
ACC: 1016
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1016
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1016)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1015
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1015
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1015
ACC: 1015
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1015
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1015
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1015
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1015
ACC: 1015
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1015
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1015)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1014
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1014
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1014
ACC: 1014
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1014
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1014
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1014
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1014
ACC: 1014
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1014
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1014)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1013
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1013
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1013
ACC: 1013
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1013
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1013
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1013
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1013
ACC: 1013
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1013
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1013)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1012
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1012
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1012
ACC: 1012
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1012
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1012
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1012
MBR: 5
ACC: 5
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 5
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1012
ACC: 1012
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1012
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1012)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1011
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1011
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1011
ACC: 1011
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1011
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1011
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1011
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1011
ACC: 1011
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1011
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1011)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1010
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1010
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1010
ACC: 1010
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1010
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1010
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1010
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1010
ACC: 1010
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1010
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1010)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1009
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1009
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1009
ACC: 1009
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1009
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1009
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1009
MBR: 4
ACC: 4
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 4
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1009
ACC: 1009
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1009
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1009)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1008
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1008
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1008
ACC: 1008
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1008
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1008
ACC: 1008
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1008
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1008
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1008
ACC: 1008
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1008
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1008)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1007
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1007
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1007
ACC: 1007
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1007
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1007
ACC: 1007
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1007
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1007
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1007
ACC: 1007
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1007
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1007)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1006
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1006
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1006
ACC: 1006
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1006
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1006
ACC: 1006
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1006
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1006
MBR: 91
ACC: 91
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 91
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1006
ACC: 1006
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1006
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1006)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1005
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1005
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1005
ACC: 1005
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1005
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1005
ACC: 1005
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1005
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1005
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1005
ACC: 1005
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1005
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1005)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1004
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1004
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1004
ACC: 1004
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1004
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1004
ACC: 1004
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1004
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1004
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1004
ACC: 1004
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1004
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1004)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1003
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1003
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1003
ACC: 1003
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1003
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1003
ACC: 1003
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1003
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1003
MBR: 108
ACC: 108
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 108
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1003
ACC: 1003
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1003
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1003)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1002
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1002
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1002
ACC: 1002
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1002
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1002
ACC: 1002
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1002
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1002
MBR: 3
ACC: 3
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 3
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1002
ACC: 1002
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1002
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1002)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1001
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1001
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1001
ACC: 1001
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1001
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1001
ACC: 1001
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1001
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 1
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 1
IR: JMPZ [84]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 78
REGISTERS:
PC: 79
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 69
MAR: 78
MBR: JMP [69]
ACC: 1
IR: JMP [69]

-------------------
Instruction LOAD fetched from address 69
REGISTERS:
PC: 70
MAR: 69
MBR: LOAD [MEM(308)]
ACC: 1
IR: LOAD [MEM(308)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 70
MAR: 1001
MBR: 23
ACC: 23
IR: LOAD [MEM(308)]

-------------------
Instruction CMP fetched from address 70
REGISTERS:
PC: 71
MAR: 70
MBR: CMP [MEM(300)]
ACC: 23
IR: CMP [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 71
MAR: 1000
MBR: 2
ACC: 1
IR: CMP [MEM(300)]

-------------------
Instruction JMPZ fetched from address 71
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 72
MAR: 71
MBR: JMPZ [79]
ACC: 1
IR: JMPZ [79]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 72
REGISTERS:
PC: 73
MAR: 72
MBR: LOAD [308]
ACC: 1
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 73
MAR: 308
MBR: 1001
ACC: 1001
IR: LOAD [308]

-------------------
Instruction ADD fetched from address 73
REGISTERS:
PC: 74
MAR: 73
MBR: ADD -1
ACC: 1001
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1001)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 74
MAR: 73
MBR: -1
ACC: 1000
IR: ADD -1

-------------------
Instruction STORE fetched from address 74
REGISTERS:
PC: 75
MAR: 74
MBR: STORE [308]
ACC: 1000
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 75
MAR: 308
MBR: 1000
ACC: 1000
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 75
REGISTERS:
PC: 76
MAR: 75
MBR: LOAD [308]
ACC: 1000
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 76
MAR: 308
MBR: 1000
ACC: 1000
IR: LOAD [308]

-------------------
Instruction CMP fetched from address 76
REGISTERS:
PC: 77
MAR: 76
MBR: CMP [300]
ACC: 1000
IR: CMP [300]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 77
MAR: 300
MBR: 1000
ACC: 0
IR: CMP [300]

-------------------
Instruction JMPZ fetched from address 77
REGISTERS:
PC: 78
MAR: 77
MBR: JMPZ [84]
ACC: 0
IR: JMPZ [84]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 84
MAR: 77
MBR: JMPZ [84]
ACC: 0
IR: JMPZ [84]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 84
REGISTERS:
PC: 85
MAR: 84
MBR: LOAD [308]
ACC: 0
IR: LOAD [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 85
MAR: 308
MBR: 1000
ACC: 1000
IR: LOAD [308]

-------------------
Instruction MUL fetched from address 85
REGISTERS:
PC: 86
MAR: 85
MBR: MUL 0
ACC: 1000
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 86
MAR: 85
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 86
REGISTERS:
PC: 87
MAR: 86
MBR: ADD [310]
ACC: 0
IR: ADD [310]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1000)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 87
MAR: 310
MBR: 1023
ACC: 1023
IR: ADD [310]

-------------------
Instruction STORE fetched from address 87
REGISTERS:
PC: 88
MAR: 87
MBR: STORE [308]
ACC: 1023
IR: STORE [308]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 88
MAR: 308
MBR: 1023
ACC: 1023
IR: STORE [308]

-------------------
Instruction LOAD fetched from address 88
REGISTERS:
PC: 89
MAR: 88
MBR: LOAD [302]
ACC: 1023
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 89
MAR: 302
MBR: 518
ACC: 518
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 89
REGISTERS:
PC: 90
MAR: 89
MBR: ADD 2
ACC: 518
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 90
MAR: 89
MBR: 2
ACC: 520
IR: ADD 2

-------------------
Instruction STORE fetched from address 90
REGISTERS:
PC: 91
MAR: 90
MBR: STORE [302]
ACC: 520
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 91
MAR: 302
MBR: 520
ACC: 520
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 91
REGISTERS:
PC: 92
MAR: 91
MBR: LOAD [303]
ACC: 520
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 92
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 92
REGISTERS:
PC: 93
MAR: 92
MBR: ADD 2
ACC: 519
IR: ADD 2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 93
MAR: 92
MBR: 2
ACC: 521
IR: ADD 2

-------------------
Instruction STORE fetched from address 93
REGISTERS:
PC: 94
MAR: 93
MBR: STORE [303]
ACC: 521
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 94
MAR: 303
MBR: 521
ACC: 521
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 94
REGISTERS:
PC: 95
MAR: 94
MBR: LOAD [MEM(300)]
ACC: 521
IR: LOAD [MEM(300)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 95
MAR: 1000
MBR: 2
ACC: 2
IR: LOAD [MEM(300)]

-------------------
Instruction STORE fetched from address 95
REGISTERS:
PC: 96
MAR: 95
MBR: STORE [MEM(302)]
ACC: 2
IR: STORE [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 96
MAR: 520
MBR: 2
ACC: 2
IR: STORE [MEM(302)]

-------------------
Instruction LOAD fetched from address 96
REGISTERS:
PC: 97
MAR: 96
MBR: LOAD [307]
ACC: 2
IR: LOAD [307]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 97
MAR: 307
MBR: 1
ACC: 1
IR: LOAD [307]

-------------------
Instruction STORE fetched from address 97
REGISTERS:
PC: 98
MAR: 97
MBR: STORE [MEM(303)]
ACC: 1
IR: STORE [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 98
MAR: 521
MBR: 1
ACC: 1
IR: STORE [MEM(303)]

-------------------
Instruction JMP fetched from address 98
REGISTERS:
PC: 99
MAR: 98
MBR: JMP [99]
ACC: 1
IR: JMP [99]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 99
MAR: 98
MBR: JMP [99]
ACC: 1
IR: JMP [99]

-------------------
Instruction LOAD fetched from address 99
REGISTERS:
PC: 100
MAR: 99
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 100
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 100
REGISTERS:
PC: 101
MAR: 100
MBR: STORE [800]
ACC: 521
IR: STORE [800]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 101
MAR: 800
MBR: 521
ACC: 521
IR: STORE [800]

-------------------
Instruction LOAD fetched from address 101
REGISTERS:
PC: 102
MAR: 101
MBR: LOAD [302]
ACC: 521
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 102
MAR: 302
MBR: 520
ACC: 520
IR: LOAD [302]

-------------------
Instruction STORE fetched from address 102
REGISTERS:
PC: 103
MAR: 102
MBR: STORE [801]
ACC: 520
IR: STORE [801]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 801
MBR: 520
ACC: 520
IR: STORE [801]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: 520
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 521
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|405(3)|406(997)|407(410)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 521
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 521
ACC: 521
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 521
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 520
MBR: 2
ACC: 2
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 2
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 2
ACC: 2
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 2
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 521
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 519
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 519
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 519
ACC: 519
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 519
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 520
ACC: 520
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 520
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 518
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 518
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 518
ACC: 518
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 518
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 519
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 519
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 519
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 519
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 519
ACC: 519
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 519
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 518
MBR: 3
ACC: 3
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 3
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 3
ACC: 3
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 519
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 517
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 517
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 517
ACC: 517
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 517
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 518
ACC: 518
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 518
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 516
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 516
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 516
ACC: 516
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 516
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 517
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 517
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 517
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 517
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 517
ACC: 517
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 517
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 516
MBR: 4
ACC: 4
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 4
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 4
ACC: 4
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 4
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 517
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 515
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 515
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 515
ACC: 515
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 515
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 516
ACC: 516
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 516
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 514
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 514
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 514
ACC: 514
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 514
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 515
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 515
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 515
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 515
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 515
ACC: 515
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 515
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 514
MBR: 5
ACC: 5
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 5
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 5
ACC: 5
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 5
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 515
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 513
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 513
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 513
ACC: 513
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 513
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 514
ACC: 514
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 514
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 512
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 512
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 512
ACC: 512
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 512
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 513
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 513
MBR: 3
ACC: -1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: -1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 513
MBR: 3
ACC: 3
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 3
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 3
ACC: 3
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(3)|406(997)|407(410)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 513
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 513
ACC: 513
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 513
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 512
MBR: 91
ACC: 91
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 91
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 91
ACC: 91
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 91
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 513
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 511
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 511
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 511
ACC: 511
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 511
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 512
ACC: 512
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 512
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 510
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 510
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 510
ACC: 510
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 510
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 511
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 511
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 511
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 509
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 509
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 509
ACC: 509
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 509
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 510
ACC: 510
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 510
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 508
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 508
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 508
ACC: 508
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 508
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 509
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 509
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 509
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 507
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 507
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 507
ACC: 507
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 507
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 508
ACC: 508
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 508
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 506
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 506
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 506
ACC: 506
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 506
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 507
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 507
MBR: 7
ACC: -1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: -1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 507
MBR: 7
ACC: 7
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 7
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 7
ACC: 7
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 7
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 7
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 7
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(91)|405(3)|406(997)|407(410)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 507
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(91)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 507
ACC: 507
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 507
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(91)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 506
MBR: 23
ACC: 23
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 23
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 23
ACC: 23
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 23
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 23
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 23
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 507
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 505
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 505
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 505
ACC: 505
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 505
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 506
ACC: 506
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 506
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 504
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 504
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 504
ACC: 504
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 504
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 505
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 7
ACC: 7
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 7
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 505
MBR: 2
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 505
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 503
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 503
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 503
ACC: 503
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 503
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 504
ACC: 504
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 504
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 502
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 502
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 502
ACC: 502
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 502
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 503
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 7
ACC: 7
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 7
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 503
MBR: 5
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 503
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 501
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 501
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 501
ACC: 501
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 501
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 502
ACC: 502
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 502
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 500
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 500
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 500
ACC: 500
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 500
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 501
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 0
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 121
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 121
REGISTERS:
PC: 122
MAR: 121
MBR: LOAD [400]
ACC: 0
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 122
MAR: 400
MBR: 7
ACC: 7
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 122
REGISTERS:
PC: 123
MAR: 122
MBR: CMP [MEM(303)]
ACC: 7
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 123
MAR: 501
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 123
REGISTERS:
PC: 124
MAR: 123
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 124
MAR: 123
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 124
REGISTERS:
PC: 125
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 153
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 153
REGISTERS:
PC: 154
MAR: 153
MBR: LOAD [401]
ACC: 0
IR: LOAD [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 154
MAR: 401
MBR: 23
ACC: 23
IR: LOAD [401]

-------------------
Instruction STORE fetched from address 154
REGISTERS:
PC: 155
MAR: 154
MBR: STORE [MEM(406)]
ACC: 23
IR: STORE [MEM(406)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 155
MAR: 997
MBR: 23
ACC: 23
IR: STORE [MEM(406)]

-------------------
Instruction LOAD fetched from address 155
REGISTERS:
PC: 156
MAR: 155
MBR: LOAD [400]
ACC: 23
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 156
MAR: 400
MBR: 7
ACC: 7
IR: LOAD [400]

-------------------
Instruction STORE fetched from address 156
REGISTERS:
PC: 157
MAR: 156
MBR: STORE [MEM(407)]
ACC: 7
IR: STORE [MEM(407)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 157
MAR: 410
MBR: 7
ACC: 7
IR: STORE [MEM(407)]

-------------------
Instruction LOAD fetched from address 157
REGISTERS:
PC: 158
MAR: 157
MBR: LOAD [405]
ACC: 7
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 158
MAR: 405
MBR: 3
ACC: 3
IR: LOAD [405]

-------------------
Instruction ADD fetched from address 158
REGISTERS:
PC: 159
MAR: 158
MBR: ADD -1
ACC: 3
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(3)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 159
MAR: 158
MBR: -1
ACC: 2
IR: ADD -1

-------------------
Instruction STORE fetched from address 159
REGISTERS:
PC: 160
MAR: 159
MBR: STORE [405]
ACC: 2
IR: STORE [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 160
MAR: 405
MBR: 2
ACC: 2
IR: STORE [405]

-------------------
Instruction LOAD fetched from address 160
REGISTERS:
PC: 161
MAR: 160
MBR: LOAD [405]
ACC: 2
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 161
MAR: 405
MBR: 2
ACC: 2
IR: LOAD [405]

-------------------
Instruction CMP fetched from address 161
REGISTERS:
PC: 162
MAR: 161
MBR: CMP 0
ACC: 2
IR: CMP 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 162
MAR: 161
MBR: 0
ACC: 1
IR: CMP 0

-------------------
Instruction JMPZ fetched from address 162
REGISTERS:
PC: 163
MAR: 162
MBR: JMPZ [181]
ACC: 1
IR: JMPZ [181]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 163
MAR: 162
MBR: JMPZ [181]
ACC: 1
IR: JMPZ [181]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 163
REGISTERS:
PC: 164
MAR: 163
MBR: LOAD [406]
ACC: 1
IR: LOAD [406]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 164
MAR: 406
MBR: 997
ACC: 997
IR: LOAD [406]

-------------------
Instruction ADD fetched from address 164
REGISTERS:
PC: 165
MAR: 164
MBR: ADD 1
ACC: 997
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(997)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 165
MAR: 164
MBR: 1
ACC: 998
IR: ADD 1

-------------------
Instruction STORE fetched from address 165
REGISTERS:
PC: 166
MAR: 165
MBR: STORE [406]
ACC: 998
IR: STORE [406]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 166
MAR: 406
MBR: 998
ACC: 998
IR: STORE [406]

-------------------
Instruction LOAD fetched from address 166
REGISTERS:
PC: 167
MAR: 166
MBR: LOAD [407]
ACC: 998
IR: LOAD [407]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 167
MAR: 407
MBR: 410
ACC: 410
IR: LOAD [407]

-------------------
Instruction ADD fetched from address 167
REGISTERS:
PC: 168
MAR: 167
MBR: ADD 1
ACC: 410
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(410)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 168
MAR: 167
MBR: 1
ACC: 411
IR: ADD 1

-------------------
Instruction STORE fetched from address 168
REGISTERS:
PC: 169
MAR: 168
MBR: STORE [407]
ACC: 411
IR: STORE [407]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 169
MAR: 407
MBR: 411
ACC: 411
IR: STORE [407]

-------------------
Instruction LOAD fetched from address 169
REGISTERS:
PC: 170
MAR: 169
MBR: LOAD [MEM(450)]
ACC: 411
IR: LOAD [MEM(450)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 170
MAR: 507
MBR: 7
ACC: 7
IR: LOAD [MEM(450)]

-------------------
Instruction MUL fetched from address 170
REGISTERS:
PC: 171
MAR: 170
MBR: MUL 0
ACC: 7
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(7)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 171
MAR: 170
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction STORE fetched from address 171
REGISTERS:
PC: 172
MAR: 171
MBR: STORE [MEM(450)]
ACC: 0
IR: STORE [MEM(450)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 172
MAR: 507
MBR: 0
ACC: 0
IR: STORE [MEM(450)]

-------------------
Instruction LOAD fetched from address 172
REGISTERS:
PC: 173
MAR: 172
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 173
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction MUL fetched from address 173
REGISTERS:
PC: 174
MAR: 173
MBR: MUL 0
ACC: 501
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 174
MAR: 173
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 174
REGISTERS:
PC: 175
MAR: 174
MBR: ADD [800]
ACC: 0
IR: ADD [800]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 175
MAR: 800
MBR: 521
ACC: 521
IR: ADD [800]

-------------------
Instruction STORE fetched from address 175
REGISTERS:
PC: 176
MAR: 175
MBR: STORE [303]
ACC: 521
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 176
MAR: 303
MBR: 521
ACC: 521
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 176
REGISTERS:
PC: 177
MAR: 176
MBR: LOAD [302]
ACC: 521
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 177
MAR: 302
MBR: 500
ACC: 500
IR: LOAD [302]

-------------------
Instruction MUL fetched from address 177
REGISTERS:
PC: 178
MAR: 177
MBR: MUL 0
ACC: 500
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 178
MAR: 177
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 178
REGISTERS:
PC: 179
MAR: 178
MBR: ADD [801]
ACC: 0
IR: ADD [801]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 179
MAR: 801
MBR: 520
ACC: 520
IR: ADD [801]

-------------------
Instruction STORE fetched from address 179
REGISTERS:
PC: 180
MAR: 179
MBR: STORE [302]
ACC: 520
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 180
MAR: 302
MBR: 520
ACC: 520
IR: STORE [302]

-------------------
Instruction JMP fetched from address 180
REGISTERS:
PC: 181
MAR: 180
MBR: JMP [103]
ACC: 520
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 180
MBR: JMP [103]
ACC: 520
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: 520
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(7)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 521
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(23)|405(2)|406(998)|407(411)|410(7)|450(507)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 521
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(23)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 521
ACC: 521
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 521
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(23)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 520
MBR: 2
ACC: 2
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 2
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 2
ACC: 2
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 2
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 521
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 519
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 519
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 519
ACC: 519
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 519
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 520
ACC: 520
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 520
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 518
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 518
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 518
ACC: 518
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 518
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 519
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 519
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 519
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(521)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 519
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 519
ACC: 519
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 519
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 518
MBR: 3
ACC: 3
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 3
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 3
ACC: 3
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 519
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 517
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 517
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 517
ACC: 517
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 517
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 518
ACC: 518
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 518
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 516
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 516
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 516
ACC: 516
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 516
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 517
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 517
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 517
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(519)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 517
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 517
ACC: 517
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 517
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 516
MBR: 4
ACC: 4
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 4
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 4
ACC: 4
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 4
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 517
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 515
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 515
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 515
ACC: 515
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 515
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 516
ACC: 516
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 516
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 514
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 514
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 514
ACC: 514
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 514
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 515
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 515
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 515
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(517)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 515
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 515
ACC: 515
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 515
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 514
MBR: 5
ACC: 5
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 5
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 5
ACC: 5
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 5
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 515
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 513
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 513
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 513
ACC: 513
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 513
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 514
ACC: 514
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 514
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 512
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 512
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 512
ACC: 512
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 512
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 513
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 513
MBR: 3
ACC: -1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: -1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 513
MBR: 3
ACC: 3
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 3
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 3
ACC: 3
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(2)|406(998)|407(411)|410(7)|450(515)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 513
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 513
ACC: 513
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 513
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 512
MBR: 91
ACC: 91
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 91
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 91
ACC: 91
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 91
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 513
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 511
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 511
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 511
ACC: 511
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 511
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 512
ACC: 512
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 512
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 510
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 510
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 510
ACC: 510
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 510
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 511
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 511
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 511
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 509
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 509
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 509
ACC: 509
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 509
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 510
ACC: 510
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 510
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 508
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 508
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 508
ACC: 508
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 508
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 509
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 509
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 509
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 507
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 507
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 507
ACC: 507
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 507
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 508
ACC: 508
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 508
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 506
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 506
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 506
ACC: 506
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 506
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 507
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 507
MBR: 0
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 507
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 505
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 505
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 505
ACC: 505
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 505
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 506
ACC: 506
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 506
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 504
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 504
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 504
ACC: 504
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 504
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 505
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 505
MBR: 2
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 505
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 503
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 503
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 503
ACC: 503
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 503
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 504
ACC: 504
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 504
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 502
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 502
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 502
ACC: 502
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 502
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 503
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 503
MBR: 5
ACC: -1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: -1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 503
MBR: 5
ACC: 5
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 5
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 5
ACC: 5
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 5
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 5
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 5
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(91)|405(2)|406(998)|407(411)|410(7)|450(513)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 503
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(91)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 503
ACC: 503
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 503
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(91)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 502
MBR: 108
ACC: 108
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 108
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 108
ACC: 108
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 108
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 108
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 108
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 503
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 501
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 501
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 501
ACC: 501
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 501
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 502
ACC: 502
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 502
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 500
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 500
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 500
ACC: 500
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 500
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 501
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 0
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 121
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 121
REGISTERS:
PC: 122
MAR: 121
MBR: LOAD [400]
ACC: 0
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 122
MAR: 400
MBR: 5
ACC: 5
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 122
REGISTERS:
PC: 123
MAR: 122
MBR: CMP [MEM(303)]
ACC: 5
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 123
MAR: 501
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 123
REGISTERS:
PC: 124
MAR: 123
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 124
MAR: 123
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 124
REGISTERS:
PC: 125
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 153
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 153
REGISTERS:
PC: 154
MAR: 153
MBR: LOAD [401]
ACC: 0
IR: LOAD [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 154
MAR: 401
MBR: 108
ACC: 108
IR: LOAD [401]

-------------------
Instruction STORE fetched from address 154
REGISTERS:
PC: 155
MAR: 154
MBR: STORE [MEM(406)]
ACC: 108
IR: STORE [MEM(406)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 155
MAR: 998
MBR: 108
ACC: 108
IR: STORE [MEM(406)]

-------------------
Instruction LOAD fetched from address 155
REGISTERS:
PC: 156
MAR: 155
MBR: LOAD [400]
ACC: 108
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 156
MAR: 400
MBR: 5
ACC: 5
IR: LOAD [400]

-------------------
Instruction STORE fetched from address 156
REGISTERS:
PC: 157
MAR: 156
MBR: STORE [MEM(407)]
ACC: 5
IR: STORE [MEM(407)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 157
MAR: 411
MBR: 5
ACC: 5
IR: STORE [MEM(407)]

-------------------
Instruction LOAD fetched from address 157
REGISTERS:
PC: 158
MAR: 157
MBR: LOAD [405]
ACC: 5
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 158
MAR: 405
MBR: 2
ACC: 2
IR: LOAD [405]

-------------------
Instruction ADD fetched from address 158
REGISTERS:
PC: 159
MAR: 158
MBR: ADD -1
ACC: 2
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(2)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 159
MAR: 158
MBR: -1
ACC: 1
IR: ADD -1

-------------------
Instruction STORE fetched from address 159
REGISTERS:
PC: 160
MAR: 159
MBR: STORE [405]
ACC: 1
IR: STORE [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 160
MAR: 405
MBR: 1
ACC: 1
IR: STORE [405]

-------------------
Instruction LOAD fetched from address 160
REGISTERS:
PC: 161
MAR: 160
MBR: LOAD [405]
ACC: 1
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 161
MAR: 405
MBR: 1
ACC: 1
IR: LOAD [405]

-------------------
Instruction CMP fetched from address 161
REGISTERS:
PC: 162
MAR: 161
MBR: CMP 0
ACC: 1
IR: CMP 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 162
MAR: 161
MBR: 0
ACC: 1
IR: CMP 0

-------------------
Instruction JMPZ fetched from address 162
REGISTERS:
PC: 163
MAR: 162
MBR: JMPZ [181]
ACC: 1
IR: JMPZ [181]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 163
MAR: 162
MBR: JMPZ [181]
ACC: 1
IR: JMPZ [181]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 163
REGISTERS:
PC: 164
MAR: 163
MBR: LOAD [406]
ACC: 1
IR: LOAD [406]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 164
MAR: 406
MBR: 998
ACC: 998
IR: LOAD [406]

-------------------
Instruction ADD fetched from address 164
REGISTERS:
PC: 165
MAR: 164
MBR: ADD 1
ACC: 998
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(998)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 165
MAR: 164
MBR: 1
ACC: 999
IR: ADD 1

-------------------
Instruction STORE fetched from address 165
REGISTERS:
PC: 166
MAR: 165
MBR: STORE [406]
ACC: 999
IR: STORE [406]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 166
MAR: 406
MBR: 999
ACC: 999
IR: STORE [406]

-------------------
Instruction LOAD fetched from address 166
REGISTERS:
PC: 167
MAR: 166
MBR: LOAD [407]
ACC: 999
IR: LOAD [407]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 167
MAR: 407
MBR: 411
ACC: 411
IR: LOAD [407]

-------------------
Instruction ADD fetched from address 167
REGISTERS:
PC: 168
MAR: 167
MBR: ADD 1
ACC: 411
IR: ADD 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(411)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 168
MAR: 167
MBR: 1
ACC: 412
IR: ADD 1

-------------------
Instruction STORE fetched from address 168
REGISTERS:
PC: 169
MAR: 168
MBR: STORE [407]
ACC: 412
IR: STORE [407]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 169
MAR: 407
MBR: 412
ACC: 412
IR: STORE [407]

-------------------
Instruction LOAD fetched from address 169
REGISTERS:
PC: 170
MAR: 169
MBR: LOAD [MEM(450)]
ACC: 412
IR: LOAD [MEM(450)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 170
MAR: 503
MBR: 5
ACC: 5
IR: LOAD [MEM(450)]

-------------------
Instruction MUL fetched from address 170
REGISTERS:
PC: 171
MAR: 170
MBR: MUL 0
ACC: 5
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(5)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 171
MAR: 170
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction STORE fetched from address 171
REGISTERS:
PC: 172
MAR: 171
MBR: STORE [MEM(450)]
ACC: 0
IR: STORE [MEM(450)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 172
MAR: 503
MBR: 0
ACC: 0
IR: STORE [MEM(450)]

-------------------
Instruction LOAD fetched from address 172
REGISTERS:
PC: 173
MAR: 172
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 173
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction MUL fetched from address 173
REGISTERS:
PC: 174
MAR: 173
MBR: MUL 0
ACC: 501
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 174
MAR: 173
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 174
REGISTERS:
PC: 175
MAR: 174
MBR: ADD [800]
ACC: 0
IR: ADD [800]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 175
MAR: 800
MBR: 521
ACC: 521
IR: ADD [800]

-------------------
Instruction STORE fetched from address 175
REGISTERS:
PC: 176
MAR: 175
MBR: STORE [303]
ACC: 521
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 176
MAR: 303
MBR: 521
ACC: 521
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 176
REGISTERS:
PC: 177
MAR: 176
MBR: LOAD [302]
ACC: 521
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 177
MAR: 302
MBR: 500
ACC: 500
IR: LOAD [302]

-------------------
Instruction MUL fetched from address 177
REGISTERS:
PC: 178
MAR: 177
MBR: MUL 0
ACC: 500
IR: MUL 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 178
MAR: 177
MBR: 0
ACC: 0
IR: MUL 0

-------------------
Instruction ADD fetched from address 178
REGISTERS:
PC: 179
MAR: 178
MBR: ADD [801]
ACC: 0
IR: ADD [801]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 179
MAR: 801
MBR: 520
ACC: 520
IR: ADD [801]

-------------------
Instruction STORE fetched from address 179
REGISTERS:
PC: 180
MAR: 179
MBR: STORE [302]
ACC: 520
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 180
MAR: 302
MBR: 520
ACC: 520
IR: STORE [302]

-------------------
Instruction JMP fetched from address 180
REGISTERS:
PC: 181
MAR: 180
MBR: JMP [103]
ACC: 520
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 180
MBR: JMP [103]
ACC: 520
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: 520
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(5)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 521
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(503)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 521
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 521
ACC: 521
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 521
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(108)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 520
MBR: 2
ACC: 2
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 2
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 2
ACC: 2
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 2
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 2
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 521
ACC: 521
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 521
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(521)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 519
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 519
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 519
ACC: 519
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 519
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 520
ACC: 520
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 520
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(520)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 518
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 518
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 518
ACC: 518
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 518
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 519
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 519
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 519
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(521)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 519
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 519
ACC: 519
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 519
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(2)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 518
MBR: 3
ACC: 3
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 3
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 3
ACC: 3
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 3
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 519
ACC: 519
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 519
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(519)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 517
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 517
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 517
ACC: 517
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 517
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 518
ACC: 518
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 518
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(518)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 516
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 516
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 516
ACC: 516
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 516
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 517
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 517
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 517
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(519)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 517
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 517
ACC: 517
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 517
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(3)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 516
MBR: 4
ACC: 4
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 4
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 4
ACC: 4
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 4
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 4
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 517
ACC: 517
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 517
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(517)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 515
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 515
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 515
ACC: 515
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 515
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 516
ACC: 516
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 516
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(516)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 514
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 514
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 514
ACC: 514
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 514
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 515
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 515
MBR: 1
ACC: 0
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 0
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 515
MBR: 1
ACC: 1
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 1
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 1
ACC: 1
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 1
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 1
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(517)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 515
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 515
ACC: 515
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 515
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(4)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 514
MBR: 5
ACC: 5
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 5
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 5
ACC: 5
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 5
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 5
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 515
ACC: 515
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 515
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(515)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 513
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 513
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 513
ACC: 513
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 513
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 514
ACC: 514
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 514
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(514)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 512
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 512
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 512
ACC: 512
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 512
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 513
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 1
ACC: 1
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 1
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 513
MBR: 3
ACC: -1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: -1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: -1
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: -1
IR: JMPZ [107]
 (evaluated FALSE)
-------------------
Instruction JMP fetched from address 120
REGISTERS:
PC: 121
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 103
MAR: 120
MBR: JMP [103]
ACC: -1
IR: JMP [103]

-------------------
Instruction LOAD fetched from address 103
REGISTERS:
PC: 104
MAR: 103
MBR: LOAD [MEM(303)]
ACC: -1
IR: LOAD [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(1)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 104
MAR: 513
MBR: 3
ACC: 3
IR: LOAD [MEM(303)]

-------------------
Instruction STORE fetched from address 104
REGISTERS:
PC: 105
MAR: 104
MBR: STORE [400]
ACC: 3
IR: STORE [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 105
MAR: 400
MBR: 3
ACC: 3
IR: STORE [400]

-------------------
Instruction JMP fetched from address 105
REGISTERS:
PC: 106
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 195
MAR: 105
MBR: JMP [195]
ACC: 3
IR: JMP [195]

-------------------
Instruction LOAD fetched from address 195
REGISTERS:
PC: 196
MAR: 195
MBR: LOAD [303]
ACC: 3
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(515)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 196
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction STORE fetched from address 196
REGISTERS:
PC: 197
MAR: 196
MBR: STORE [450]
ACC: 513
IR: STORE [450]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 197
MAR: 450
MBR: 513
ACC: 513
IR: STORE [450]

-------------------
Instruction LOAD fetched from address 197
REGISTERS:
PC: 198
MAR: 197
MBR: LOAD [MEM(302)]
ACC: 513
IR: LOAD [MEM(302)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(5)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 198
MAR: 512
MBR: 91
ACC: 91
IR: LOAD [MEM(302)]

-------------------
Instruction STORE fetched from address 198
REGISTERS:
PC: 199
MAR: 198
MBR: STORE [401]
ACC: 91
IR: STORE [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 199
MAR: 401
MBR: 91
ACC: 91
IR: STORE [401]

-------------------
Instruction JMP fetched from address 199
REGISTERS:
PC: 200
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 199
MBR: JMP [107]
ACC: 91
IR: JMP [107]

-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 91
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 513
ACC: 513
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 513
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(513)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 511
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 511
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 511
ACC: 511
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 511
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 512
ACC: 512
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 512
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(512)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 510
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 510
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 510
ACC: 510
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 510
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 511
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 511
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 511
ACC: 511
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 511
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(511)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 509
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 509
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 509
ACC: 509
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 509
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 510
ACC: 510
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 510
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(510)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 508
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 508
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 508
ACC: 508
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 508
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 509
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 509
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 509
ACC: 509
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 509
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(509)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 507
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 507
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 507
ACC: 507
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 507
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 508
ACC: 508
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 508
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(508)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 506
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 506
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 506
ACC: 506
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 506
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 507
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 507
MBR: 0
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 507
ACC: 507
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 507
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(507)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 505
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 505
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 505
ACC: 505
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 505
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 506
ACC: 506
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 506
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(506)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 504
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 504
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 504
ACC: 504
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 504
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 505
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 505
MBR: 2
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 505
ACC: 505
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 505
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(505)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 503
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 503
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 503
ACC: 503
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 503
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 504
ACC: 504
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 504
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(504)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 502
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 502
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 502
ACC: 502
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 502
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 503
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 1
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 1
IR: JMPZ [121]
 (evaluated FALSE)
-------------------
Instruction LOAD fetched from address 116
REGISTERS:
PC: 117
MAR: 116
MBR: LOAD [400]
ACC: 1
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 117
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 117
REGISTERS:
PC: 118
MAR: 117
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 118
MAR: 503
MBR: 0
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 118
REGISTERS:
PC: 119
MAR: 118
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 119
MAR: 118
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 119
REGISTERS:
PC: 120
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 107
MAR: 119
MBR: JMPZ [107]
ACC: 0
IR: JMPZ [107]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 107
REGISTERS:
PC: 108
MAR: 107
MBR: LOAD [303]
ACC: 0
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 108
MAR: 303
MBR: 503
ACC: 503
IR: LOAD [303]

-------------------
Instruction ADD fetched from address 108
REGISTERS:
PC: 109
MAR: 108
MBR: ADD -2
ACC: 503
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(503)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 109
MAR: 108
MBR: -2
ACC: 501
IR: ADD -2

-------------------
Instruction STORE fetched from address 109
REGISTERS:
PC: 110
MAR: 109
MBR: STORE [303]
ACC: 501
IR: STORE [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 110
MAR: 303
MBR: 501
ACC: 501
IR: STORE [303]

-------------------
Instruction LOAD fetched from address 110
REGISTERS:
PC: 111
MAR: 110
MBR: LOAD [302]
ACC: 501
IR: LOAD [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 111
MAR: 302
MBR: 502
ACC: 502
IR: LOAD [302]

-------------------
Instruction ADD fetched from address 111
REGISTERS:
PC: 112
MAR: 111
MBR: ADD -2
ACC: 502
IR: ADD -2

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(502)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 112
MAR: 111
MBR: -2
ACC: 500
IR: ADD -2

-------------------
Instruction STORE fetched from address 112
REGISTERS:
PC: 113
MAR: 112
MBR: STORE [302]
ACC: 500
IR: STORE [302]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 113
MAR: 302
MBR: 500
ACC: 500
IR: STORE [302]

-------------------
Instruction LOAD fetched from address 113
REGISTERS:
PC: 114
MAR: 113
MBR: LOAD [303]
ACC: 500
IR: LOAD [303]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 114
MAR: 303
MBR: 501
ACC: 501
IR: LOAD [303]

-------------------
Instruction CMP fetched from address 114
REGISTERS:
PC: 115
MAR: 114
MBR: CMP 501
ACC: 501
IR: CMP 501

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 115
MAR: 114
MBR: 501
ACC: 0
IR: CMP 501

-------------------
Instruction JMPZ fetched from address 115
REGISTERS:
PC: 116
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 121
MAR: 115
MBR: JMPZ [121]
ACC: 0
IR: JMPZ [121]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 121
REGISTERS:
PC: 122
MAR: 121
MBR: LOAD [400]
ACC: 0
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 122
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction CMP fetched from address 122
REGISTERS:
PC: 123
MAR: 122
MBR: CMP [MEM(303)]
ACC: 3
IR: CMP [MEM(303)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 123
MAR: 501
MBR: 1
ACC: 1
IR: CMP [MEM(303)]

-------------------
Instruction CMP fetched from address 123
REGISTERS:
PC: 124
MAR: 123
MBR: CMP 1
ACC: 1
IR: CMP 1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 124
MAR: 123
MBR: 1
ACC: 0
IR: CMP 1

-------------------
Instruction JMPZ fetched from address 124
REGISTERS:
PC: 125
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 153
MAR: 124
MBR: JMPZ [153]
ACC: 0
IR: JMPZ [153]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 153
REGISTERS:
PC: 154
MAR: 153
MBR: LOAD [401]
ACC: 0
IR: LOAD [401]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 154
MAR: 401
MBR: 91
ACC: 91
IR: LOAD [401]

-------------------
Instruction STORE fetched from address 154
REGISTERS:
PC: 155
MAR: 154
MBR: STORE [MEM(406)]
ACC: 91
IR: STORE [MEM(406)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 155
MAR: 999
MBR: 91
ACC: 91
IR: STORE [MEM(406)]

-------------------
Instruction LOAD fetched from address 155
REGISTERS:
PC: 156
MAR: 155
MBR: LOAD [400]
ACC: 91
IR: LOAD [400]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 156
MAR: 400
MBR: 3
ACC: 3
IR: LOAD [400]

-------------------
Instruction STORE fetched from address 156
REGISTERS:
PC: 157
MAR: 156
MBR: STORE [MEM(407)]
ACC: 3
IR: STORE [MEM(407)]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 157
MAR: 412
MBR: 3
ACC: 3
IR: STORE [MEM(407)]

-------------------
Instruction LOAD fetched from address 157
REGISTERS:
PC: 158
MAR: 157
MBR: LOAD [405]
ACC: 3
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 158
MAR: 405
MBR: 1
ACC: 1
IR: LOAD [405]

-------------------
Instruction ADD fetched from address 158
REGISTERS:
PC: 159
MAR: 158
MBR: ADD -1
ACC: 1
IR: ADD -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(1)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 159
MAR: 158
MBR: -1
ACC: 0
IR: ADD -1

-------------------
Instruction STORE fetched from address 159
REGISTERS:
PC: 160
MAR: 159
MBR: STORE [405]
ACC: 0
IR: STORE [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 160
MAR: 405
MBR: 0
ACC: 0
IR: STORE [405]

-------------------
Instruction LOAD fetched from address 160
REGISTERS:
PC: 161
MAR: 160
MBR: LOAD [405]
ACC: 0
IR: LOAD [405]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 161
MAR: 405
MBR: 0
ACC: 0
IR: LOAD [405]

-------------------
Instruction CMP fetched from address 161
REGISTERS:
PC: 162
MAR: 161
MBR: CMP 0
ACC: 0
IR: CMP 0

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 162
MAR: 161
MBR: 0
ACC: 0
IR: CMP 0

-------------------
Instruction JMPZ fetched from address 162
REGISTERS:
PC: 163
MAR: 162
MBR: JMPZ [181]
ACC: 0
IR: JMPZ [181]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 181
MAR: 162
MBR: JMPZ [181]
ACC: 0
IR: JMPZ [181]
 (evaluated TRUE)
-------------------
Instruction LOAD fetched from address 181
REGISTERS:
PC: 182
MAR: 181
MBR: LOAD [411]
ACC: 0
IR: LOAD [411]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 182
MAR: 411
MBR: 5
ACC: 5
IR: LOAD [411]

-------------------
Instruction MUL fetched from address 182
REGISTERS:
PC: 183
MAR: 182
MBR: MUL -1
ACC: 5
IR: MUL -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 183
MAR: 182
MBR: -1
ACC: -5
IR: MUL -1

-------------------
Instruction STORE fetched from address 183
REGISTERS:
PC: 184
MAR: 183
MBR: STORE [411]
ACC: -5
IR: STORE [411]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 184
MAR: 411
MBR: -5
ACC: -5
IR: STORE [411]

-------------------
Instruction LOAD fetched from address 184
REGISTERS:
PC: 185
MAR: 184
MBR: LOAD [412]
ACC: -5
IR: LOAD [412]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 185
MAR: 412
MBR: 3
ACC: 3
IR: LOAD [412]

-------------------
Instruction MUL fetched from address 185
REGISTERS:
PC: 186
MAR: 185
MBR: MUL -1
ACC: 3
IR: MUL -1

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 186
MAR: 185
MBR: -1
ACC: -3
IR: MUL -1

-------------------
Instruction STORE fetched from address 186
REGISTERS:
PC: 187
MAR: 186
MBR: STORE [412]
ACC: -3
IR: STORE [412]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 187
MAR: 412
MBR: -3
ACC: -3
IR: STORE [412]

-------------------
Instruction LOAD fetched from address 187
REGISTERS:
PC: 188
MAR: 187
MBR: LOAD [410]
ACC: -3
IR: LOAD [410]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 188
MAR: 410
MBR: 7
ACC: 7
IR: LOAD [410]

-------------------
Instruction ADD fetched from address 188
REGISTERS:
PC: 189
MAR: 188
MBR: ADD [411]
ACC: 7
IR: ADD [411]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 189
MAR: 411
MBR: -5
ACC: 2
IR: ADD [411]

-------------------
Instruction STORE fetched from address 189
REGISTERS:
PC: 190
MAR: 189
MBR: STORE [996]
ACC: 2
IR: STORE [996]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|996(2)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 190
MAR: 996
MBR: 2
ACC: 2
IR: STORE [996]

-------------------
Instruction LOAD fetched from address 190
REGISTERS:
PC: 191
MAR: 190
MBR: LOAD [410]
ACC: 2
IR: LOAD [410]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|996(2)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 191
MAR: 410
MBR: 7
ACC: 7
IR: LOAD [410]

-------------------
Instruction ADD fetched from address 191
REGISTERS:
PC: 192
MAR: 191
MBR: ADD [412]
ACC: 7
IR: ADD [412]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|996(2)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 192
MAR: 412
MBR: -3
ACC: 4
IR: ADD [412]

-------------------
Instruction STORE fetched from address 192
REGISTERS:
PC: 193
MAR: 192
MBR: STORE [995]
ACC: 4
IR: STORE [995]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|995(4)|996(2)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 193
MAR: 995
MBR: 4
ACC: 4
IR: STORE [995]

-------------------
Instruction HALT fetched from address 193
REGISTERS:
PC: 194
MAR: 193
MBR: HALT
ACC: 4
IR: HALT

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 300(1000)|301(1000)|302(500)|303(501)|304(999)|306(1000)|307(1)|308(1023)|309(1112)|310(1023)|400(3)|401(91)|405(0)|406(999)|407(412)|410(7)|411(-5)|412(-3)|450(513)|500(9)|501(1)|502(108)|503(0)|504(8)|505(2)|506(23)|507(0)|508(7)|509(1)|510(6)|511(1)|512(91)|513(3)|514(5)|515(1)|516(4)|517(1)|518(3)|519(1)|520(2)|521(1)|800(521)|801(520)|995(4)|996(2)|997(23)|998(108)|999(91)|1000(2)|1001(23)|1002(3)|1003(108)|1004(23)|1005(108)|1006(91)|1007(23)|1008(108)|1009(4)|1010(23)|1011(91)|1012(5)|1013(23)|1014(108)|1015(91)|1016(6)|1017(23)|1018(7)|1019(8)|1020(23)|1021(8)|1022(108)|1023(9)|
REGISTERS:
PC: 194
MAR: 193
MBR: HALT
ACC: 4
IR: HALT

**Simulation finished!**