# yaml-language-server: $schema=../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: fcvt.w.s
long_name: Convert single-precision float to integer word to signed 32-bit integer.
description: |
  Converts a floating-point number in floating-point register _fs1_ to a signed 32-bit integer indicates
  integer register _rd_.

  For XLEN &gt;32, `fcvt.w.s` sign-extends the 32-bit result to the destination register width.

  If the rounded result is not representable as a 32-bit signed integer, it is clipped to the
  nearest value and the invalid flag is set.

  The range of valid inputs and behavior for invalid inputs are:

  [separator="!"]
  !===
  ! ! Value

  h! Minimum valid input (after rounding) ! `-2^31`
  h! Maximum valid input (after rounding) ! `2^31 - 1`
  h! Output for out-of-range negative input ! `-2^31`
  h! Output for `-&infin;` ! `-2^31`
  h! Output for out-of-range positive input ! `2^31 - 1`
  h! Output for `+&infin;` for `NaN` ! `2^31 - 1`
  !===

  All floating-point to integer and integer to floating-point conversion instructions round
  according to the _rm_ field.
  A floating-point register can be initialized to floating-point positive zero using
  `fcvt.s.w rd, x0`, which will never set any exception flags.

  All floating-point conversion instructions set the Inexact exception flag if the rounded
  result differs from the operand value and the Invalid exception flag is not set.

definedBy: F
assembly: xd, fs1
encoding:
  match: 110000000000-------------1010011
  variables:
    - name: fs1
      location: 19-15
    - name: rm
      location: 14-12
    - name: rd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: true
operation(): |
  check_f_ok($encoding);

  Bits<32> sp_value = f[fs1][31:0];

  Bits<1> sign = sp_value[31];
  Bits<8> exp = sp_value[30:23];
  Bits<23> sig = sp_value[22:0];

  RoundingMode rounding_mode = rm_to_mode(rm, $encoding);

  if ( (exp == 0xff) && (sig != 0)) {
    sign = 0;
    set_fp_flag(FpFlag::NV);
    X[rd] = SP_CANONICAL_NAN;
  } else {
    if (exp != 0) {
      sig = sig | 0x00800000;
    }
    Bits<64> sig64 = sig << 32;
    Bits<16> shift_dist = 0xAA - exp;
    if (0 < shift_dist) {
      sig64 = softfloat_shiftRightJam64(sig64, shift_dist );
    }
    X[rd] = softfloat_roundToI32( sign, sig64, rounding_mode );
  }

# SPDX-SnippetBegin
# SPDX-SnippetCopyrightText: FIXME: Sail copyright holders
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    assert(sizeof(xlen) >= 64);
    let rs1_val_LU = X(rs1)[63..0];
    match (select_instr_or_fcsr_rm (rm)) {
      None() => { handle_illegal(); RETIRE_FAIL },
      Some(rm') => {
        let rm_3b = encdec_rounding_mode(rm');
        let (fflags, rd_val_S) = riscv_ui64ToF32 (rm_3b, rs1_val_LU);

        accrue_fflags(fflags);
        F_or_X_S(rd) = rd_val_S;
        RETIRE_SUCCESS
      }
    }
  }

# SPDX-SnippetEnd