#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a66a21f590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a66a1f4de0 .scope module, "aggregate_tb" "aggregate_tb" 3 3;
 .timescale -9 -12;
v0x55a66a2533a0_0 .var "axiid", 1 0;
v0x55a66a253480_0 .var "axiiv", 0 0;
v0x55a66a253550_0 .net "axiod", 31 0, v0x55a66a252be0_0;  1 drivers
v0x55a66a253650_0 .net "axiov", 0 0, v0x55a66a252ee0_0;  1 drivers
v0x55a66a253720_0 .var "clk", 0 0;
v0x55a66a2537c0_0 .var "rst", 0 0;
S_0x55a66a1f4f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 40, 3 40 0, S_0x55a66a1f4de0;
 .timescale -9 -12;
v0x55a66a232e60_0 .var/2s "x", 31 0;
S_0x55a66a2524a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 45, 3 45 0, S_0x55a66a1f4de0;
 .timescale -9 -12;
v0x55a66a2526a0_0 .var/2s "x", 31 0;
S_0x55a66a252780 .scope module, "uut" "aggregate" 3 11, 4 4 0, S_0x55a66a1f4de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
v0x55a66a252a20_0 .net "axiid", 1 0, v0x55a66a2533a0_0;  1 drivers
v0x55a66a252b20_0 .net "axiiv", 0 0, v0x55a66a253480_0;  1 drivers
v0x55a66a252be0_0 .var "axiod", 31 0;
v0x55a66a252cd0_0 .var "axiod_buffer_first", 31 0;
v0x55a66a252db0_0 .var "axiod_buffer_second", 31 0;
v0x55a66a252ee0_0 .var "axiov", 0 0;
v0x55a66a252fa0_0 .net "clk", 0 0, v0x55a66a253720_0;  1 drivers
v0x55a66a253060_0 .var "id", 4 0;
v0x55a66a253140_0 .var "now_state", 2 0;
v0x55a66a253220_0 .net "rst", 0 0, v0x55a66a2537c0_0;  1 drivers
E_0x55a66a2348a0 .event posedge, v0x55a66a252fa0_0;
    .scope S_0x55a66a252780;
T_0 ;
    %wait E_0x55a66a2348a0;
    %load/vec4 v0x55a66a253220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a66a253140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252be0_0, 0;
T_0.0 ;
    %load/vec4 v0x55a66a253140_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55a66a252b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55a66a253140_0, 0;
    %load/vec4 v0x55a66a252a20_0;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a66a252cd0_0, 4, 5;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55a66a253140_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55a66a252b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55a66a252a20_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55a66a253060_0;
    %assign/vec4/off/d v0x55a66a252cd0_0, 4, 5;
    %load/vec4 v0x55a66a253060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 30, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a66a253140_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55a66a253060_0;
    %subi 2, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a66a253140_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55a66a253140_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x55a66a252b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55a66a252a20_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55a66a253060_0;
    %assign/vec4/off/d v0x55a66a252db0_0, 4, 5;
    %load/vec4 v0x55a66a253060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %load/vec4 v0x55a66a252cd0_0;
    %assign/vec4 v0x55a66a252be0_0, 0;
    %load/vec4 v0x55a66a252db0_0;
    %parti/s 30, 2, 3;
    %load/vec4 v0x55a66a252a20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a66a252cd0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x55a66a253060_0;
    %subi 2, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
T_0.17 ;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a66a253060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a66a252cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a66a252ee0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a66a253140_0, 0;
T_0.15 ;
T_0.12 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a66a1f4de0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55a66a253720_0;
    %nor/r;
    %store/vec4 v0x55a66a253720_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a66a1f4de0;
T_2 ;
    %vpi_call/w 3 25 "$display", "Starting Sim" {0 0 0};
    %vpi_call/w 3 26 "$dumpfile", "aggregate.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a66a1f4de0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a66a253720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a66a2537c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a66a253480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a66a2537c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a66a2537c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a66a253480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %fork t_1, S_0x55a66a1f4f70;
    %jmp t_0;
    .scope S_0x55a66a1f4f70;
t_1 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x55a66a232e60_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55a66a232e60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x55a66a232e60_0;
    %subi 2, 0, 32;
    %cast2;
    %store/vec4 v0x55a66a232e60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x55a66a1f4de0;
t_0 %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %fork t_3, S_0x55a66a2524a0;
    %jmp t_2;
    .scope S_0x55a66a2524a0;
t_3 ;
    %pushi/vec4 62, 0, 32;
    %store/vec4 v0x55a66a2526a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55a66a2526a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x55a66a2526a0_0;
    %cmpi/s 34, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
T_2.5 ;
    %delay 20000, 0;
    %load/vec4 v0x55a66a2526a0_0;
    %subi 2, 0, 32;
    %cast2;
    %store/vec4 v0x55a66a2526a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55a66a1f4de0;
t_2 %join;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a66a2533a0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a66a253480_0, 0, 1;
    %delay 80000, 0;
    %vpi_call/w 3 57 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/aggregate_tb.sv";
    "src/aggregate.sv";
