TARGET_NAMES += inlet=RingIsend+outlet=RingIrecv_t\:\:IriOriDuct
TARGET_NAMES += inlet=RingIrsend+outlet=RingIrecv_t\:\:IrirOriDuct

TO_ROOT := $(shell git rev-parse --show-cdup)

include $(TO_ROOT)/microbenchmarks/MaketemplateMultiproc
