Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jan 14 15:44:03 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_output_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_output_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_output_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.317        0.000                      0                   19        0.122        0.000                      0                   19       -0.067       -0.536                       8                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
sys_clk_pin                                 {0.000 4.000}        8.000           125.000         
  CLKFBIN                                   {0.000 4.000}        8.000           125.000         
  PixelClkIO                                {0.000 4.000}        8.000           125.000         
  SerialClkIO                               {0.000 0.800}        1.600           625.000         
  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk  {0.000 0.800}        1.600           625.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          6.524        0.000                      0                    7        0.122        0.000                      0                    7        2.000        0.000                       0                    12  
  CLKFBIN                                                                                                                                                        6.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                     6.333        0.000                       0                     9  
  SerialClkIO                                                                                                                                                   -0.067       -0.536                       8                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   PixelClkIO          3.317        0.000                      0                    8        0.260        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.355        0.000                      0                    4        0.466        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.072%)  route 0.776ns (64.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.192    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.419     5.611 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.776     6.387    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.410    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X43Y52         FDPE (Setup_fdpe_C_D)       -0.222    12.911    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.463%)  route 0.668ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.649 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/Q
                         net (fo=2, routed)           0.668     6.318    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[1]
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.442 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000     6.442    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1_n_0
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.435    13.193    
                         clock uncertainty           -0.035    13.158    
    SLICE_X43Y52         FDPE (Setup_fdpe_C_D)        0.029    13.187    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.533%)  route 0.616ns (57.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.649 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/Q
                         net (fo=2, routed)           0.616     6.265    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[1]
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.435    13.193    
                         clock uncertainty           -0.035    13.158    
    SLICE_X43Y52         FDPE (Setup_fdpe_C_D)       -0.061    13.097    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.419ns (51.359%)  route 0.397ns (48.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.419     5.612 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.397     6.009    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.435    13.193    
                         clock uncertainty           -0.035    13.158    
    SLICE_X43Y52         FDPE (Setup_fdpe_C_D)       -0.256    12.902    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.518     5.711 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.901    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.435    13.193    
                         clock uncertainty           -0.035    13.158    
    SLICE_X42Y52         FDPE (Setup_fdpe_C_D)       -0.016    13.142    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.192    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.838    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.563    12.757    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.435    13.192    
                         clock uncertainty           -0.035    13.157    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)       -0.047    13.110    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 12.746 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.636 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.826    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.552    12.746    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.434    13.180    
                         clock uncertainty           -0.035    13.145    
    SLICE_X43Y80         FDPE (Setup_fdpe_C_D)       -0.047    13.098    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         13.098    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  7.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.431    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.628    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     1.936    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075     1.506    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.620    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     1.926    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.503     1.423    
    SLICE_X43Y80         FDPE (Hold_fdpe_C_D)         0.075     1.498    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.596 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.652    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X42Y52         FDPE (Hold_fdpe_C_D)         0.060     1.492    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.560 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069     1.628    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.099     1.727 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000     1.727    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1_n_0
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.505     1.432    
    SLICE_X43Y52         FDPE (Hold_fdpe_C_D)         0.091     1.523    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.560 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.134     1.694    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X43Y52         FDPE (Hold_fdpe_C_D)         0.012     1.444    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.930%)  route 0.212ns (60.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/Q
                         net (fo=2, routed)           0.212     1.785    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[1]
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X43Y52         FDPE (Hold_fdpe_C_D)         0.070     1.502    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.362%)  route 0.377ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.431    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk
    SLICE_X43Y53         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.377     1.936    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.489     1.448    
    SLICE_X43Y52         FDPE (Hold_fdpe_C_D)         0.021     1.469    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.467    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y53     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52     zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         8.000       6.333      OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.067ns,  Total Violation       -0.536ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.600       -0.067     OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.600       0.351      MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y1  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.419ns (8.087%)  route 4.762ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.762    10.362    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.889    14.641    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClkIO
    OLOGIC_X0Y95         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.258    14.898    
                         clock uncertainty           -0.196    14.703    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.679    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.419ns (8.218%)  route 4.680ns (91.782%))
  Logic Levels:           0  
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.642 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.680    10.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.890    14.642    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClkIO
    OLOGIC_X0Y98         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.258    14.899    
                         clock uncertainty           -0.196    14.704    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.680    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.419ns (8.243%)  route 4.664ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 14.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.664    10.263    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.876    14.628    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.258    14.885    
                         clock uncertainty           -0.196    14.690    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.666    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.419ns (8.323%)  route 4.615ns (91.677%))
  Logic Levels:           0  
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.628ns = ( 14.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.615    10.214    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.876    14.628    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.258    14.885    
                         clock uncertainty           -0.196    14.690    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.666    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.419ns (8.447%)  route 4.541ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.642 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.541    10.141    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.890    14.642    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClkIO
    OLOGIC_X0Y97         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.258    14.899    
                         clock uncertainty           -0.196    14.704    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.680    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 0.419ns (8.551%)  route 4.481ns (91.449%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 14.640 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.481    10.080    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.888    14.640    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.258    14.897    
                         clock uncertainty           -0.196    14.702    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.678    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.419ns (8.708%)  route 4.393ns (91.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 14.641 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.393     9.992    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.889    14.641    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClkIO
    OLOGIC_X0Y96         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.258    14.898    
                         clock uncertainty           -0.196    14.703    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.679    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.419ns (8.818%)  route 4.333ns (91.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 14.640 - 8.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.728     5.180    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.599 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.333     9.932    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.474    12.668    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.751 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           1.888    14.640    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.258    14.897    
                         clock uncertainty           -0.196    14.702    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.678    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  3.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.128ns (6.002%)  route 2.005ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.005     3.555    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.889     2.829    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.235     2.594    
                         clock uncertainty            0.196     2.790    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.295    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.128ns (5.921%)  route 2.034ns (94.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.034     3.585    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.890     2.830    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClkIO
    OLOGIC_X0Y96         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.235     2.595    
                         clock uncertainty            0.196     2.791    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.296    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.128ns (5.829%)  route 2.068ns (94.171%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.068     3.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.889     2.829    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.235     2.594    
                         clock uncertainty            0.196     2.790    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.295    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.128ns (5.752%)  route 2.097ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.097     3.648    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.891     2.831    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClkIO
    OLOGIC_X0Y97         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.235     2.596    
                         clock uncertainty            0.196     2.792    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.297    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.128ns (5.651%)  route 2.137ns (94.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.137     3.688    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.881     2.821    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.235     2.586    
                         clock uncertainty            0.196     2.782    
    OLOGIC_X0Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.287    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.128ns (5.617%)  route 2.151ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.151     3.701    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.891     2.831    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClkIO
    OLOGIC_X0Y98         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.235     2.596    
                         clock uncertainty            0.196     2.792    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.297    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.128ns (5.639%)  route 2.142ns (94.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.142     3.693    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.881     2.821    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.235     2.586    
                         clock uncertainty            0.196     2.782    
    OLOGIC_X0Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.287    zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.128ns (5.542%)  route 2.181ns (94.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.423    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.181     3.732    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.809     1.887    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.940 r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=8, routed)           0.890     2.830    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClkIO
    OLOGIC_X0Y95         OSERDESE2                                    r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.235     2.595    
                         clock uncertainty            0.196     2.791    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.296    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.478     5.671 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     6.251    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.413    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X43Y52         FDPE (Recov_fdpe_C_PRE)     -0.530    12.606    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.478     5.671 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     6.251    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.413    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X43Y52         FDPE (Recov_fdpe_C_PRE)     -0.530    12.606    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.478     5.671 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     6.251    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.413    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X43Y52         FDPE (Recov_fdpe_C_PRE)     -0.530    12.606    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.741     5.193    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.478     5.671 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     6.251    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    12.758    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.413    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X43Y52         FDPE (Recov_fdpe_C_PRE)     -0.530    12.606    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.580 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.763    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.492     1.445    
    SLICE_X43Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     1.297    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.580 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.763    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X43Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     1.297    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.580 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.763    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X43Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     1.297    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.432    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk
    SLICE_X42Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.580 f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.763    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y52         FDPE                                         f  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.937    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/clk
    SLICE_X43Y52         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X43Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     1.297    zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.466    





