/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Jan 29 14:20:28 2016
 *                 Full Compile MD5 Checksum  e5267f05b78781d897222be539adb87a
 *                     (minus title and desc)
 *                 MD5 Checksum               361d135ca9d40df0c6df868e92c12790
 *
 * lock_release:   r_287
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     697
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_QPS_0_H__
#define BCHP_V3D_QPS_0_H__

/***************************************************************************
 *V3D_QPS_0 - V3D QPU Scheduler Registers
 ***************************************************************************/
#define BCHP_V3D_QPS_0_SQRSV0                    0x21208410 /* [RW] Reserve QPUs 0-7 */
#define BCHP_V3D_QPS_0_SQRSV1                    0x21208414 /* [RW] Reserve QPUs 8-15 */
#define BCHP_V3D_QPS_0_SQCNTL                    0x21208418 /* [RW] QPU Scheduler Control */
#define BCHP_V3D_QPS_0_SRQPC                     0x21208430 /* [WO] QPU User Program Request Program Address */
#define BCHP_V3D_QPS_0_SRQUA                     0x21208434 /* [RW] QPU User Program Request Uniforms Address */
#define BCHP_V3D_QPS_0_SRQUL                     0x21208438 /* [RW] QPU User Program Request Uniforms Length */
#define BCHP_V3D_QPS_0_SRQCS                     0x2120843c /* [RW] QPU User Program Request Control and Status */

/***************************************************************************
 *SQRSV0 - Reserve QPUs 0-7
 ***************************************************************************/
/* V3D_QPS_0 :: SQRSV0 :: QPURSV7 [31:28] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV7_MASK                         0xf0000000
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV7_SHIFT                        28
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV7_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV6 [27:24] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV6_MASK                         0x0f000000
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV6_SHIFT                        24
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV6_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV5 [23:20] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV5_MASK                         0x00f00000
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV5_SHIFT                        20
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV5_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV4 [19:16] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV4_MASK                         0x000f0000
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV4_SHIFT                        16
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV4_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV3 [15:12] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV3_MASK                         0x0000f000
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV3_SHIFT                        12
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV3_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV2 [11:08] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV2_MASK                         0x00000f00
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV2_SHIFT                        8
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV2_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV1 [07:04] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV1_MASK                         0x000000f0
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV1_SHIFT                        4
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV1_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV0 :: QPURSV0 [03:00] */
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV0_MASK                         0x0000000f
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV0_SHIFT                        0
#define BCHP_V3D_QPS_0_SQRSV0_QPURSV0_DEFAULT                      0x00000000

/***************************************************************************
 *SQRSV1 - Reserve QPUs 8-15
 ***************************************************************************/
/* V3D_QPS_0 :: SQRSV1 :: QPURSV15 [31:28] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV15_MASK                        0xf0000000
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV15_SHIFT                       28
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV15_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV14 [27:24] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV14_MASK                        0x0f000000
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV14_SHIFT                       24
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV14_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV13 [23:20] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV13_MASK                        0x00f00000
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV13_SHIFT                       20
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV13_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV12 [19:16] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV12_MASK                        0x000f0000
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV12_SHIFT                       16
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV12_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV11 [15:12] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV11_MASK                        0x0000f000
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV11_SHIFT                       12
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV11_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV10 [11:08] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV10_MASK                        0x00000f00
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV10_SHIFT                       8
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV10_DEFAULT                     0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV9 [07:04] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV9_MASK                         0x000000f0
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV9_SHIFT                        4
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV9_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SQRSV1 :: QPURSV8 [03:00] */
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV8_MASK                         0x0000000f
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV8_SHIFT                        0
#define BCHP_V3D_QPS_0_SQRSV1_QPURSV8_DEFAULT                      0x00000000

/***************************************************************************
 *SQCNTL - QPU Scheduler Control
 ***************************************************************************/
/* V3D_QPS_0 :: SQCNTL :: reserved0 [31:04] */
#define BCHP_V3D_QPS_0_SQCNTL_reserved0_MASK                       0xfffffff0
#define BCHP_V3D_QPS_0_SQCNTL_reserved0_SHIFT                      4

/* V3D_QPS_0 :: SQCNTL :: CSRBL [03:02] */
#define BCHP_V3D_QPS_0_SQCNTL_CSRBL_MASK                           0x0000000c
#define BCHP_V3D_QPS_0_SQCNTL_CSRBL_SHIFT                          2
#define BCHP_V3D_QPS_0_SQCNTL_CSRBL_DEFAULT                        0x00000000

/* V3D_QPS_0 :: SQCNTL :: VSRBL [01:00] */
#define BCHP_V3D_QPS_0_SQCNTL_VSRBL_MASK                           0x00000003
#define BCHP_V3D_QPS_0_SQCNTL_VSRBL_SHIFT                          0
#define BCHP_V3D_QPS_0_SQCNTL_VSRBL_DEFAULT                        0x00000000

/***************************************************************************
 *SRQPC - QPU User Program Request Program Address
 ***************************************************************************/
/* V3D_QPS_0 :: SRQPC :: QPURQPC [31:00] */
#define BCHP_V3D_QPS_0_SRQPC_QPURQPC_MASK                          0xffffffff
#define BCHP_V3D_QPS_0_SRQPC_QPURQPC_SHIFT                         0
#define BCHP_V3D_QPS_0_SRQPC_QPURQPC_DEFAULT                       0x00000000

/***************************************************************************
 *SRQUA - QPU User Program Request Uniforms Address
 ***************************************************************************/
/* V3D_QPS_0 :: SRQUA :: QPURQUA [31:02] */
#define BCHP_V3D_QPS_0_SRQUA_QPURQUA_MASK                          0xfffffffc
#define BCHP_V3D_QPS_0_SRQUA_QPURQUA_SHIFT                         2
#define BCHP_V3D_QPS_0_SRQUA_QPURQUA_DEFAULT                       0x00000000

/* V3D_QPS_0 :: SRQUA :: reserved0 [01:00] */
#define BCHP_V3D_QPS_0_SRQUA_reserved0_MASK                        0x00000003
#define BCHP_V3D_QPS_0_SRQUA_reserved0_SHIFT                       0

/***************************************************************************
 *SRQUL - QPU User Program Request Uniforms Length
 ***************************************************************************/
/* V3D_QPS_0 :: SRQUL :: reserved0 [31:12] */
#define BCHP_V3D_QPS_0_SRQUL_reserved0_MASK                        0xfffff000
#define BCHP_V3D_QPS_0_SRQUL_reserved0_SHIFT                       12

/* V3D_QPS_0 :: SRQUL :: QPURQUL [11:00] */
#define BCHP_V3D_QPS_0_SRQUL_QPURQUL_MASK                          0x00000fff
#define BCHP_V3D_QPS_0_SRQUL_QPURQUL_SHIFT                         0
#define BCHP_V3D_QPS_0_SRQUL_QPURQUL_DEFAULT                       0x00000000

/***************************************************************************
 *SRQCS - QPU User Program Request Control and Status
 ***************************************************************************/
/* V3D_QPS_0 :: SRQCS :: reserved0 [31:24] */
#define BCHP_V3D_QPS_0_SRQCS_reserved0_MASK                        0xff000000
#define BCHP_V3D_QPS_0_SRQCS_reserved0_SHIFT                       24

/* V3D_QPS_0 :: SRQCS :: QPURQCC [23:16] */
#define BCHP_V3D_QPS_0_SRQCS_QPURQCC_MASK                          0x00ff0000
#define BCHP_V3D_QPS_0_SRQCS_QPURQCC_SHIFT                         16
#define BCHP_V3D_QPS_0_SRQCS_QPURQCC_DEFAULT                       0x00000000

/* V3D_QPS_0 :: SRQCS :: QPURQCM [15:08] */
#define BCHP_V3D_QPS_0_SRQCS_QPURQCM_MASK                          0x0000ff00
#define BCHP_V3D_QPS_0_SRQCS_QPURQCM_SHIFT                         8
#define BCHP_V3D_QPS_0_SRQCS_QPURQCM_DEFAULT                       0x00000000

/* V3D_QPS_0 :: SRQCS :: QPURQERR [07:07] */
#define BCHP_V3D_QPS_0_SRQCS_QPURQERR_MASK                         0x00000080
#define BCHP_V3D_QPS_0_SRQCS_QPURQERR_SHIFT                        7
#define BCHP_V3D_QPS_0_SRQCS_QPURQERR_DEFAULT                      0x00000000

/* V3D_QPS_0 :: SRQCS :: reserved1 [06:06] */
#define BCHP_V3D_QPS_0_SRQCS_reserved1_MASK                        0x00000040
#define BCHP_V3D_QPS_0_SRQCS_reserved1_SHIFT                       6

/* V3D_QPS_0 :: SRQCS :: QPURQL [05:00] */
#define BCHP_V3D_QPS_0_SRQCS_QPURQL_MASK                           0x0000003f
#define BCHP_V3D_QPS_0_SRQCS_QPURQL_SHIFT                          0
#define BCHP_V3D_QPS_0_SRQCS_QPURQL_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_V3D_QPS_0_H__ */

/* End of File */
