#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  9 16:20:00 2023
# Process ID: 2988
# Current directory: W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log led_sw_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_sw_wrapper.tcl
# Log file: W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/led_sw_wrapper.vds
# Journal file: W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led_sw_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'W:/Utilities/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top led_sw_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 497.586 ; gain = 106.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_sw_wrapper' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/hdl/led_sw_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'led_sw' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:13]
INFO: [Synth 8-6157] synthesizing module 'led_sw_clk_wiz_1_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'led_sw_clk_wiz_1_0_clk_wiz' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_clk_wiz_1_0_clk_wiz' (4#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_clk_wiz_1_0' (5#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'led_sw_xlconstant_1_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xlconstant_1_0/synth/led_sw_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (6#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_xlconstant_1_0' (7#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xlconstant_1_0/synth/led_sw_xlconstant_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'led_sw_axi_gpio_0_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/synth/led_sw_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/synth/led_sw_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (8#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (8#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (8#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (8#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (9#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (10#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (11#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (12#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (13#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (14#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'led_sw_axi_gpio_0_0' (15#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/synth/led_sw_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'led_sw_mdm_1_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/synth/led_sw_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:12316' bound to instance 'U0' of component 'MDM' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/synth/led_sw_mdm_1_0.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'MDM' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15542]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (16#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15764]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (17#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:5478' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15844]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:7619]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_FDRE' (18#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:2847' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:10066]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3475]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (19#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (20#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E' (21#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3691]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' (21#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3760]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' (21#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3777]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' (21#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3936]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4174]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4175]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4188]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4189]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4200]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_FDRSE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_FDRSE' (22#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4325]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_SRL_FIFO' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_MUXCY_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_MUXCY_XORCY' (23#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_XORCY' (24#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized3' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized3' (24#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_SRL_FIFO' (25#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:4347]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (26#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (27#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (27#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (27#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (27#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (28#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'led_sw_mdm_1_0' (29#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/synth/led_sw_mdm_1_0.vhd:94]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'led_sw_mdm_1_0' requires 30 connections, but only 29 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:142]
INFO: [Synth 8-638] synthesizing module 'led_sw_microblaze_0_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/synth/led_sw_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: led_sw_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/synth/led_sw_microblaze_0_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'led_sw_microblaze_0_0' (81#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/synth/led_sw_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'led_sw_microblaze_0_0' requires 52 connections, but only 51 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:174]
INFO: [Synth 8-6157] synthesizing module 'led_sw_microblaze_0_axi_periph_0' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:324]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1AY4EZL' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:786]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1AY4EZL' (82#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:786]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_21HLDC' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:918]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_21HLDC' (83#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:918]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_181MANK' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1284]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_181MANK' (84#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1284]
INFO: [Synth 8-6157] synthesizing module 'led_sw_xbar_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xbar_0/synth/led_sw_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (85#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (86#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (86#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (87#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (88#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (89#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (90#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (90#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (91#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (91#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (91#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (92#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (92#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (93#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (94#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_xbar_0' (95#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xbar_0/synth/led_sw_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'led_sw_xbar_0' requires 40 connections, but only 38 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:745]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_microblaze_0_axi_periph_0' (96#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:324]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_6JY8HV' [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1050]
INFO: [Synth 8-638] synthesizing module 'led_sw_dlmb_bram_if_cntlr_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_bram_if_cntlr_0/synth/led_sw_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_bram_if_cntlr_0/synth/led_sw_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (97#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (98#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (99#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'led_sw_dlmb_bram_if_cntlr_0' (100#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_bram_if_cntlr_0/synth/led_sw_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'led_sw_dlmb_v10_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/synth/led_sw_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/synth/led_sw_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'POR_FF_I' of component 'FDS' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (101#1) [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (102#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'led_sw_dlmb_v10_0' (103#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/synth/led_sw_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'led_sw_dlmb_v10_0' requires 25 connections, but only 24 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1196]
INFO: [Synth 8-638] synthesizing module 'led_sw_ilmb_bram_if_cntlr_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_bram_if_cntlr_0/synth/led_sw_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_bram_if_cntlr_0/synth/led_sw_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (103#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (103#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (103#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'led_sw_ilmb_bram_if_cntlr_0' (104#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_bram_if_cntlr_0/synth/led_sw_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'led_sw_ilmb_v10_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/synth/led_sw_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/synth/led_sw_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'led_sw_ilmb_v10_0' (105#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/synth/led_sw_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'led_sw_ilmb_v10_0' requires 25 connections, but only 24 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1242]
INFO: [Synth 8-638] synthesizing module 'led_sw_lmb_bram_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_lmb_bram_0/synth/led_sw_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: led_sw_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_lmb_bram_0/synth/led_sw_lmb_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'led_sw_lmb_bram_0' (116#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_lmb_bram_0/synth/led_sw_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'led_sw_lmb_bram_0' requires 16 connections, but only 14 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_6JY8HV' (117#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:1050]
INFO: [Synth 8-638] synthesizing module 'led_sw_rst_clk_wiz_1_100M_0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/synth/led_sw_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/synth/led_sw_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (118#1) [W:/Utilities/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (118#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (119#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (120#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (121#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (122#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'led_sw_rst_clk_wiz_1_100M_0' (123#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/synth/led_sw_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'led_sw_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:310]
INFO: [Synth 8-6157] synthesizing module 'led_sw_xlconstant_0_2' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xlconstant_0_2/synth/led_sw_xlconstant_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (123#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_xlconstant_0_2' (124#1) [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_xlconstant_0_2/synth/led_sw_xlconstant_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'led_sw' (125#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/synth/led_sw.v:13]
INFO: [Synth 8-6155] done synthesizing module 'led_sw_wrapper' (126#1) [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/hdl/led_sw_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 932.801 ; gain = 541.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 932.801 ; gain = 541.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 932.801 ; gain = 541.328
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_sw_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_sw_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_sw_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_sw_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_sw_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_sw_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1048.902 ; gain = 0.000
Parsing XDC File [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'clock_rtl', please type 'create_clock -help' for usage info. [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/constrs_1/new/led.xdc:4]
Finished Parsing XDC File [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_sw_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_sw_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_sw_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_sw_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1053.012 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1053.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 457 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 162 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 143 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1053.012 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1053.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for led_sw_i/mdm_1/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for led_sw_i/clk_wiz_1/inst. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for led_sw_i/rst_clk_wiz_1_100M/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for led_sw_i/led/U0. (constraint file  W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for led_sw_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/vdd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/ground. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_sw_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 32    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 473   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 233   
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mdm_v3_2_15_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 136   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [w:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.srcs/sources_1/bd/led_sw/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'led_sw_i/led/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/led/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/led/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/led/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/led/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/mdm_1/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/mdm_1/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_sw_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'led_sw_i/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_sw_i/microblaze_0/U0/Reset' to pin 'led_sw_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:17 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_2 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |LUT1       |    31|
|5     |LUT2       |   136|
|6     |LUT3       |   304|
|7     |LUT4       |   256|
|8     |LUT5       |   257|
|9     |LUT6       |   462|
|10    |LUT6_2     |    80|
|11    |MMCME2_ADV |     1|
|12    |MULT_AND   |     1|
|13    |MUXCY_L    |   141|
|14    |MUXF7      |   111|
|15    |RAM32M     |    16|
|16    |RAMB36E1   |    16|
|17    |SRL16      |     1|
|18    |SRL16E     |   114|
|19    |SRLC16E    |     8|
|20    |XORCY      |   102|
|21    |FDCE       |   262|
|22    |FDC_1      |     1|
|23    |FDE        |    32|
|24    |FDPE       |     7|
|25    |FDR        |    95|
|26    |FDRE       |  1480|
|27    |FDRE_1     |     1|
|28    |FDS        |     3|
|29    |FDSE       |    48|
|30    |IBUF       |     1|
|31    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                             |Module                                          |Cells |
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                                  |                                                |  3977|
|2     |  led_sw_i                                                                           |led_sw                                          |  3973|
|3     |    clk_wiz_1                                                                        |led_sw_clk_wiz_1_0                              |     4|
|4     |      inst                                                                           |led_sw_clk_wiz_1_0_clk_wiz                      |     4|
|5     |    ground                                                                           |led_sw_xlconstant_1_0                           |     0|
|6     |    led                                                                              |led_sw_axi_gpio_0_0                             |   100|
|7     |      U0                                                                             |axi_gpio                                        |   100|
|8     |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                   |    70|
|9     |          I_SLAVE_ATTACHMENT                                                         |slave_attachment                                |    70|
|10    |            I_DECODER                                                                |address_decoder                                 |    21|
|11    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f_613                                   |     1|
|12    |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized0                       |     1|
|13    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized1_614                   |     1|
|14    |        gpio_core_1                                                                  |GPIO_Core                                       |    23|
|15    |    mdm_1                                                                            |led_sw_mdm_1_0                                  |   396|
|16    |      U0                                                                             |MDM                                             |   396|
|17    |        MDM_Core_I1                                                                  |MDM_Core                                        |   323|
|18    |          JTAG_CONTROL_I                                                             |JTAG_CONTROL                                    |   268|
|19    |            \Use_BSCAN.FDC_I                                                         |MB_FDC_1                                        |    44|
|20    |            \Use_BSCAN.SYNC_FDRE                                                     |MB_FDRE_1                                       |     4|
|21    |            \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_15_MB_SRL16E                           |     1|
|22    |            \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_15_MB_SRL16E__parameterized0           |     1|
|23    |            \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_15_MB_SRL16E__parameterized1           |     1|
|24    |            \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_15_MB_SRL16E__parameterized2           |     4|
|25    |            \Use_UART.Ext_BRK_FDRSE                                                  |mdm_v3_2_15_MB_FDRSE                            |     2|
|26    |            \Use_UART.RX_FIFO_I                                                      |mdm_v3_2_15_SRL_FIFO                            |    30|
|27    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_597                         |     2|
|28    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY_598                  |     2|
|29    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_599                         |     2|
|30    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY_600                  |     2|
|31    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_601                         |     7|
|32    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY_602                  |     2|
|33    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_603                         |     2|
|34    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_15_MB_XORCY_604                        |     1|
|35    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_605       |     1|
|36    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_606       |     1|
|37    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_607       |     1|
|38    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_608       |     1|
|39    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_609       |     1|
|40    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_610       |     1|
|41    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_611       |     1|
|42    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_612       |     1|
|43    |            \Use_UART.TX_FIFO_I                                                      |mdm_v3_2_15_SRL_FIFO_583                        |    36|
|44    |              \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_584                         |     2|
|45    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY                      |     2|
|46    |              \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_585                         |     2|
|47    |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY_586                  |     2|
|48    |              \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_587                         |     7|
|49    |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_15_MB_MUXCY_XORCY_588                  |     2|
|50    |              \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_15_MB_FDRE_589                         |     2|
|51    |              \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_15_MB_XORCY                            |     1|
|52    |              \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3           |     2|
|53    |              \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_590       |     2|
|54    |              \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_591       |     2|
|55    |              \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_592       |     2|
|56    |              \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_593       |     1|
|57    |              \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_594       |     1|
|58    |              \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_595       |     1|
|59    |              \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_15_MB_SRL16E__parameterized3_596       |     2|
|60    |          \Use_Uart.TX_Buffer_Empty_FDRE                                             |mdm_v3_2_15_MB_FDRE                             |     1|
|61    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                         |     1|
|62    |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                |axi_lite_ipif__parameterized0                   |    62|
|63    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0                |    62|
|64    |            I_DECODER                                                                |address_decoder__parameterized0                 |    35|
|65    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f                                       |     1|
|66    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized1                       |     1|
|67    |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized2                       |     1|
|68    |        \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                      |     9|
|69    |    microblaze_0                                                                     |led_sw_microblaze_0_0                           |  3082|
|70    |      U0                                                                             |MicroBlaze                                      |  3082|
|71    |        MicroBlaze_Core_I                                                            |MicroBlaze_Core                                 |  2714|
|72    |          \Performance.Core                                                          |MicroBlaze_GTi                                  |  2706|
|73    |            Data_Flow_I                                                              |Data_Flow_gti                                   |   666|
|74    |              ALU_I                                                                  |ALU                                             |   100|
|75    |                \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v11_0_0_MB_MUXCY_489                 |     1|
|76    |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                         |     6|
|77    |                  \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                         |     1|
|78    |                  \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v11_0_0_MB_LUT6__parameterized5      |     1|
|79    |                  \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                     |     1|
|80    |                  \Last_Bit.MUXCY_XOR_I                                              |microblaze_v11_0_0_MB_MUXCY_XORCY_581           |     2|
|81    |                  \Last_Bit.Pre_MUXCY_I                                              |microblaze_v11_0_0_MB_MUXCY_582                 |     1|
|82    |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                         |     3|
|83    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_579                                   |     1|
|84    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_580           |     2|
|85    |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_490                                     |     3|
|86    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_577                                   |     1|
|87    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_578           |     2|
|88    |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_491                                     |     3|
|89    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_575                                   |     1|
|90    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_576           |     2|
|91    |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_492                                     |     3|
|92    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_573                                   |     1|
|93    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_574           |     2|
|94    |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_493                                     |     3|
|95    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_571                                   |     1|
|96    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_572           |     2|
|97    |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_494                                     |     3|
|98    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_569                                   |     1|
|99    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_570           |     2|
|100   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_495                                     |     3|
|101   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_567                                   |     1|
|102   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_568           |     2|
|103   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_496                                     |     3|
|104   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_565                                   |     1|
|105   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_566           |     2|
|106   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_497                                     |     3|
|107   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_563                                   |     1|
|108   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_564           |     2|
|109   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_498                                     |     3|
|110   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_561                                   |     1|
|111   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_562           |     2|
|112   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_499                                     |     3|
|113   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_559                                   |     1|
|114   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_560           |     2|
|115   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_500                                     |     3|
|116   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_557                                   |     1|
|117   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_558           |     2|
|118   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_501                                     |     3|
|119   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_555                                   |     1|
|120   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_556           |     2|
|121   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_502                                     |     3|
|122   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_553                                   |     1|
|123   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_554           |     2|
|124   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_503                                     |     3|
|125   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_551                                   |     1|
|126   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_552           |     2|
|127   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_504                                     |     3|
|128   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_549                                   |     1|
|129   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_550           |     2|
|130   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_505                                     |     3|
|131   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_547                                   |     1|
|132   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_548           |     2|
|133   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_506                                     |     3|
|134   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_545                                   |     1|
|135   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_546           |     2|
|136   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_507                                     |     3|
|137   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_543                                   |     1|
|138   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_544           |     2|
|139   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_508                                     |     3|
|140   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_541                                   |     1|
|141   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_542           |     2|
|142   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_509                                     |     3|
|143   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_539                                   |     1|
|144   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_540           |     2|
|145   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_510                                     |     3|
|146   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_537                                   |     1|
|147   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_538           |     2|
|148   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_511                                     |     3|
|149   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_535                                   |     1|
|150   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_536           |     2|
|151   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_512                                     |     3|
|152   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_533                                   |     1|
|153   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_534           |     2|
|154   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_513                                     |     3|
|155   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_531                                   |     1|
|156   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_532           |     2|
|157   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_514                                     |     3|
|158   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_529                                   |     1|
|159   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_530           |     2|
|160   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_515                                     |     3|
|161   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_527                                   |     1|
|162   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_528           |     2|
|163   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_516                                     |     3|
|164   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_525                                   |     1|
|165   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_526           |     2|
|166   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_517                                     |     3|
|167   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_523                                   |     1|
|168   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_524           |     2|
|169   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_518                                     |     3|
|170   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_521                                   |     1|
|171   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_522           |     2|
|172   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_519                                     |     3|
|173   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                       |     1|
|174   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_0_MB_MUXCY_XORCY_520           |     2|
|175   |              Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                         |    46|
|176   |              Data_Flow_Logic_I                                                      |Data_Flow_Logic                                 |    92|
|177   |                \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_457                  |     1|
|178   |                \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_458                  |     2|
|179   |                \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_459                  |     2|
|180   |                \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_460                  |     2|
|181   |                \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_461                  |     2|
|182   |                \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_462                  |     2|
|183   |                \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_463                  |     2|
|184   |                \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_464                  |     2|
|185   |                \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_465                  |     2|
|186   |                \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_466                  |     2|
|187   |                \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_467                  |     2|
|188   |                \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_468                  |     2|
|189   |                \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_469                  |     2|
|190   |                \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_470                  |     2|
|191   |                \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_471                  |     2|
|192   |                \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_472                  |     2|
|193   |                \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_473                  |     2|
|194   |                \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_474                  |     2|
|195   |                \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_475                  |     2|
|196   |                \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_476                  |     2|
|197   |                \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_477                  |     1|
|198   |                \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_478                  |     1|
|199   |                \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_479                  |     2|
|200   |                \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_480                  |     1|
|201   |                \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v11_0_0_MB_FDRE_481                  |     2|
|202   |                \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_482                  |     2|
|203   |                \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_483                  |     2|
|204   |                \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_484                  |     2|
|205   |                \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_485                  |     2|
|206   |                \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_486                  |     2|
|207   |                \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_487                  |     2|
|208   |                \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v11_0_0_MB_FDRE_488                  |     2|
|209   |              Operand_Select_I                                                       |Operand_Select_gti                              |   234|
|210   |                \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_425                 |     2|
|211   |                \Gen_Bit[10].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_426                 |     2|
|212   |                \Gen_Bit[11].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_427                 |     2|
|213   |                \Gen_Bit[12].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_428                 |     2|
|214   |                \Gen_Bit[13].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_429                 |     2|
|215   |                \Gen_Bit[14].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_430                 |     2|
|216   |                \Gen_Bit[15].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_431                 |     2|
|217   |                \Gen_Bit[16].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_432                 |     2|
|218   |                \Gen_Bit[17].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_433                 |     2|
|219   |                \Gen_Bit[18].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_434                 |     2|
|220   |                \Gen_Bit[19].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_435                 |     2|
|221   |                \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_436                 |     2|
|222   |                \Gen_Bit[20].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_437                 |     2|
|223   |                \Gen_Bit[21].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_438                 |     2|
|224   |                \Gen_Bit[22].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_439                 |     2|
|225   |                \Gen_Bit[23].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_440                 |     2|
|226   |                \Gen_Bit[24].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_441                 |     2|
|227   |                \Gen_Bit[25].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_442                 |     2|
|228   |                \Gen_Bit[26].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_443                 |     2|
|229   |                \Gen_Bit[27].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_444                 |     2|
|230   |                \Gen_Bit[28].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_445                 |     2|
|231   |                \Gen_Bit[29].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_446                 |     2|
|232   |                \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_447                 |     2|
|233   |                \Gen_Bit[30].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_448                 |     2|
|234   |                \Gen_Bit[31].MUXF7_I1                                                |microblaze_v11_0_0_MB_MUXF7_449                 |     2|
|235   |                \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_450                 |     2|
|236   |                \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_451                 |     2|
|237   |                \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_452                 |     2|
|238   |                \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_453                 |     2|
|239   |                \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_454                 |     2|
|240   |                \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_455                 |     2|
|241   |                \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v11_0_0_MB_MUXF7_456                 |     2|
|242   |              Register_File_I                                                        |Register_File_gti                               |    16|
|243   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                       |     1|
|244   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_410                                   |     1|
|245   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_411                                   |     1|
|246   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_412                                   |     1|
|247   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_413                                   |     1|
|248   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_414                                   |     1|
|249   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_415                                   |     1|
|250   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_416                                   |     1|
|251   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_417                                   |     1|
|252   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_418                                   |     1|
|253   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_419                                   |     1|
|254   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_420                                   |     1|
|255   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_421                                   |     1|
|256   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_422                                   |     1|
|257   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_423                                   |     1|
|258   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_424                                   |     1|
|259   |              Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                          |     0|
|260   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v11_0_0_MB_MUXCY_300                 |     1|
|261   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v11_0_0_MB_MUXCY_301                 |     1|
|262   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                       |     1|
|263   |              Zero_Detect_I                                                          |Zero_Detect_gti                                 |    12|
|264   |                Part_Of_Zero_Carry_Start                                             |microblaze_v11_0_0_MB_MUXCY_403                 |     1|
|265   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_404                 |     1|
|266   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_405                 |     1|
|267   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_406                 |     1|
|268   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_407                 |     1|
|269   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_408                 |     1|
|270   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                             |microblaze_v11_0_0_MB_MUXCY_409                 |     1|
|271   |              exception_registers_I1                                                 |exception_registers_gti                         |   144|
|272   |                CarryIn_MUXCY                                                        |microblaze_v11_0_0_MB_MUXCY_308                 |     1|
|273   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5                       |     1|
|274   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_309           |     1|
|275   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                          |     1|
|276   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_310                   |     1|
|277   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_311           |     2|
|278   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_312                                      |     1|
|279   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_313                   |     1|
|280   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_314           |     2|
|281   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_315                                      |     1|
|282   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_316                   |     1|
|283   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_317           |     2|
|284   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_318                                      |     1|
|285   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_319                   |     1|
|286   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_320           |     2|
|287   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_321                                      |     1|
|288   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_322                   |     1|
|289   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_323           |     2|
|290   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_324                                      |     1|
|291   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_325                   |     1|
|292   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_326           |     2|
|293   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_327                                      |     1|
|294   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_328                   |     1|
|295   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_329           |     4|
|296   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_330                                      |     1|
|297   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_331                   |     1|
|298   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_332           |     4|
|299   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_333                                      |     1|
|300   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_334                   |     1|
|301   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_335           |     4|
|302   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_336                                      |     1|
|303   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_337                   |     1|
|304   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_338           |     4|
|305   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_339                                      |     1|
|306   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_340                   |     1|
|307   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_341           |     2|
|308   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_342                                      |     1|
|309   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_343                   |     1|
|310   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_344           |     4|
|311   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_345                                      |     1|
|312   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_346                   |     1|
|313   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_347           |     4|
|314   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_348                                      |     1|
|315   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_349                   |     1|
|316   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_350           |     4|
|317   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_351                                      |     1|
|318   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_352                   |     1|
|319   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_353           |     4|
|320   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_354                                      |     1|
|321   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_355                   |     1|
|322   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_356           |     2|
|323   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_357                                      |     1|
|324   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_358                   |     1|
|325   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_359           |     2|
|326   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_360                                      |     1|
|327   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_361                   |     1|
|328   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_362           |     2|
|329   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_363                                      |     1|
|330   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_364                   |     1|
|331   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_365           |     2|
|332   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_366                                      |     1|
|333   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_367                   |     1|
|334   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_368           |     2|
|335   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_369                                      |     1|
|336   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_370                   |     1|
|337   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_371           |     2|
|338   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_372                                      |     1|
|339   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_373                   |     1|
|340   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_374           |     2|
|341   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_375                                      |     1|
|342   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_376                   |     1|
|343   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_377           |     2|
|344   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_378                                      |     1|
|345   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_379                   |     1|
|346   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v11_0_0_MB_MUXCY_XORCY_380           |     2|
|347   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_381                                      |     1|
|348   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_382                   |     1|
|349   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_383           |     2|
|350   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_384                                      |     1|
|351   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_385                   |     1|
|352   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_386           |     2|
|353   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_387                                      |     1|
|354   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_388                   |     1|
|355   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_389           |     2|
|356   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_390                                      |     1|
|357   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_391                   |     1|
|358   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_392           |     2|
|359   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_393                                      |     1|
|360   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_394                   |     1|
|361   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_395           |     2|
|362   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_396                                      |     1|
|363   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_397                   |     1|
|364   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_398           |     2|
|365   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_399                                      |     1|
|366   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_400                   |     1|
|367   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v11_0_0_MB_MUXCY_XORCY_401           |     2|
|368   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_402                                      |     1|
|369   |              msr_reg_i                                                              |msr_reg_gti                                     |    19|
|370   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_302                                      |     2|
|371   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_303                                      |     3|
|372   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_304                                      |     2|
|373   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_305                                      |     2|
|374   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_306                                      |     2|
|375   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_307                                      |     2|
|376   |            Decode_I                                                                 |Decode_gti                                      |  1393|
|377   |              PC_Module_I                                                            |PC_Module_gti                                   |   316|
|378   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_207                                      |     2|
|379   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_208                 |     2|
|380   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_209                                      |     2|
|381   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_210                 |     2|
|382   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_211                                      |     2|
|383   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_212                 |     2|
|384   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_213                                      |     2|
|385   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_214                 |     2|
|386   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_215                                      |     2|
|387   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_216                 |     2|
|388   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_217                                      |     2|
|389   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_218                 |     2|
|390   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_219                                      |     2|
|391   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_220                 |     2|
|392   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_221                                      |     2|
|393   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_222                 |     2|
|394   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_223                                      |     2|
|395   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_224                 |     2|
|396   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_225                                      |     2|
|397   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_226                 |     2|
|398   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_227                                      |     2|
|399   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_228                 |     2|
|400   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_229                                      |     2|
|401   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_230                 |     2|
|402   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_231                                      |     2|
|403   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_232                 |     2|
|404   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_233                                      |     2|
|405   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_234                 |     2|
|406   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_235                                      |     2|
|407   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_236                 |     2|
|408   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_237                                      |     2|
|409   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_238                 |     2|
|410   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_239                                      |     2|
|411   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_240                 |     2|
|412   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_241                                      |     2|
|413   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_242                 |     2|
|414   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_243                                      |     2|
|415   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_244                 |     2|
|416   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_245                                      |     2|
|417   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_246                 |     2|
|418   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_247                                      |     2|
|419   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_248                 |     2|
|420   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_249                                      |     2|
|421   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_250                 |     2|
|422   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_251                                      |     2|
|423   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_252                 |     2|
|424   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_253                                      |     2|
|425   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_254                 |     2|
|426   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_255                                      |     2|
|427   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v11_0_0_MB_MUXF7_256                 |     2|
|428   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_257                                      |     2|
|429   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_258                 |     2|
|430   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_259                                      |     2|
|431   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_260                 |     2|
|432   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_261                                      |     2|
|433   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_262                 |     2|
|434   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_263                                      |     2|
|435   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_264                 |     2|
|436   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_265                                      |     2|
|437   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_266                 |     2|
|438   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_267                                      |     2|
|439   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_268                 |     2|
|440   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_269                                      |     2|
|441   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v11_0_0_MB_MUXF7_270                 |     2|
|442   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY               |     1|
|443   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_271           |     2|
|444   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_272           |     2|
|445   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_273           |     2|
|446   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_274           |     2|
|447   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_275           |     2|
|448   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_276           |     2|
|449   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_277           |     2|
|450   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_278           |     2|
|451   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_279           |     2|
|452   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_280           |     2|
|453   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_281           |     2|
|454   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_282           |     2|
|455   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_283           |     2|
|456   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_284           |     2|
|457   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_285           |     2|
|458   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_286           |     2|
|459   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_287           |     2|
|460   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_288           |     2|
|461   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_289           |     2|
|462   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_290           |     2|
|463   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_291           |     2|
|464   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_292           |     2|
|465   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_293           |     2|
|466   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_294           |     2|
|467   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_295           |     2|
|468   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_296           |     2|
|469   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_297           |     2|
|470   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_298           |     2|
|471   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v11_0_0_MB_MUXCY_XORCY_299           |     2|
|472   |              PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                             |   506|
|473   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_113                                      |     1|
|474   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v11_0_0_MB_LUT6                      |     1|
|475   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_114                                      |     7|
|476   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v11_0_0_MB_LUT6_115                  |     1|
|477   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_116                                      |     1|
|478   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v11_0_0_MB_LUT6_117                  |     1|
|479   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_118                                      |    43|
|480   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v11_0_0_MB_LUT6_119                  |     1|
|481   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v11_0_0_MB_LUT6__parameterized0      |     1|
|482   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v11_0_0_MB_MUXF7                     |     2|
|483   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_120                                      |     7|
|484   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_121                 |     1|
|485   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_122                                      |     4|
|486   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_123                 |     1|
|487   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_124                                      |     2|
|488   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_125                 |     1|
|489   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_126                                      |     4|
|490   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_127                 |     1|
|491   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_128                                      |     1|
|492   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_129                 |     1|
|493   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_130                                      |     2|
|494   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_131                 |     1|
|495   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_132                                      |     1|
|496   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_133                 |     1|
|497   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_134                                      |    18|
|498   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_135                 |     1|
|499   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_136                                      |     3|
|500   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_137                 |     1|
|501   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_138                                      |     2|
|502   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_139                 |     1|
|503   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_140                                      |     2|
|504   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_141                 |     1|
|505   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_142                                      |    13|
|506   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_143                 |     1|
|507   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_144                                      |     4|
|508   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_145                 |     1|
|509   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_146                                      |     3|
|510   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_147                 |     1|
|511   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_148                                      |     3|
|512   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_149                 |     1|
|513   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_150                                      |     2|
|514   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_151                 |     1|
|515   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_152                                      |     3|
|516   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_153                 |     1|
|517   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_154                                      |     2|
|518   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_155                 |     1|
|519   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_156                                      |     3|
|520   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_157                 |     1|
|521   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_158                                      |     5|
|522   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_159                 |     1|
|523   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_160                                      |     3|
|524   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_161                 |     1|
|525   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_162                                      |     2|
|526   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_163                 |     1|
|527   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_164                                      |     6|
|528   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_165                 |     1|
|529   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_166                                      |     3|
|530   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_167                 |     1|
|531   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_168                                      |     2|
|532   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_169                 |     1|
|533   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_170                                      |     5|
|534   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_171                 |     1|
|535   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_172                                      |    38|
|536   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_173                 |     1|
|537   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_174                                      |     1|
|538   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_175                 |     1|
|539   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_176                                      |     1|
|540   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_177                 |     1|
|541   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_178                                      |     1|
|542   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_179                 |     1|
|543   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_180                                      |     4|
|544   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_181                 |     1|
|545   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_182                                      |    38|
|546   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_183                 |     1|
|547   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_184                                      |     1|
|548   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_185                 |     1|
|549   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_186                                      |    16|
|550   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_187                 |     1|
|551   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_188                                      |     1|
|552   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_189                 |     1|
|553   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_190                                      |     1|
|554   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_191                 |     1|
|555   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_192                                      |     4|
|556   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v11_0_0_MB_MUXF7_193                 |     2|
|557   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_194                                      |    48|
|558   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_195                 |     1|
|559   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_196                                      |     4|
|560   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_197                 |     1|
|561   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_198                                      |    38|
|562   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_199                 |     1|
|563   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_200                                      |     2|
|564   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_201                 |     1|
|565   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_202                                      |     3|
|566   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_203                 |     1|
|567   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_204                                      |     1|
|568   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v11_0_0_MB_MUXF7_205                 |     1|
|569   |                Last_Sel_DFF                                                         |MB_FDS                                          |    44|
|570   |                Mux_Select_Empty_LUT6                                                |microblaze_v11_0_0_MB_LUT6__parameterized1      |     1|
|571   |                Mux_Select_OF_Valid_LUT6                                             |microblaze_v11_0_0_MB_LUT6__parameterized2      |     1|
|572   |                OF_Valid_DFF                                                         |MB_FDR_206                                      |     6|
|573   |              \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v11_0_0_carry_and                    |     1|
|574   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_112                 |     1|
|575   |              \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v11_0_0_carry_and_58                 |     5|
|576   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_111                 |     5|
|577   |              \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_59                 |     1|
|578   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_110                 |     1|
|579   |              \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_60                 |     2|
|580   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_109                 |     2|
|581   |              \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_61                 |     6|
|582   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_108                 |     6|
|583   |              \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_62                 |     1|
|584   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_107                 |     1|
|585   |              \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_63                 |     1|
|586   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_106                 |     1|
|587   |              \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_64                 |     1|
|588   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_105                 |     1|
|589   |              \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_65                 |     1|
|590   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_104                 |     1|
|591   |              \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_66                 |     1|
|592   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_103                 |     1|
|593   |              \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v11_0_0_carry_and_67                 |     1|
|594   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_102                 |     1|
|595   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v11_0_0_MB_FDRE                      |     2|
|596   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v11_0_0_MB_FDRE_68                   |     2|
|597   |              \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v11_0_0_MB_FDRE_69                   |    25|
|598   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v11_0_0_MB_FDRE_70                   |     1|
|599   |              \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v11_0_0_MB_FDRE_71                   |     4|
|600   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v11_0_0_MB_FDRE_72                   |     3|
|601   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v11_0_0_MB_FDRE_73                   |     6|
|602   |              \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v11_0_0_MB_FDRE_74                   |     3|
|603   |              \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v11_0_0_MB_FDRE_75                   |     1|
|604   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v11_0_0_MB_FDRE_76                   |     2|
|605   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                          |     5|
|606   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v11_0_0_MB_LUT6__parameterized3      |     1|
|607   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v11_0_0_MB_LUT6__parameterized4      |     2|
|608   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v11_0_0_MB_LUT6__parameterized3_77   |     2|
|609   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v11_0_0_MB_LUT6__parameterized4_78   |     1|
|610   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v11_0_0_MB_LUT6__parameterized3_79   |     2|
|611   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v11_0_0_MB_LUT6__parameterized4_80   |     1|
|612   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v11_0_0_MB_LUT6__parameterized3_81   |     1|
|613   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v11_0_0_MB_LUT6__parameterized4_82   |     2|
|614   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v11_0_0_MB_LUT6__parameterized3_83   |     1|
|615   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v11_0_0_MB_LUT6__parameterized4_84   |     1|
|616   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v11_0_0_MB_LUT6__parameterized3_85   |     1|
|617   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v11_0_0_MB_LUT6__parameterized4_86   |     1|
|618   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v11_0_0_carry_and_87                 |     1|
|619   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_101                 |     1|
|620   |              if_pc_incr_carry_and_0                                                 |microblaze_v11_0_0_carry_and_88                 |     2|
|621   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_100                 |     2|
|622   |              if_pc_incr_carry_and_3                                                 |microblaze_v11_0_0_carry_and_89                 |     1|
|623   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_99                  |     1|
|624   |              jump_logic_I1                                                          |jump_logic                                      |    60|
|625   |                MUXCY_JUMP_CARRY                                                     |microblaze_v11_0_0_MB_MUXCY_93                  |     1|
|626   |                MUXCY_JUMP_CARRY2                                                    |microblaze_v11_0_0_MB_MUXCY_94                  |     3|
|627   |                MUXCY_JUMP_CARRY3                                                    |microblaze_v11_0_0_MB_MUXCY_95                  |     2|
|628   |                MUXCY_JUMP_CARRY4                                                    |microblaze_v11_0_0_MB_MUXCY_96                  |     1|
|629   |                MUXCY_JUMP_CARRY5                                                    |microblaze_v11_0_0_MB_MUXCY_97                  |     1|
|630   |                MUXCY_JUMP_CARRY6                                                    |microblaze_v11_0_0_MB_MUXCY_98                  |    41|
|631   |              mem_PipeRun_carry_and                                                  |microblaze_v11_0_0_carry_and_90                 |     5|
|632   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_92                  |     5|
|633   |              mem_wait_on_ready_N_carry_or                                           |microblaze_v11_0_0_carry_or                     |     2|
|634   |                MUXCY_I                                                              |microblaze_v11_0_0_MB_MUXCY_91                  |     2|
|635   |            \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                  |   105|
|636   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                      |     1|
|637   |            \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                           |   419|
|638   |              \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v11_0_0_MB_SRL16E                    |     1|
|639   |              \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v11_0_0_MB_SRL16E__parameterized0    |     1|
|640   |              \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v11_0_0_MB_SRL16E__parameterized3    |     1|
|641   |              \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v11_0_0_MB_SRL16E__parameterized4    |     6|
|642   |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_18 |     1|
|643   |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_19 |     1|
|644   |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized1    |     1|
|645   |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized2    |     3|
|646   |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_20 |     1|
|647   |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_21 |     1|
|648   |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized1_22 |     1|
|649   |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized2_23 |     2|
|650   |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_24 |     1|
|651   |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v11_0_0_MB_SRL16E__parameterized0_25 |     1|
|652   |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2                     |     1|
|653   |              \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                     |     1|
|654   |                \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_57                  |     1|
|655   |              \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4                     |     2|
|656   |              \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_26                  |     2|
|657   |              \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_27                  |     1|
|658   |              \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                     |    30|
|659   |                \sync_bits[0].sync_bit                                               |mb_sync_bit_47                                  |     3|
|660   |                \sync_bits[1].sync_bit                                               |mb_sync_bit_48                                  |     3|
|661   |                \sync_bits[2].sync_bit                                               |mb_sync_bit_49                                  |     3|
|662   |                \sync_bits[3].sync_bit                                               |mb_sync_bit_50                                  |     3|
|663   |                \sync_bits[4].sync_bit                                               |mb_sync_bit_51                                  |     3|
|664   |                \sync_bits[5].sync_bit                                               |mb_sync_bit_52                                  |     5|
|665   |                \sync_bits[6].sync_bit                                               |mb_sync_bit_53                                  |     3|
|666   |                \sync_bits[7].sync_bit                                               |mb_sync_bit_54                                  |     3|
|667   |                \sync_bits[8].sync_bit                                               |mb_sync_bit_55                                  |     2|
|668   |                \sync_bits[9].sync_bit                                               |mb_sync_bit_56                                  |     2|
|669   |              \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_28                  |     1|
|670   |              \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_29                  |     1|
|671   |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                     |    24|
|672   |                \Compare[0].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY                     |     1|
|673   |                \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                      |     4|
|674   |                \Compare[1].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_32                  |     1|
|675   |                \Compare[1].SRLC16E_I                                                |MB_SRLC16E_33                                   |     1|
|676   |                \Compare[2].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_34                  |     1|
|677   |                \Compare[2].SRLC16E_I                                                |MB_SRLC16E_35                                   |     1|
|678   |                \Compare[3].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_36                  |     1|
|679   |                \Compare[3].SRLC16E_I                                                |MB_SRLC16E_37                                   |     1|
|680   |                \Compare[4].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_38                  |     1|
|681   |                \Compare[4].SRLC16E_I                                                |MB_SRLC16E_39                                   |     1|
|682   |                \Compare[5].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_40                  |     1|
|683   |                \Compare[5].SRLC16E_I                                                |MB_SRLC16E_41                                   |     1|
|684   |                \Compare[6].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_42                  |     1|
|685   |                \Compare[6].SRLC16E_I                                                |MB_SRLC16E_43                                   |     1|
|686   |                \Compare[7].MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_44                  |     1|
|687   |                \Compare[7].SRLC16E_I                                                |MB_SRLC16E_45                                   |     1|
|688   |                \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v11_0_0_MB_MUXCY_46                  |     5|
|689   |              sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_30                  |     2|
|690   |              sync_trig_out_0                                                        |mb_sync_bit__parameterized4_31                  |     4|
|691   |            instr_mux_I                                                              |instr_mux                                       |    18|
|692   |              \Mux_LD.LD_inst                                                        |mux_bus                                         |    18|
|693   |                \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                       |     3|
|694   |                \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3                     |     1|
|695   |                \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4                     |     1|
|696   |                \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5                     |     1|
|697   |                \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6                     |     1|
|698   |                \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7                     |     1|
|699   |                \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_8                     |     1|
|700   |                \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9                     |     1|
|701   |                \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10                    |     1|
|702   |                \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11                    |     1|
|703   |                \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12                    |     1|
|704   |                \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13                    |     1|
|705   |                \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14                    |     1|
|706   |                \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15                    |     1|
|707   |                \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16                    |     1|
|708   |                \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_17                    |     1|
|709   |          Reset_DFF                                                                  |mb_sync_bit                                     |     2|
|710   |          \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_1                                   |     2|
|711   |          \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_2                                   |     2|
|712   |    microblaze_0_axi_periph                                                          |led_sw_microblaze_0_axi_periph_0                |   270|
|713   |      xbar                                                                           |led_sw_xbar_0                                   |   270|
|714   |        inst                                                                         |axi_crossbar_v2_1_19_axi_crossbar               |   270|
|715   |          \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_19_crossbar_sasd              |   270|
|716   |            addr_arbiter_inst                                                        |axi_crossbar_v2_1_19_addr_arbiter_sasd          |   125|
|717   |            \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_19_decerr_slave               |    12|
|718   |            reg_slice_r                                                              |axi_register_slice_v2_1_18_axic_register_slice  |   114|
|719   |            splitter_ar                                                              |axi_crossbar_v2_1_19_splitter__parameterized0   |     4|
|720   |            splitter_aw                                                              |axi_crossbar_v2_1_19_splitter                   |     7|
|721   |    rst_clk_wiz_1_100M                                                               |led_sw_rst_clk_wiz_1_100M_0                     |    66|
|722   |      U0                                                                             |proc_sys_reset                                  |    66|
|723   |        EXT_LPF                                                                      |lpf                                             |    23|
|724   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |cdc_sync__parameterized0                        |     6|
|725   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |cdc_sync__parameterized0_0                      |     6|
|726   |        SEQ                                                                          |sequence_psr                                    |    38|
|727   |          SEQ_COUNTER                                                                |upcnt_n                                         |    13|
|728   |    vdd                                                                              |led_sw_xlconstant_0_2                           |     0|
|729   |    microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_6JY8HV            |    55|
|730   |      dlmb_bram_if_cntlr                                                             |led_sw_dlmb_bram_if_cntlr_0                     |     8|
|731   |        U0                                                                           |lmb_bram_if_cntlr                               |     8|
|732   |      dlmb_v10                                                                       |led_sw_dlmb_v10_0                               |     1|
|733   |        U0                                                                           |lmb_v10__1                                      |     1|
|734   |      ilmb_bram_if_cntlr                                                             |led_sw_ilmb_bram_if_cntlr_0                     |     7|
|735   |        U0                                                                           |lmb_bram_if_cntlr__parameterized1               |     7|
|736   |      ilmb_v10                                                                       |led_sw_ilmb_v10_0                               |     1|
|737   |        U0                                                                           |lmb_v10                                         |     1|
|738   |      lmb_bram                                                                       |led_sw_lmb_bram_0                               |    38|
|739   |        U0                                                                           |blk_mem_gen_v8_4_2                              |    38|
|740   |          inst_blk_mem_gen                                                           |blk_mem_gen_v8_4_2_synth                        |    38|
|741   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top                                 |    38|
|742   |              \valid.cstr                                                            |blk_mem_gen_generic_cstr                        |    38|
|743   |                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width                          |     1|
|744   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper                        |     1|
|745   |                \ramloop[10].ram.r                                                   |blk_mem_gen_prim_width__parameterized9          |     1|
|746   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized9        |     1|
|747   |                \ramloop[11].ram.r                                                   |blk_mem_gen_prim_width__parameterized10         |     1|
|748   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized10       |     1|
|749   |                \ramloop[12].ram.r                                                   |blk_mem_gen_prim_width__parameterized11         |     1|
|750   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized11       |     1|
|751   |                \ramloop[13].ram.r                                                   |blk_mem_gen_prim_width__parameterized12         |     1|
|752   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized12       |     1|
|753   |                \ramloop[14].ram.r                                                   |blk_mem_gen_prim_width__parameterized13         |     1|
|754   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized13       |     1|
|755   |                \ramloop[15].ram.r                                                   |blk_mem_gen_prim_width__parameterized14         |    23|
|756   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized14       |     5|
|757   |                \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized0          |     1|
|758   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|759   |                \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized1          |     1|
|760   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1        |     1|
|761   |                \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized2          |     1|
|762   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2        |     1|
|763   |                \ramloop[4].ram.r                                                    |blk_mem_gen_prim_width__parameterized3          |     1|
|764   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3        |     1|
|765   |                \ramloop[5].ram.r                                                    |blk_mem_gen_prim_width__parameterized4          |     1|
|766   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized4        |     1|
|767   |                \ramloop[6].ram.r                                                    |blk_mem_gen_prim_width__parameterized5          |     1|
|768   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized5        |     1|
|769   |                \ramloop[7].ram.r                                                    |blk_mem_gen_prim_width__parameterized6          |     1|
|770   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized6        |     1|
|771   |                \ramloop[8].ram.r                                                    |blk_mem_gen_prim_width__parameterized7          |     1|
|772   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized7        |     1|
|773   |                \ramloop[9].ram.r                                                    |blk_mem_gen_prim_width__parameterized8          |     1|
|774   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized8        |     1|
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14597 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.012 ; gain = 541.328
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1053.012 ; gain = 661.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1053.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 270 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 95 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
647 Infos, 122 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 1053.012 ; gain = 668.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1053.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'W:/Utilities/Xilinx/Vivado/ECEN449/Lab2/project_2/project_2/project_2.runs/synth_1/led_sw_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_sw_wrapper_utilization_synth.rpt -pb led_sw_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 16:22:37 2023...
