# RISCV_PipelinedCPU
COSE222

build Pipeline CPU with Verilog HDL
