TimeQuest Timing Analyzer report for FPGA_ECG
Sat May 20 19:49:47 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 13. Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 15. Slow 1200mV 85C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
 16. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'Clk'
 19. Slow 1200mV 85C Model Setup: 'Rst_n'
 20. Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 23. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'Clk'
 25. Slow 1200mV 85C Model Hold: 'Rst_n'
 26. Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 31. Slow 1200mV 85C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
 32. Slow 1200mV 85C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 85C Model Recovery: 'Clk'
 37. Slow 1200mV 85C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 38. Slow 1200mV 85C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 39. Slow 1200mV 85C Model Removal: 'Clk'
 40. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 85C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 85C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'Rst_n'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 85C Model Metastability Report
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 66. Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 68. Slow 1200mV 0C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
 69. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Setup: 'Clk'
 72. Slow 1200mV 0C Model Setup: 'Rst_n'
 73. Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
 74. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 76. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Hold: 'Clk'
 78. Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'Rst_n'
 80. Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 81. Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 83. Slow 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 84. Slow 1200mV 0C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
 85. Slow 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Slow 1200mV 0C Model Recovery: 'Clk'
 90. Slow 1200mV 0C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 91. Slow 1200mV 0C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 92. Slow 1200mV 0C Model Removal: 'Clk'
 93. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Slow 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
 96. Slow 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'Rst_n'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Slow 1200mV 0C Model Metastability Report
112. Fast 1200mV 0C Model Setup Summary
113. Fast 1200mV 0C Model Hold Summary
114. Fast 1200mV 0C Model Recovery Summary
115. Fast 1200mV 0C Model Removal Summary
116. Fast 1200mV 0C Model Minimum Pulse Width Summary
117. Fast 1200mV 0C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
118. Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
120. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
122. Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
123. Fast 1200mV 0C Model Setup: 'Clk'
124. Fast 1200mV 0C Model Setup: 'Rst_n'
125. Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
126. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
127. Fast 1200mV 0C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
128. Fast 1200mV 0C Model Hold: 'Clk'
129. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV 0C Model Hold: 'Rst_n'
131. Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
132. Fast 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
133. Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
134. Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
136. Fast 1200mV 0C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
137. Fast 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
139. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
140. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
141. Fast 1200mV 0C Model Recovery: 'Clk'
142. Fast 1200mV 0C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
143. Fast 1200mV 0C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
144. Fast 1200mV 0C Model Removal: 'Clk'
145. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
146. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
147. Fast 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
148. Fast 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'Rst_n'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'
159. Setup Times
160. Hold Times
161. Clock to Output Times
162. Minimum Clock to Output Times
163. Fast 1200mV 0C Model Metastability Report
164. Multicorner Timing Analysis Summary
165. Setup Times
166. Hold Times
167. Clock to Output Times
168. Minimum Clock to Output Times
169. Board Trace Model Assignments
170. Input Transition Times
171. Signal Integrity Metrics (Slow 1200mv 0c Model)
172. Signal Integrity Metrics (Slow 1200mv 85c Model)
173. Signal Integrity Metrics (Fast 1200mv 0c Model)
174. Setup Transfers
175. Hold Transfers
176. Recovery Transfers
177. Removal Transfers
178. Report TCCS
179. Report RSKM
180. Unconstrained Paths
181. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; FPGA_ECG                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-6         ;  16.7%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------+-----------+------------+------------+--------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period     ; Frequency  ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+------------+------------+--------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clk                                                      ; Base      ; 20.000     ; 50.0 MHz   ; 0.000  ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { Clk }                                                      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; Base      ; 1.000      ; 1000.0 MHz ; 0.000  ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { h_m_s:h_m_s|fenpin:fenpin|clk2 }                           ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000     ; 25.0 MHz   ; 0.000  ; 20.000     ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000     ; 25.0 MHz   ; 20.000 ; 40.000     ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; Clk    ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; Rst_n                                                    ; Base      ; 1.000      ; 1000.0 MHz ; 0.000  ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { Rst_n }                                                    ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; Base      ; 1.000      ; 1000.0 MHz ; 0.000  ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk }      ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; Base      ; 1.000      ; 1000.0 MHz ; 0.000  ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { TFT_CTRL:TFT_CTRL|hcount_r[1] }                            ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111    ; 9.0 MHz    ; 0.000  ; 55.555     ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; Clk    ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0] ; { TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 11763.888  ; 0.09 MHz   ; 0.000  ; 5881.944   ; 50.00      ; 21175     ; 36          ;       ;        ;           ;            ; false    ; Clk    ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0] ; { TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 500000.000 ; 0.0 MHz    ; 0.000  ; 250000.000 ; 50.00      ; 25000     ; 1           ;       ;        ;           ;            ; false    ; Clk    ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0] ; { TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------------+-----------+------------+------------+--------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 39.91 MHz  ; 39.91 MHz       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;      ;
; 45.72 MHz  ; 45.72 MHz       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 117.58 MHz ; 117.58 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 162.34 MHz ; 162.34 MHz      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;      ;
; 168.52 MHz ; 168.52 MHz      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 180.08 MHz ; 180.08 MHz      ; Clk                                                      ;      ;
; 247.77 MHz ; 247.77 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 297.62 MHz ; 297.62 MHz      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ;      ;
; 329.06 MHz ; 329.06 MHz      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -12.028 ; -95.150       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -8.424  ; -8735.269     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -3.510  ; -202.206      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -2.360  ; -33.865       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.528  ; -19.943       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.145  ; -13.740       ;
; Clk                                                      ; -0.473  ; -3.382        ;
; Rst_n                                                    ; -0.272  ; -0.514        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 14.670  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.569  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -6.294 ; -72.906       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.535 ; -1.866        ;
; Clk                                                      ; -1.242 ; -17.204       ;
; Rst_n                                                    ; -0.278 ; -0.545        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.270 ; -0.270        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.446  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.452  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.453  ; 0.000         ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; 0.464  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.757 ; -71.655       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.199 ; -56.523       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.684 ; -116.491      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.569 ; -31.316       ;
; Clk                                                      ; -0.099 ; -0.913        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.158  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -0.490 ; -37.730       ;
; Clk                                                      ; -0.200 ; -3.249        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.558  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.739  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.343  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.904  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+----------------------------------------------------------+------------+---------------+
; Clock                                                    ; Slack      ; End Point TNS ;
+----------------------------------------------------------+------------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -3.263     ; -442.912      ;
; Rst_n                                                    ; -3.000     ; -3.000        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.487     ; -151.674      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -1.487     ; -25.279       ;
; Clk                                                      ; 9.785      ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.691     ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.718     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.245     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 5881.632   ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 249999.719 ; 0.000         ;
+----------------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                              ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                               ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -12.028 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.254     ; 8.124      ;
; -12.018 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.255     ; 8.121      ;
; -11.956 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.442     ; 7.864      ;
; -11.946 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.443     ; 7.861      ;
; -11.935 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.255     ; 8.030      ;
; -11.925 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.256     ; 8.027      ;
; -11.892 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.443     ; 7.799      ;
; -11.882 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.444     ; 7.796      ;
; -11.846 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.442     ; 7.754      ;
; -11.836 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.443     ; 7.751      ;
; -11.676 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.443     ; 7.583      ;
; -11.666 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.444     ; 7.580      ;
; -11.638 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.864     ; 8.124      ;
; -11.628 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.865     ; 8.121      ;
; -11.610 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.247     ; 7.713      ;
; -11.600 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.248     ; 7.710      ;
; -11.566 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.052     ; 7.864      ;
; -11.556 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.053     ; 7.861      ;
; -11.545 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.865     ; 8.030      ;
; -11.535 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.866     ; 8.027      ;
; -11.502 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.053     ; 7.799      ;
; -11.492 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.054     ; 7.796      ;
; -11.456 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.052     ; 7.754      ;
; -11.446 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.053     ; 7.751      ;
; -11.385 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.111     ; 8.124      ;
; -11.375 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.112     ; 8.121      ;
; -11.341 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.211     ; 7.480      ;
; -11.331 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.212     ; 7.477      ;
; -11.313 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.299     ; 7.864      ;
; -11.303 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.300     ; 7.861      ;
; -11.292 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.112     ; 8.030      ;
; -11.286 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.053     ; 7.583      ;
; -11.282 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.113     ; 8.027      ;
; -11.276 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.054     ; 7.580      ;
; -11.249 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.300     ; 7.799      ;
; -11.239 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.301     ; 7.796      ;
; -11.220 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.857     ; 7.713      ;
; -11.210 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.858     ; 7.710      ;
; -11.203 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.299     ; 7.754      ;
; -11.193 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.300     ; 7.751      ;
; -11.137 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.863     ; 8.124      ;
; -11.127 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.864     ; 8.121      ;
; -11.065 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.051     ; 7.864      ;
; -11.055 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.052     ; 7.861      ;
; -11.044 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.864     ; 8.030      ;
; -11.034 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.865     ; 8.027      ;
; -11.033 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.300     ; 7.583      ;
; -11.023 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.301     ; 7.580      ;
; -11.001 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.052     ; 7.799      ;
; -10.991 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.053     ; 7.796      ;
; -10.967 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.104     ; 7.713      ;
; -10.957 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.105     ; 7.710      ;
; -10.955 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.051     ; 7.754      ;
; -10.951 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.821     ; 7.480      ;
; -10.945 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.052     ; 7.751      ;
; -10.941 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.822     ; 7.477      ;
; -10.785 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.052     ; 7.583      ;
; -10.775 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.053     ; 7.580      ;
; -10.719 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.856     ; 7.713      ;
; -10.709 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.857     ; 7.710      ;
; -10.698 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.068     ; 7.480      ;
; -10.688 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.069     ; 7.477      ;
; -10.450 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.820     ; 7.480      ;
; -10.440 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.821     ; 7.477      ;
; -10.411 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.450     ; 6.311      ;
; -10.401 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.451     ; 6.308      ;
; -10.341 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.433     ; 6.258      ;
; -10.331 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.434     ; 6.255      ;
; -10.021 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.060     ; 6.311      ;
; -10.011 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.061     ; 6.308      ;
; -9.951  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.043     ; 6.258      ;
; -9.941  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.044     ; 6.255      ;
; -9.768  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.307     ; 6.311      ;
; -9.758  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.308     ; 6.308      ;
; -9.698  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.290     ; 6.258      ;
; -9.688  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.291     ; 6.255      ;
; -9.520  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.059     ; 6.311      ;
; -9.510  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.060     ; 6.308      ;
; -9.450  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.042     ; 6.258      ;
; -9.440  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.043     ; 6.255      ;
; -8.921  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.218     ; 5.053      ;
; -8.920  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.215     ; 5.055      ;
; -8.911  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.219     ; 5.050      ;
; -8.910  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.216     ; 5.052      ;
; -8.531  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.828     ; 5.053      ;
; -8.530  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.825     ; 5.055      ;
; -8.521  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.829     ; 5.050      ;
; -8.520  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.826     ; 5.052      ;
; -8.310  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 6.116      ; 13.308     ;
; -8.303  ; h_m_s:h_m_s|second[3]               ; display_ctrl:display_ctrl|zicode[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; 4.101      ; 11.875     ;
; -8.278  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.075     ; 5.053      ;
; -8.277  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.072     ; 5.055      ;
; -8.268  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.076     ; 5.050      ;
; -8.267  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.073     ; 5.052      ;
; -8.264  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 6.116      ; 13.288     ;
; -8.254  ; h_m_s:h_m_s|second[4]               ; display_ctrl:display_ctrl|zicode[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; 4.101      ; 11.826     ;
; -8.160  ; h_m_s:h_m_s|second[5]               ; display_ctrl:display_ctrl|zicode[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; 4.101      ; 11.732     ;
; -8.073  ; TFT_CTRL:TFT_CTRL|vcount_r[1]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 6.131      ; 13.086     ;
; -8.030  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.827     ; 5.053      ;
; -8.029  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 6.397      ; 13.308     ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node             ; Launch Clock                  ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -8.424 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.004     ; 8.623      ;
; -8.362 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.004     ; 8.561      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.304 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.505      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.297 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.966      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.293 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.494      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.242 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.443      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.235 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.466      ; 8.904      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.231 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.002     ; 8.432      ;
; -8.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.005     ; 8.405      ;
; -8.145 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.005     ; 8.343      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.989 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.623      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.927 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.431      ; 8.561      ;
; -7.767 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.475      ; 8.445      ;
; -7.767 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.475      ; 8.445      ;
; -7.705 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.475      ; 8.383      ;
; -7.705 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.475      ; 8.383      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.686 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.363      ;
; -7.624 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.301      ;
; -7.624 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.301      ;
; -7.624 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.301      ;
; -7.624 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.474      ; 8.301      ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.430      ;
; -3.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.430      ;
; -3.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.430      ;
; -3.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.430      ;
; -3.323 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.243      ;
; -3.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.239      ;
; -3.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.125      ;
; -3.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.125      ;
; -3.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.125      ;
; -3.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.125      ;
; -3.189 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.094     ; 4.096      ;
; -3.164 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 4.083      ;
; -3.164 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 4.083      ;
; -3.164 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 4.083      ;
; -3.164 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 4.083      ;
; -3.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.094     ; 4.041      ;
; -3.120 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 4.041      ;
; -3.120 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.040      ;
; -3.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.038      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 4.015      ;
; -3.064 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.985      ;
; -3.063 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.983      ;
; -3.061 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.981      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.959      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.947      ;
; -3.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.938      ;
; -3.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.938      ;
; -3.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.935      ;
; -3.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.934      ;
; -3.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.934      ;
; -3.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.934      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.911      ;
; -2.977 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.896      ;
; -2.973 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.892      ;
; -2.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.094     ; 3.878      ;
; -2.963 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.883      ;
; -2.962 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.882      ;
; -2.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.881      ;
; -2.959 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.879      ;
; -2.958 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.878      ;
; -2.958 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.878      ;
; -2.950 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.076     ; 3.875      ;
; -2.950 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.870      ;
; -2.949 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.870      ;
; -2.940 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.094     ; 3.847      ;
; -2.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.822      ;
; -2.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.822      ;
; -2.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.822      ;
; -2.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.080     ; 3.822      ;
; -2.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.076     ; 3.821      ;
; -2.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.814      ;
; -2.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.094     ; 3.799      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                     ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.360 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.280      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.334 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.254      ;
; -2.294 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.690      ;
; -2.294 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.690      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.283 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.203      ;
; -2.264 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.660      ;
; -2.264 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.660      ;
; -2.246 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 3.165      ;
; -2.210 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.606      ;
; -2.210 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.606      ;
; -2.172 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 3.091      ;
; -2.155 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 3.074      ;
; -2.137 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.534      ;
; -2.137 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.534      ;
; -2.118 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.101     ; 3.018      ;
; -2.102 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.499      ;
; -2.102 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.499      ;
; -2.100 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 3.019      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.085 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 3.005      ;
; -2.079 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.472      ;
; -2.079 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.472      ;
; -2.079 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.472      ;
; -2.068 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.987      ;
; -2.049 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.442      ;
; -2.049 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.442      ;
; -2.049 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.442      ;
; -2.029 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.948      ;
; -2.026 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.945      ;
; -2.015 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.411      ;
; -2.015 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.411      ;
; -1.995 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.388      ;
; -1.995 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.388      ;
; -1.995 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.388      ;
; -1.994 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.391      ;
; -1.994 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.391      ;
; -1.993 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.912      ;
; -1.972 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.875      ;
; -1.958 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.352      ;
; -1.958 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.352      ;
; -1.958 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.352      ;
; -1.923 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.317      ;
; -1.923 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.317      ;
; -1.923 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.317      ;
; -1.867 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.101     ; 2.767      ;
; -1.849 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.752      ;
; -1.844 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.105     ; 2.740      ;
; -1.840 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.101     ; 2.740      ;
; -1.831 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.750      ;
; -1.828 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.747      ;
; -1.800 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.193      ;
; -1.800 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.193      ;
; -1.800 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.392      ; 3.193      ;
; -1.798 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.195      ;
; -1.798 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.396      ; 3.195      ;
; -1.779 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.173      ;
; -1.779 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.173      ;
; -1.779 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.173      ;
; -1.761 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.157      ;
; -1.761 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.395      ; 3.157      ;
; -1.756 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.105     ; 2.652      ;
; -1.736 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.655      ;
; -1.733 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.652      ;
; -1.731 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.634      ;
; -1.723 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.642      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.721 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.081     ; 2.641      ;
; -1.698 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.102     ; 2.597      ;
; -1.641 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.560      ;
; -1.623 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.542      ;
; -1.619 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.013      ;
; -1.619 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.013      ;
; -1.619 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.393      ; 3.013      ;
; -1.616 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.105     ; 2.512      ;
; -1.607 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.526      ;
; -1.606 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.525      ;
; -1.599 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.082     ; 2.518      ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.518     ; 0.961      ;
; -1.526 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; data_gen:u_data_gen|sd_init_done_d0                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.518     ; 0.959      ;
; -1.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.518     ; 0.956      ;
; -1.472 ; adc128s022:adc128s022|Data[10]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.509      ; 1.858      ;
; -1.341 ; adc128s022:adc128s022|Data[8]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.509      ; 1.727      ;
; -1.294 ; adc128s022:adc128s022|Data[4]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.509      ; 1.680      ;
; -1.293 ; adc128s022:adc128s022|Data[11]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.509      ; 1.679      ;
; -1.292 ; adc128s022:adc128s022|Data[5]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.516      ; 1.685      ;
; -1.266 ; adc128s022:adc128s022|Data[6]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.516      ; 1.659      ;
; -1.257 ; adc128s022:adc128s022|Data[9]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.509      ; 1.643      ;
; -1.246 ; adc128s022:adc128s022|Data[7]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.516      ; 1.639      ;
; -1.040 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.370      ;
; -1.037 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.367      ;
; -1.036 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.366      ;
; -0.914 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.244      ;
; -0.454 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.284      ;
; -0.452 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.282      ;
; -0.451 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.281      ;
; -0.440 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.266     ; 0.115      ;
; -0.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.264     ; 0.115      ;
; -0.339 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.169      ;
; 1.263  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 0.818      ;
; 1.723  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.369      ; 0.858      ;
; 15.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 4.369      ;
; 15.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 4.369      ;
; 15.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 4.369      ;
; 16.041 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.769      ;
; 16.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.723      ;
; 16.668 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 3.145      ;
; 16.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.044      ;
; 16.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 3.019      ;
; 16.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 3.019      ;
; 16.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 3.019      ;
; 16.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 3.019      ;
; 16.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 2.973      ;
; 16.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 2.973      ;
; 16.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 2.973      ;
; 16.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 2.973      ;
; 17.106 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 2.707      ;
; 17.278 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.286      ; 3.009      ;
; 17.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.286      ; 2.784      ;
; 17.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.287      ; 2.776      ;
; 17.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.287      ; 2.774      ;
; 17.868 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 1.952      ;
; 18.159 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 1.661      ;
; 18.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 0.920      ;
; 31.495 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 8.423      ;
; 31.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 8.403      ;
; 32.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.300      ;
; 32.831 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.090      ;
; 32.985 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 6.935      ;
; 32.996 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 6.925      ;
; 33.076 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.837      ;
; 33.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.816      ;
; 33.173 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.740      ;
; 33.202 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.711      ;
; 33.433 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.579     ; 5.989      ;
; 33.436 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.579     ; 5.986      ;
; 33.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 6.256      ;
; 33.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 6.177      ;
; 33.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.076      ;
; 33.848 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.065      ;
; 33.942 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.971      ;
; 33.950 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.963      ;
; 33.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.938      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.185      ;
; 34.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.924      ;
; 34.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.924      ;
; 34.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.924      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.816      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.815      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
; 35.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.796      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.145    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.475      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; -1.099    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.399      ; 2.429      ;
; 11757.954 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.105     ; 5.830      ;
; 11757.954 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.105     ; 5.830      ;
; 11757.954 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.105     ; 5.830      ;
; 11758.029 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.092     ; 5.768      ;
; 11758.029 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.092     ; 5.768      ;
; 11758.029 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.092     ; 5.768      ;
; 11758.029 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.092     ; 5.768      ;
; 11758.029 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.092     ; 5.768      ;
; 11758.058 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.099     ; 5.732      ;
; 11758.058 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.099     ; 5.732      ;
; 11758.058 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.099     ; 5.732      ;
; 11758.058 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.099     ; 5.732      ;
; 11758.148 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.140      ;
; 11758.148 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.140      ;
; 11758.148 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.140      ;
; 11758.180 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.108      ;
; 11758.180 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.108      ;
; 11758.180 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.108      ;
; 11758.214 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.087      ;
; 11758.214 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.087      ;
; 11758.214 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.087      ;
; 11758.214 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.087      ;
; 11758.214 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.087      ;
; 11758.222 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.586     ; 5.081      ;
; 11758.222 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.586     ; 5.081      ;
; 11758.222 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.586     ; 5.081      ;
; 11758.248 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.040      ;
; 11758.248 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.040      ;
; 11758.248 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 5.040      ;
; 11758.251 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.043      ;
; 11758.251 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.043      ;
; 11758.251 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.043      ;
; 11758.251 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.043      ;
; 11758.255 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.046      ;
; 11758.255 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.046      ;
; 11758.255 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.046      ;
; 11758.255 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.046      ;
; 11758.255 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 5.046      ;
; 11758.284 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.010      ;
; 11758.284 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.010      ;
; 11758.284 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.010      ;
; 11758.284 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 5.010      ;
; 11758.285 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.585     ; 5.019      ;
; 11758.285 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.585     ; 5.019      ;
; 11758.285 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.585     ; 5.019      ;
; 11758.285 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.585     ; 5.019      ;
; 11758.285 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.585     ; 5.019      ;
; 11758.323 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.978      ;
; 11758.323 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.978      ;
; 11758.323 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.978      ;
; 11758.323 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.978      ;
; 11758.323 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.978      ;
; 11758.326 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.580     ; 4.983      ;
; 11758.326 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.580     ; 4.983      ;
; 11758.326 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.580     ; 4.983      ;
; 11758.326 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.580     ; 4.983      ;
; 11758.352 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.942      ;
; 11758.352 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.942      ;
; 11758.352 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.942      ;
; 11758.352 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.942      ;
; 11758.409 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 4.879      ;
; 11758.409 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 4.879      ;
; 11758.409 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.601     ; 4.879      ;
; 11758.484 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.817      ;
; 11758.484 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.817      ;
; 11758.484 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.817      ;
; 11758.484 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.817      ;
; 11758.484 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.588     ; 4.817      ;
; 11758.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.781      ;
; 11758.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.781      ;
; 11758.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.781      ;
; 11758.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.595     ; 4.781      ;
; 11758.770 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[0]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.145     ; 4.974      ;
; 11758.770 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[1]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.145     ; 4.974      ;
; 11758.770 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[2]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.145     ; 4.974      ;
; 11758.770 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.145     ; 4.974      ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                          ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.473 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.500        ; 2.525      ; 3.489      ;
; -0.368 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.489      ; 3.348      ;
; -0.368 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.489      ; 3.348      ;
; -0.335 ; adc128s022:adc128s022|Data[4]         ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.376      ;
; -0.334 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.496      ; 3.321      ;
; -0.314 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.496      ; 3.301      ;
; -0.310 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.496      ; 3.297      ;
; -0.309 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.496      ; 3.296      ;
; -0.306 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.496      ; 3.293      ;
; -0.241 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.489      ; 3.221      ;
; -0.227 ; adc128s022:adc128s022|Data[6]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.268      ;
; -0.192 ; adc128s022:adc128s022|Data[10]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.233      ;
; -0.191 ; adc128s022:adc128s022|Data[7]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.232      ;
; -0.182 ; adc128s022:adc128s022|Data[8]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.223      ;
; -0.180 ; adc128s022:adc128s022|Data[4]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.221      ;
; -0.096 ; adc128s022:adc128s022|Data[11]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.137      ;
; -0.046 ; adc128s022:adc128s022|Data[9]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.087      ;
; -0.024 ; adc128s022:adc128s022|Data[5]         ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.065      ;
; 0.002  ; adc128s022:adc128s022|Data[5]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 2.039      ;
; 0.066  ; adc128s022:adc128s022|Data[6]         ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.121      ; 1.982      ;
; 0.080  ; adc128s022:adc128s022|Data[1]         ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 1.961      ;
; 0.083  ; adc128s022:adc128s022|Data[7]         ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 1.958      ;
; 0.096  ; adc128s022:adc128s022|Data[3]         ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 1.945      ;
; 0.103  ; adc128s022:adc128s022|Data[2]         ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 1.938      ;
; 0.185  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.489      ; 3.295      ;
; 0.186  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.489      ; 3.294      ;
; 0.222  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.496      ; 3.265      ;
; 0.226  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.496      ; 3.261      ;
; 0.234  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.496      ; 3.253      ;
; 0.238  ; adc128s022:adc128s022|Data[0]         ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 2.114      ; 1.803      ;
; 0.238  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.496      ; 3.249      ;
; 0.320  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.496      ; 3.167      ;
; 0.326  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 1.000        ; 2.525      ; 3.190      ;
; 0.407  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.489      ; 3.073      ;
; 14.447 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.111     ; 5.443      ;
; 14.451 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.111     ; 5.439      ;
; 14.463 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.111     ; 5.427      ;
; 14.774 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.111     ; 5.116      ;
; 14.778 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.111     ; 5.112      ;
; 15.556 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.124     ; 4.321      ;
; 15.556 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.124     ; 4.321      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.578 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.342      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.693 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.227      ;
; 15.777 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.124     ; 4.100      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.886 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.034      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
; 15.908 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.081     ; 4.012      ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Rst_n'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.272 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.873      ; 1.141      ;
; -0.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.875      ; 1.116      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                  ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.670     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.632      ;
; 14.753     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.639     ; 2.549      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.961 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.958      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.978 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.941      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499996.979 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.940      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.166 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.753      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.175 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.744      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.348 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.571      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.358 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.561      ;
; 499997.855 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.064      ;
; 499997.871 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.048      ;
; 499997.873 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 2.046      ;
; 499998.060 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 1.859      ;
; 499998.068 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 1.851      ;
; 499998.242 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 1.677      ;
; 499998.251 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.082     ; 1.668      ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 18.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.251      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 35.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.957      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.824      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.669      ;
; 36.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.595      ;
; 36.320 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.586      ;
; 36.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.432      ;
; 36.482 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.424      ;
; 36.521 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.385      ;
; 36.568 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.352      ;
; 36.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.277      ;
; 36.656 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.250      ;
; 36.718 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.202      ;
; 36.719 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.187      ;
; 36.799 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 3.107      ;
; 36.815 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.105      ;
; 36.865 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.055      ;
; 36.958 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.962      ;
; 36.996 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.910      ;
; 37.004 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.916      ;
; 37.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.861      ;
; 37.052 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.868      ;
; 37.054 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.852      ;
; 37.077 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.830      ;
; 37.094 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.826      ;
; 37.163 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.757      ;
; 37.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.702      ;
; 37.208 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.698      ;
; 37.210 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.697      ;
; 37.216 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.690      ;
; 37.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.651      ;
; 37.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.661      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.659      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.625      ;
; 37.313 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.607      ;
; 37.346 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.561      ;
; 37.365 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.542      ;
; 37.390 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.516      ;
; 37.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.451      ;
; 37.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.439      ;
; 37.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.400      ;
; 37.533 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.373      ;
; 37.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.306      ;
; 37.634 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.286      ;
; 37.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.275      ;
; 37.674 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.246      ;
; 37.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.239      ;
; 37.686 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.234      ;
; 37.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.228      ;
; 37.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.224      ;
; 37.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.223      ;
; 37.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.216      ;
; 37.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.213      ;
; 37.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.212      ;
; 37.736 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 2.170      ;
; 37.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.171      ;
; 37.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 2.151      ;
; 37.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.140      ;
; 37.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.128      ;
; 37.795 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.125      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                   ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -6.294 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.174      ;
; -6.245 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 4.209      ;
; -6.127 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 4.523      ;
; -6.123 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.345      ;
; -6.096 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.372      ;
; -6.050 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.174      ;
; -6.008 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 4.656      ;
; -6.001 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 4.209      ;
; -5.983 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.485      ;
; -5.933 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 4.521      ;
; -5.923 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.545      ;
; -5.900 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.396     ; 4.576      ;
; -5.883 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 4.523      ;
; -5.879 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.345      ;
; -5.852 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.372      ;
; -5.842 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.626      ;
; -5.837 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 4.827      ;
; -5.815 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 4.835      ;
; -5.810 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 4.854      ;
; -5.790 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.678      ;
; -5.764 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 4.656      ;
; -5.760 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 4.694      ;
; -5.739 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.485      ;
; -5.715 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.396     ; 4.761      ;
; -5.697 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 4.967      ;
; -5.696 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 4.968      ;
; -5.689 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 4.521      ;
; -5.684 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.784      ;
; -5.679 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.545      ;
; -5.656 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.152     ; 4.576      ;
; -5.648 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.820      ;
; -5.637 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.027      ;
; -5.633 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.396     ; 4.843      ;
; -5.598 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.626      ;
; -5.593 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 4.827      ;
; -5.578 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 4.876      ;
; -5.571 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 4.835      ;
; -5.566 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 4.854      ;
; -5.556 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.094      ;
; -5.556 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.108      ;
; -5.554 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.396     ; 4.922      ;
; -5.546 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.678      ;
; -5.543 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 4.911      ;
; -5.525 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.139      ;
; -5.516 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 4.694      ;
; -5.513 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.388     ; 4.955      ;
; -5.504 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.160      ;
; -5.498 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.166      ;
; -5.473 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.583     ; 5.190      ;
; -5.471 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.152     ; 4.761      ;
; -5.453 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 4.967      ;
; -5.452 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 4.968      ;
; -5.440 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.784      ;
; -5.405 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 5.049      ;
; -5.404 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.820      ;
; -5.401 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.374     ; 5.053      ;
; -5.398 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.266      ;
; -5.395 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.255      ;
; -5.393 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.027      ;
; -5.389 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.152     ; 4.843      ;
; -5.388 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.583     ; 5.275      ;
; -5.385 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.279      ;
; -5.365 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.368     ; 5.264      ;
; -5.363 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.287      ;
; -5.362 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.302      ;
; -5.334 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 4.876      ;
; -5.325 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.339      ;
; -5.312 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 5.094      ;
; -5.312 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.108      ;
; -5.310 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.152     ; 4.922      ;
; -5.304 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.346      ;
; -5.304 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.583     ; 5.359      ;
; -5.299 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 4.911      ;
; -5.281 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.139      ;
; -5.270 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.395     ; 5.205      ;
; -5.269 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.144     ; 4.955      ;
; -5.260 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.160      ;
; -5.254 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.166      ;
; -5.244 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.406      ;
; -5.244 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.420      ;
; -5.229 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.339     ; 5.190      ;
; -5.227 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.437      ;
; -5.212 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.124     ; 5.173      ;
; -5.192 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.472      ;
; -5.179 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.471      ;
; -5.175 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.475      ;
; -5.161 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 5.049      ;
; -5.157 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.130     ; 5.053      ;
; -5.154 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.266      ;
; -5.151 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 5.255      ;
; -5.144 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.339     ; 5.275      ;
; -5.141 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.279      ;
; -5.139 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.564     ; 5.686      ;
; -5.119 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 5.287      ;
; -5.118 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.302      ;
; -5.086 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.584     ; 5.578      ;
; -5.083 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.570     ; 5.567      ;
; -5.081 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.340     ; 5.339      ;
; -5.060 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.326     ; 5.346      ;
; -5.060 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 10.339     ; 5.359      ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 0.764      ;
; -1.053 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 0.746      ;
; -0.084 ; adc128s022:adc128s022|Data[9]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 1.559      ;
; -0.076 ; adc128s022:adc128s022|Data[6]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.278      ; 1.574      ;
; -0.071 ; adc128s022:adc128s022|Data[7]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.278      ; 1.579      ;
; -0.051 ; adc128s022:adc128s022|Data[5]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.278      ; 1.599      ;
; -0.028 ; adc128s022:adc128s022|Data[4]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 1.615      ;
; -0.021 ; adc128s022:adc128s022|Data[11]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 1.622      ;
; 0.015  ; adc128s022:adc128s022|Data[8]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 1.658      ;
; 0.016  ; adc128s022:adc128s022|Data[10]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 1.659      ;
; 0.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; data_gen:u_data_gen|rd_sec_addr[5]                             ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.476  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.786      ;
; 0.492  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.039      ;
; 0.499  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.809      ;
; 0.499  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.809      ;
; 0.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.516  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.826      ;
; 0.537  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.849      ;
; 0.539  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.832      ;
; 0.551  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.552  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.865      ;
; 0.556  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.610  ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.920      ;
; 0.625  ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.935      ;
; 0.630  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.873     ; 0.079      ;
; 0.632  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.943      ;
; 0.632  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.942      ;
; 0.632  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.875     ; 0.079      ;
; 0.641  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.188      ;
; 0.642  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.189      ;
; 0.644  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.191      ;
; 0.653  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.946      ;
; 0.673  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.984      ;
; 0.675  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.986      ;
; 0.676  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.987      ;
; 0.677  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.988      ;
; 0.682  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.993      ;
; 0.682  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.993      ;
; 0.690  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.000      ;
; 0.725  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.038      ;
; 0.726  ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.036      ;
; 0.728  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.041      ;
; 0.729  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.042      ;
; 0.731  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.041      ;
; 0.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.042      ;
; 0.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.043      ;
; 0.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.043      ;
; 0.733  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.044      ;
; 0.737  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.048      ;
; 0.742  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.745  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.751  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.062      ;
; 0.755  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.065      ;
; 0.758  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.068      ;
; 0.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.774  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.778  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.088      ;
; 0.781  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.092      ;
; 0.782  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.093      ;
; 0.785  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.790  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.100      ;
; 0.793  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.085      ;
; 0.798  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.800  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.815  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.242 ; adc128s022:adc128s022|Data[3]            ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.686      ;
; -1.238 ; adc128s022:adc128s022|Data[0]            ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.690      ;
; -1.203 ; adc128s022:adc128s022|Data[7]            ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.725      ;
; -1.165 ; adc128s022:adc128s022|Data[6]            ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.643      ; 1.770      ;
; -1.125 ; adc128s022:adc128s022|Data[2]            ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.803      ;
; -1.117 ; adc128s022:adc128s022|Data[5]            ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.811      ;
; -1.100 ; adc128s022:adc128s022|Data[5]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.828      ;
; -1.088 ; adc128s022:adc128s022|Data[1]            ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.840      ;
; -1.054 ; adc128s022:adc128s022|Data[9]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.874      ;
; -1.046 ; adc128s022:adc128s022|Data[7]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.882      ;
; -1.040 ; adc128s022:adc128s022|Data[10]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.888      ;
; -1.030 ; adc128s022:adc128s022|Data[8]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.898      ;
; -1.023 ; adc128s022:adc128s022|Data[4]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.905      ;
; -1.013 ; adc128s022:adc128s022|Data[11]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.915      ;
; -0.990 ; adc128s022:adc128s022|Data[6]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 1.938      ;
; -0.730 ; adc128s022:adc128s022|Data[4]            ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.636      ; 2.198      ;
; 0.106  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.592      ; 2.940      ;
; 0.127  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.585      ; 2.954      ;
; 0.184  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.592      ; 3.018      ;
; 0.188  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.592      ; 3.022      ;
; 0.195  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.592      ; 3.029      ;
; 0.199  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.592      ; 3.033      ;
; 0.229  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.000        ; 2.622      ; 3.093      ;
; 0.234  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.585      ; 3.061      ;
; 0.236  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.585      ; 3.063      ;
; 0.452  ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Clk                                                      ; Clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.752  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.759  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.052      ;
; 0.761  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.592      ; 3.096      ;
; 0.763  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.592      ; 3.098      ;
; 0.765  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.592      ; 3.099      ;
; 0.766  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.767  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.592      ; 3.101      ;
; 0.771  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.773  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.066      ;
; 0.774  ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.067      ;
; 0.782  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.585      ; 3.109      ;
; 0.786  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.790  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.592      ; 3.124      ;
; 0.792  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.818  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.585      ; 3.145      ;
; 0.818  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.585      ; 3.145      ;
; 0.853  ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.146      ;
; 0.860  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.153      ;
; 1.018  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; -0.500       ; 2.622      ; 3.382      ;
; 1.101  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.110  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.116  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.124  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.133  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.135  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.144  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.437      ;
; 1.241  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.534      ;
; 1.247  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.256  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.257  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.550      ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Rst_n'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.278 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 1.266      ; 1.068      ;
; -0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 1.264      ; 1.077      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.270 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.746      ;
; -0.252 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.764      ;
; 0.548  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.552      ;
; 0.573  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.577      ;
; 0.612  ; wave:wave|delay[22]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.403      ;
; 0.621  ; wave:wave|delay[22]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.412      ;
; 0.726  ; wave:wave|delay[23]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.040      ;
; 0.727  ; wave:wave|delay[24]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.041      ;
; 0.743  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743  ; wave:wave|delay[3]                  ; wave:wave|delay[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; wave:wave|delay[16]                 ; wave:wave|delay[16]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; wave:wave|delay[17]                 ; wave:wave|delay[17]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; wave:wave|delay[19]                 ; wave:wave|delay[19]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; wave:wave|delay[1]                  ; wave:wave|delay[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; wave:wave|delay[25]                 ; wave:wave|delay[25]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748  ; wave:wave|delay[20]                 ; wave:wave|delay[20]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748  ; wave:wave|delay[22]                 ; wave:wave|delay[22]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748  ; wave:wave|count[3]                  ; wave:wave|count[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.062      ;
; 0.749  ; wave:wave|count[1]                  ; wave:wave|count[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.063      ;
; 0.751  ; wave:wave|count[2]                  ; wave:wave|count[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.065      ;
; 0.751  ; wave:wave|delay[21]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.542      ;
; 0.752  ; wave:wave|count[6]                  ; wave:wave|count[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.066      ;
; 0.752  ; wave:wave|delay[20]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.543      ;
; 0.754  ; wave:wave|delay[5]                  ; wave:wave|delay[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754  ; wave:wave|delay[6]                  ; wave:wave|delay[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755  ; wave:wave|delay[4]                  ; wave:wave|delay[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.760  ; wave:wave|delay[21]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.551      ;
; 0.761  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; wave:wave|delay[11]                 ; wave:wave|delay[11]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; wave:wave|delay[12]                 ; wave:wave|delay[12]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; wave:wave|delay[13]                 ; wave:wave|delay[13]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; wave:wave|delay[15]                 ; wave:wave|delay[15]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; wave:wave|delay[20]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.552      ;
; 0.762  ; wave:wave|delay[0]                  ; wave:wave|delay[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; wave:wave|delay[2]                  ; wave:wave|delay[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; wave:wave|delay[7]                  ; wave:wave|delay[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; wave:wave|delay[8]                  ; wave:wave|delay[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; wave:wave|delay[9]                  ; wave:wave|delay[9]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; wave:wave|delay[10]                 ; wave:wave|delay[10]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; wave:wave|delay[14]                 ; wave:wave|delay[14]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; wave:wave|delay[18]                 ; wave:wave|delay[18]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; wave:wave|delay[21]                 ; wave:wave|delay[21]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765  ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; wave:wave|count[5]                  ; wave:wave|count[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.079      ;
; 0.767  ; wave:wave|count[4]                  ; wave:wave|count[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.081      ;
; 0.768  ; wave:wave|count[7]                  ; wave:wave|count[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.082      ;
; 0.772  ; wave:wave|count[8]                  ; wave:wave|count[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.086      ;
; 0.784  ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.078      ;
; 0.786  ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.787  ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.794  ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.088      ;
; 0.873  ; wave:wave|delay[19]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.664      ;
; 0.882  ; wave:wave|delay[19]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.673      ;
; 0.886  ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.180      ;
; 0.907  ; wave:wave|delay[18]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.698      ;
; 0.916  ; wave:wave|delay[18]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.707      ;
; 0.972  ; wave:wave|sum[3]                    ; wave:wave|div[3]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.241      ;
; 0.973  ; wave:wave|sum[6]                    ; wave:wave|div[6]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.242      ;
; 0.974  ; wave:wave|sum[5]                    ; wave:wave|div[5]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.243      ;
; 1.012  ; wave:wave|count[0]                  ; wave:wave|count[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.326      ;
; 1.012  ; wave:wave|delay[17]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.803      ;
; 1.021  ; wave:wave|delay[17]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.812      ;
; 1.028  ; wave:wave|delay[16]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.819      ;
; 1.037  ; wave:wave|delay[16]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.828      ;
; 1.042  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[3]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.921      ; 2.546      ;
; 1.043  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[2]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.921      ; 2.547      ;
; 1.043  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[2]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.921      ; 2.547      ;
; 1.067  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 2.071      ;
; 1.080  ; wave:wave|delay[23]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.394      ;
; 1.092  ; h_m_s:h_m_s|fenpin:fenpin|count[9]  ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.386      ;
; 1.098  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098  ; wave:wave|delay[3]                  ; wave:wave|delay[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098  ; wave:wave|delay[17]                 ; wave:wave|delay[18]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099  ; h_m_s:h_m_s|fenpin:fenpin|count[5]  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099  ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099  ; wave:wave|delay[19]                 ; wave:wave|delay[20]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099  ; wave:wave|delay[1]                  ; wave:wave|delay[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.101  ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.395      ;
; 1.103  ; wave:wave|count[1]                  ; wave:wave|count[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.417      ;
; 1.103  ; wave:wave|count[3]                  ; wave:wave|count[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.417      ;
; 1.105  ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105  ; wave:wave|delay[16]                 ; wave:wave|delay[17]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.106  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.446 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.758      ;
; 0.453 ; adc128s022:adc128s022|ADC_SCLK        ; adc128s022:adc128s022|ADC_SCLK        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc128s022:adc128s022|ADC_DIN         ; adc128s022:adc128s022|ADC_DIN         ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; adc128s022:adc128s022|ADC_CS_N        ; adc128s022:adc128s022|ADC_CS_N        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.492 ; adc128s022:adc128s022|r_data[6]       ; adc128s022:adc128s022|r_data[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.803      ;
; 0.499 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.811      ;
; 0.508 ; adc128s022:adc128s022|r_data[2]       ; adc128s022:adc128s022|r_data[3]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.819      ;
; 0.508 ; adc128s022:adc128s022|r_data[4]       ; adc128s022:adc128s022|r_data[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.819      ;
; 0.508 ; adc128s022:adc128s022|r_data[10]      ; adc128s022:adc128s022|r_data[11]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.819      ;
; 0.509 ; adc128s022:adc128s022|r_data[7]       ; adc128s022:adc128s022|r_data[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.820      ;
; 0.509 ; adc128s022:adc128s022|r_data[8]       ; adc128s022:adc128s022|r_data[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.820      ;
; 0.510 ; adc128s022:adc128s022|r_data[3]       ; adc128s022:adc128s022|r_data[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.821      ;
; 0.511 ; adc128s022:adc128s022|r_data[5]       ; adc128s022:adc128s022|r_data[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.822      ;
; 0.706 ; adc128s022:adc128s022|r_data[9]       ; adc128s022:adc128s022|r_data[10]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.017      ;
; 0.708 ; adc128s022:adc128s022|r_data[0]       ; adc128s022:adc128s022|r_data[1]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.019      ;
; 0.709 ; adc128s022:adc128s022|r_data[1]       ; adc128s022:adc128s022|r_data[2]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.020      ;
; 0.725 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.037      ;
; 0.726 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.038      ;
; 0.726 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.038      ;
; 0.728 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.040      ;
; 0.728 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.040      ;
; 0.729 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.041      ;
; 0.730 ; adc128s022:adc128s022|DIV_CNT[7]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.042      ;
; 0.742 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.054      ;
; 0.745 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.057      ;
; 0.746 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.058      ;
; 0.750 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[0]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.062      ;
; 0.775 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.087      ;
; 0.804 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.116      ;
; 0.865 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.177      ;
; 1.004 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.316      ;
; 1.004 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.790      ;
; 1.066 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.378      ;
; 1.080 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.392      ;
; 1.080 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.392      ;
; 1.081 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.393      ;
; 1.088 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.400      ;
; 1.089 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.401      ;
; 1.089 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.401      ;
; 1.090 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.402      ;
; 1.097 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.409      ;
; 1.097 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.409      ;
; 1.098 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.410      ;
; 1.099 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.411      ;
; 1.100 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.412      ;
; 1.106 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.418      ;
; 1.115 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.427      ;
; 1.122 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.434      ;
; 1.135 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.447      ;
; 1.146 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.458      ;
; 1.198 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.510      ;
; 1.202 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.514      ;
; 1.211 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.523      ;
; 1.211 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.523      ;
; 1.212 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.524      ;
; 1.220 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.532      ;
; 1.220 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.532      ;
; 1.228 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.540      ;
; 1.229 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.541      ;
; 1.230 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.542      ;
; 1.231 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.543      ;
; 1.237 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.549      ;
; 1.238 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.550      ;
; 1.240 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.552      ;
; 1.253 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.565      ;
; 1.262 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.574      ;
; 1.275 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.587      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[10]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.342 ; Rst_n                                 ; adc128s022:adc128s022|r_data[11]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.507      ;
; 1.351 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.663      ;
; 1.351 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.663      ;
; 1.360 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.672      ;
; 1.368 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.680      ;
; 1.369 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.681      ;
; 1.377 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.689      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[10]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.386 ; Rst_n                                 ; adc128s022:adc128s022|r_data[11]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.843      ; 2.551      ;
; 1.491 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.803      ;
; 1.493 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.805      ;
; 1.493 ; adc128s022:adc128s022|DIV_CNT[7]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.805      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                              ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.746 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 1.099 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.394      ;
; 1.109 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.403      ;
; 1.118 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.412      ;
; 1.118 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.412      ;
; 1.135 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.429      ;
; 1.144 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.438      ;
; 1.220 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.514      ;
; 1.230 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.525      ;
; 1.233 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.527      ;
; 1.239 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.534      ;
; 1.249 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.543      ;
; 1.258 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.552      ;
; 1.275 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.569      ;
; 1.284 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.578      ;
; 1.362 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.656      ;
; 1.370 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.664      ;
; 1.377 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.671      ;
; 1.379 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.673      ;
; 1.415 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.709      ;
; 1.424 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.718      ;
; 1.537 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.831      ;
; 1.543 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.837      ;
; 2.231 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.231 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.231 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.231 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.231 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.231 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.525      ;
; 2.373 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.667      ;
; 2.375 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.669      ;
; 2.375 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.669      ;
; 2.375 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.669      ;
; 2.375 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.669      ;
; 2.375 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.669      ;
; 2.535 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.829      ;
; 2.535 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.829      ;
; 2.535 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.829      ;
; 4.055 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.262      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
; 4.458 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.115     ; 2.665      ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.659 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.952      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.052      ;
; 0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.783 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.817 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.110      ;
; 0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.116      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.186      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.187      ;
; 0.920 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.213      ;
; 0.921 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.214      ;
; 0.974 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.267      ;
; 1.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.338      ;
; 1.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.338      ;
; 1.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.338      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.392      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.395      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.402      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.130 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.423      ;
; 1.178 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.471      ;
; 1.179 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.472      ;
; 1.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.478      ;
; 1.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.480      ;
; 1.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.498      ;
; 1.215 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.508      ;
; 1.229 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.523      ;
; 1.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.526      ;
; 1.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.526      ;
; 1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.532      ;
; 1.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.535      ;
; 1.243 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.536      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.547      ;
; 1.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.551      ;
; 1.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.554      ;
; 1.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.563      ;
; 1.317 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.623      ;
; 1.318 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.624      ;
; 1.318 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.624      ;
; 1.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.644      ;
; 1.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.663      ;
; 1.373 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.666      ;
; 1.382 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.675      ;
; 1.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.680      ;
; 1.389 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.682      ;
; 1.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.694      ;
; 1.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.698      ;
; 1.410 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.703      ;
; 1.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.739      ;
; 1.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.754      ;
; 1.462 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.755      ;
; 1.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.806      ;
; 1.537 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.830      ;
; 1.541 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.834      ;
; 1.548 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.841      ;
; 1.589 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.882      ;
; 1.590 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.883      ;
; 1.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.909      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.797      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.801      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.803      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.937      ;
; 0.687 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.979      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.990      ;
; 0.700 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.992      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.000      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.005      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.005      ;
; 0.725 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.017      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.042      ;
; 0.753 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.048      ;
; 0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.050      ;
; 0.761 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.067      ;
; 0.786 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.079      ;
; 0.790 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.081      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.085      ;
; 0.866 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.158      ;
; 0.870 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.162      ;
; 0.948 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.241      ;
; 0.957 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.250      ;
; 0.977 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.270      ;
; 1.059 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.082      ; 1.353      ;
; 1.066 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.357      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.393      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.400      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.403      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.406      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.411      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                     ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.464 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 0.758      ;
; 0.550 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 0.844      ;
; 0.754 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.102      ; 1.068      ;
; 0.767 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.102      ; 1.081      ;
; 0.768 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.062      ;
; 0.770 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.064      ;
; 0.793 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.087      ;
; 0.795 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.089      ;
; 0.859 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.153      ;
; 0.863 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.157      ;
; 0.904 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.198      ;
; 0.975 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.285      ;
; 0.984 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.278      ;
; 1.018 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.312      ;
; 1.033 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.327      ;
; 1.033 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.327      ;
; 1.053 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.102      ; 1.367      ;
; 1.066 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.360      ;
; 1.066 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.360      ;
; 1.068 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.362      ;
; 1.105 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.399      ;
; 1.115 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.409      ;
; 1.130 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.105      ; 1.447      ;
; 1.131 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.425      ;
; 1.133 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.427      ;
; 1.145 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.439      ;
; 1.172 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.466      ;
; 1.185 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.479      ;
; 1.198 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.492      ;
; 1.222 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.516      ;
; 1.224 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.518      ;
; 1.247 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.542      ;
; 1.281 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.575      ;
; 1.289 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.583      ;
; 1.309 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.105      ; 1.626      ;
; 1.319 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.613      ;
; 1.320 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.614      ;
; 1.386 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.680      ;
; 1.388 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.682      ;
; 1.393 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.687      ;
; 1.404 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.192      ;
; 1.404 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.192      ;
; 1.404 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.192      ;
; 1.425 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.719      ;
; 1.439 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.733      ;
; 1.443 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.105      ; 1.760      ;
; 1.449 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.743      ;
; 1.459 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 1.772      ;
; 1.461 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.755      ;
; 1.461 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.755      ;
; 1.486 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.780      ;
; 1.487 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.781      ;
; 1.490 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.784      ;
; 1.515 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.809      ;
; 1.523 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.817      ;
; 1.526 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.836      ;
; 1.529 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.823      ;
; 1.544 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.838      ;
; 1.558 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.852      ;
; 1.578 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 1.891      ;
; 1.579 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 1.892      ;
; 1.584 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.878      ;
; 1.587 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.082      ; 1.881      ;
; 1.610 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.580      ; 2.402      ;
; 1.610 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.580      ; 2.402      ;
; 1.643 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 1.956      ;
; 1.681 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.991      ;
; 1.787 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 2.100      ;
; 1.790 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.577      ;
; 1.790 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.577      ;
; 1.790 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.577      ;
; 1.798 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.585      ;
; 1.798 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.585      ;
; 1.798 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.575      ; 2.585      ;
; 1.941 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 2.251      ;
; 1.968 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.579      ; 2.759      ;
; 1.968 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.579      ; 2.759      ;
; 1.970 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.579      ; 2.761      ;
; 1.970 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.579      ; 2.761      ;
; 2.008 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.796      ;
; 2.008 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.796      ;
; 2.008 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 2.796      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.042 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.337      ;
; 2.174 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.101      ; 2.487      ;
; 2.207 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.580      ; 2.999      ;
; 2.207 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.580      ; 2.999      ;
; 2.222 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 3.010      ;
; 2.222 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 3.010      ;
; 2.222 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.576      ; 3.010      ;
; 2.309 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.083      ; 2.604      ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.757 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.683      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.611 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.006     ; 3.537      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.483 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.395      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.363 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.020     ; 3.275      ;
; -3.012 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.451      ; 3.395      ;
; -2.892 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.451      ; 3.275      ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                    ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.199 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.086      ;
; -2.199 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.086      ;
; -2.199 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.086      ;
; -2.199 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.086      ;
; -2.199 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.086      ;
; -2.129 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 3.009      ;
; -2.129 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 3.009      ;
; -2.129 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 3.009      ;
; -2.121 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.008      ;
; -2.121 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.008      ;
; -2.121 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.008      ;
; -2.121 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.008      ;
; -2.121 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.044     ; 3.008      ;
; -2.066 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.041     ; 2.956      ;
; -2.051 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.034     ; 2.948      ;
; -2.051 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.034     ; 2.948      ;
; -2.030 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 2.910      ;
; -2.030 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 2.910      ;
; -2.030 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.051     ; 2.910      ;
; -2.014 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.900      ;
; -2.014 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.900      ;
; -2.014 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.900      ;
; -2.014 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.900      ;
; -1.941 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.041     ; 2.831      ;
; -1.927 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.034     ; 2.824      ;
; -1.927 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.034     ; 2.824      ;
; -1.879 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.765      ;
; -1.879 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.765      ;
; -1.879 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.765      ;
; -1.879 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.045     ; 2.765      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.590 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.956      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.544 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.919      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.465 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.435      ; 2.831      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.384 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.444      ; 2.759      ;
; -1.343 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.033     ; 2.241      ;
; -1.269 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.033     ; 2.167      ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.684 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.888      ; 3.013      ;
; -1.660 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.993      ;
; -1.660 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.993      ;
; -1.660 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.993      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.634 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.964      ;
; -1.633 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.963      ;
; -1.633 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.963      ;
; -1.633 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.963      ;
; -1.633 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.963      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.603 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.891      ; 2.935      ;
; -1.546 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.879      ;
; -1.546 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.879      ;
; -1.546 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.879      ;
; -1.546 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.879      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.857      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.857      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.857      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.892      ; 2.727      ;
; -1.323 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.653      ;
; -1.323 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.653      ;
; -1.323 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.889      ; 2.653      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.275 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 3.037      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.329      ; 3.005      ;
; -1.221 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.993      ;
; -1.221 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.993      ;
; -1.155 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.367      ; 2.963      ;
; -1.155 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.367      ; 2.963      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.154 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.369      ; 2.964      ;
; -1.072 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.366      ; 2.879      ;
; -1.072 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.366      ; 2.879      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.051 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.888      ; 2.880      ;
; -1.005 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.892      ; 2.838      ;
; -1.005 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.892      ; 2.838      ;
; -1.005 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.892      ; 2.838      ;
; -0.982 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.812      ;
; -0.982 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.812      ;
; -0.982 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.812      ;
; -0.982 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.812      ;
; -0.982 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.889      ; 2.812      ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                         ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.569 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.900      ; 2.910      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.892      ; 2.727      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.892      ; 2.727      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -1.183 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.899      ; 2.523      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.911 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.900      ; 2.752      ;
; -0.799 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.892      ; 2.632      ;
; -0.799 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.892      ; 2.632      ;
; -0.799 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.892      ; 2.632      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
; -0.575 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.899      ; 2.415      ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk'                                                                                               ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.099 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.086      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.022      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.033 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.020      ;
; -0.029 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.500        ; 2.489      ; 3.009      ;
; -0.029 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.500        ; 2.489      ; 3.009      ;
; -0.018 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.500        ; 2.496      ; 3.005      ;
; 0.086  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.500        ; 2.495      ; 2.900      ;
; 0.086  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.500        ; 2.495      ; 2.900      ;
; 0.086  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.500        ; 2.495      ; 2.900      ;
; 0.086  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.500        ; 2.495      ; 2.900      ;
; 0.086  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.500        ; 2.495      ; 2.900      ;
; 0.479  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 3.008      ;
; 0.570  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 1.000        ; 2.489      ; 2.910      ;
; 0.570  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 1.000        ; 2.489      ; 2.910      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.607  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.880      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.609  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.878      ;
; 0.628  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 1.000        ; 2.496      ; 2.859      ;
; 0.721  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 1.000        ; 2.495      ; 2.765      ;
; 0.721  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 1.000        ; 2.495      ; 2.765      ;
; 0.721  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 1.000        ; 2.495      ; 2.765      ;
; 0.721  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 1.000        ; 2.495      ; 2.765      ;
; 0.721  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 1.000        ; 2.495      ; 2.765      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                  ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.158 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.704      ; 3.037      ;
; 0.214 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.708      ; 2.985      ;
; 0.214 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.708      ; 2.985      ;
; 0.235 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.708      ; 2.964      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.252 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.950      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.266 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.711      ; 2.936      ;
; 0.269 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.710      ; 2.932      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.303 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.715      ; 2.903      ;
; 0.316 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.716      ; 2.891      ;
; 0.316 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.716      ; 2.891      ;
; 0.316 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.716      ; 2.891      ;
; 0.316 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.716      ; 2.891      ;
; 0.342 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.708      ; 2.857      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.380 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.838      ;
; 0.393 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.726      ; 2.824      ;
; 0.393 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.726      ; 2.824      ;
; 0.393 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.726      ; 2.824      ;
; 0.393 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.726      ; 2.824      ;
; 0.393 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.726      ; 2.824      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.440 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.725      ; 2.776      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.455 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.763      ;
; 0.459 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.759      ;
; 0.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.752      ;
; 0.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.752      ;
; 0.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.752      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
; 0.535 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.727      ; 2.683      ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                    ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.843      ; 2.595      ;
; -0.463 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.852      ; 2.631      ;
; -0.463 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.852      ; 2.631      ;
; -0.463 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.852      ; 2.631      ;
; -0.463 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.852      ; 2.631      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.450 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.851      ; 2.643      ;
; -0.444 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.846      ; 2.644      ;
; -0.417 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.844      ; 2.669      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.411 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.678      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.847      ; 2.692      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.385 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.722      ;
; -0.381 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.844      ; 2.705      ;
; -0.381 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.844      ; 2.705      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.348 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.759      ;
; -0.330 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.777      ;
; -0.330 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.777      ;
; -0.330 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.865      ; 2.777      ;
; -0.322 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.839      ; 2.759      ;
; -0.320 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.786      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.307 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.863      ; 2.798      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.294 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.812      ;
; -0.293 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.813      ;
; -0.293 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.813      ;
; -0.293 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.864      ; 2.813      ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk'                                                                                                ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.200 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.000        ; 2.591      ; 2.633      ;
; -0.200 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.000        ; 2.591      ; 2.633      ;
; -0.200 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.000        ; 2.591      ; 2.633      ;
; -0.200 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.000        ; 2.591      ; 2.633      ;
; -0.200 ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.000        ; 2.591      ; 2.633      ;
; -0.111 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.723      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.093 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.741      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.090 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.744      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.000        ; 2.585      ; 2.772      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.000        ; 2.585      ; 2.772      ;
; 0.033  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.000        ; 2.592      ; 2.867      ;
; 0.435  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; -0.500       ; 2.591      ; 2.768      ;
; 0.435  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; -0.500       ; 2.591      ; 2.768      ;
; 0.435  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; -0.500       ; 2.591      ; 2.768      ;
; 0.435  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; -0.500       ; 2.591      ; 2.768      ;
; 0.435  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; -0.500       ; 2.591      ; 2.768      ;
; 0.534  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.868      ;
; 0.545  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; -0.500       ; 2.585      ; 2.872      ;
; 0.545  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; -0.500       ; 2.585      ; 2.872      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.548  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.882      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.551  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.885      ;
; 0.612  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; -0.500       ; 2.592      ; 2.946      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.558 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.722      ; 2.602      ;
; 0.558 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.722      ; 2.602      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.621 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.726      ; 2.669      ;
; 0.631 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.724      ; 2.677      ;
; 0.631 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.724      ; 2.677      ;
; 0.695 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.686      ; 2.703      ;
; 0.695 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.686      ; 2.703      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.717 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.684      ; 2.723      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.762 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.675      ; 2.759      ;
; 0.907 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.454      ;
; 0.907 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.454      ;
; 0.907 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.454      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.505      ;
; 1.045 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.595      ;
; 1.045 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.595      ;
; 1.045 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.595      ;
; 1.052 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.602      ;
; 1.052 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.602      ;
; 1.052 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.602      ;
; 1.052 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.228      ; 2.602      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.107 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.227      ; 2.656      ;
; 1.129 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 2.677      ;
; 1.129 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 2.677      ;
; 1.129 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 2.677      ;
; 1.129 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 2.677      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.131 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.678      ;
; 1.152 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.703      ;
; 1.152 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.703      ;
; 1.152 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.229      ; 2.703      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.196 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.225      ; 2.743      ;
; 1.204 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.722      ; 2.748      ;
; 1.204 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.722      ; 2.748      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.281 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.726      ; 2.829      ;
; 1.282 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.724      ; 2.828      ;
; 1.282 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.724      ; 2.828      ;
; 1.349 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.686      ; 2.857      ;
; 1.349 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.686      ; 2.857      ;
; 1.362 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.684      ; 2.868      ;
; 1.362 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.684      ; 2.868      ;
; 1.362 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.684      ; 2.868      ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                         ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.739 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.236      ; 2.297      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.229      ; 2.505      ;
; 0.954 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.229      ; 2.505      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.237      ; 2.620      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.236      ; 2.405      ;
; 1.550 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.229      ; 2.601      ;
; 1.550 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.229      ; 2.601      ;
; 1.550 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.229      ; 2.601      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
; 1.718 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.237      ; 2.777      ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                    ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.343 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 2.058      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.416 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.627      ;
; 1.419 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 2.134      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.494 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.696      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.575 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.889      ; 2.786      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.619 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.880      ; 2.821      ;
; 1.930 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.633      ;
; 1.930 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.633      ;
; 1.930 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.633      ;
; 1.930 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.633      ;
; 1.976 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 2.690      ;
; 1.976 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 2.690      ;
; 1.990 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 2.696      ;
; 2.065 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.768      ;
; 2.065 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.768      ;
; 2.065 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.768      ;
; 2.065 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 2.768      ;
; 2.075 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.772      ;
; 2.075 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.772      ;
; 2.075 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.772      ;
; 2.099 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 2.813      ;
; 2.099 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 2.813      ;
; 2.115 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 2.821      ;
; 2.163 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.867      ;
; 2.163 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.867      ;
; 2.163 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.867      ;
; 2.163 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.867      ;
; 2.163 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.867      ;
; 2.175 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.872      ;
; 2.175 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.872      ;
; 2.175 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 2.872      ;
; 2.242 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.946      ;
; 2.242 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.946      ;
; 2.242 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.946      ;
; 2.242 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.946      ;
; 2.242 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 2.946      ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.904 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.897      ; 3.123      ;
; 2.024 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.897      ; 3.243      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.395 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.123      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.515 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 3.243      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.631 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.374      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
; 2.776 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 3.519      ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; -3.263 ; -3.263       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -3.263 ; -3.263       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -3.263 ; -3.263       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -3.260 ; -3.260       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -3.260 ; -3.260       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -3.260 ; -3.260       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -3.259 ; -3.259       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -3.257 ; -3.257       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -3.235 ; -3.235       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -3.231 ; -3.231       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -3.227 ; -3.227       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -3.226 ; -3.226       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -3.226 ; -3.226       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -3.225 ; -3.225       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -3.225 ; -3.225       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -3.225 ; -3.225       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -3.223 ; -3.223       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -3.221 ; -3.221       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -3.221 ; -3.221       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -3.221 ; -3.221       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -3.219 ; -3.219       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -3.214 ; -3.214       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -3.214 ; -3.214       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -3.214 ; -3.214       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -3.214 ; -3.214       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -3.189 ; -3.189       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -3.072 ; -3.072       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -3.049 ; -3.049       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -3.049 ; -3.049       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -3.048 ; -3.048       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -3.048 ; -3.048       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -3.044 ; -3.044       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -3.042 ; -3.042       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -3.042 ; -3.042       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -3.042 ; -3.042       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -3.041 ; -3.041       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -3.041 ; -3.041       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -3.041 ; -3.041       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -3.040 ; -3.040       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -3.040 ; -3.040       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -3.040 ; -3.040       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -3.038 ; -3.038       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -3.038 ; -3.038       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -3.038 ; -3.038       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -3.036 ; -3.036       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -3.036 ; -3.036       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -3.036 ; -3.036       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -3.032 ; -3.032       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -3.028 ; -3.028       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -3.007 ; -3.007       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -3.005 ; -3.005       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -3.004 ; -3.004       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -3.003 ; -3.003       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -3.003 ; -3.003       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -3.002 ; -3.002       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[0]          ;
; -3.002 ; -3.002       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[1]          ;
; -3.002 ; -3.002       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[3]          ;
; -3.001 ; -3.001       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -3.001 ; -3.001       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -3.001 ; -3.001       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -3.000 ; -3.000       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[2]       ;
; -3.000 ; -3.000       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[3]       ;
; -2.999 ; -2.999       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[3]          ;
; -2.998 ; -2.998       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[5]       ;
; -2.996 ; -2.996       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[4]       ;
; -2.975 ; -2.975       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[1]       ;
; -2.971 ; -2.971       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[0]       ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[0]          ;
; -2.967 ; -2.967       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[2]          ;
; -2.967 ; -2.967       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[1]|datac              ;
; -2.965 ; -2.965       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[0]|datad                 ;
; -2.965 ; -2.965       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[1]|datad                 ;
; -2.965 ; -2.965       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[3]|datad                 ;
; -2.963 ; -2.963       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[0]|datac              ;
; -2.963 ; -2.963       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[2]|datad              ;
; -2.963 ; -2.963       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[3]|datad              ;
; -2.962 ; -2.962       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[1]          ;
; -2.962 ; -2.962       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[2]          ;
; -2.962 ; -2.962       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[3]|datad                 ;
; -2.961 ; -2.961       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[5]|datad              ;
; -2.961 ; -2.961       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -2.961 ; -2.961       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -2.959 ; -2.959       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[4]|datad              ;
; -2.955 ; -2.955       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[0]|datac                 ;
; -2.955 ; -2.955       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[2]|datac                 ;
; -2.954 ; -2.954       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[1]|datac                 ;
; -2.954 ; -2.954       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[2]|datac                 ;
; -2.931 ; -2.931       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -2.369 ; -2.369       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~52|combout         ;
; -2.344 ; -2.344       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|datac           ;
; -2.254 ; -2.254       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -2.229 ; -2.229       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[1]|datac                 ;
; -2.229 ; -2.229       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[2]|datac                 ;
; -2.229 ; -2.229       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[0]|datac                 ;
; -2.229 ; -2.229       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[2]|datac                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Rst_n'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Rst_n ; Rise       ; Rst_n                                                        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                              ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[4]                           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[5]                           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[7]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|Rs232_Tx                                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_clk                                  ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[0]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[1]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[2]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[3]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[0]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[10]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[11]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[12]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[13]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[14]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[15]                              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[1]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[2]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[3]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[4]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[5]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[6]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[7]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[8]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[9]                               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[0]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[1]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[2]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[3]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[6]                           ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|uart_state                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|Rs232_Tx                                 ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_clk                                  ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[0]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[1]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[2]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[3]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[0]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[10]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[11]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[12]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[13]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[14]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[15]                              ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[1]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[2]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[3]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[4]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[5]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[6]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[7]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[8]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[9]                               ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[0]                           ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[1]                           ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[2]                           ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[3]                           ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[6]                           ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|uart_state                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[4]                           ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[5]                           ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[7]                           ;
; 9.806 ; 9.994        ; 0.188          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 9.895 ; 9.895        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.895 ; 9.895        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.895 ; 9.895        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.937 ; 9.937        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|Rs232_Tx|clk                                          ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_clk|clk                                           ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[0]|clk                                        ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[1]|clk                                        ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[2]|clk                                        ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[3]|clk                                        ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[0]|clk                                        ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[10]|clk                                       ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[11]|clk                                       ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[12]|clk                                       ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[13]|clk                                       ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[14]|clk                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_sec_addr[5]                             ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_start_en                                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d0                            ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d1                            ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d0                                 ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d1                                 ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_start_en                                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------+
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][0]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][1]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][2]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][3]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][4]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][5]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][6]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[250][7]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][0]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][1]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][2]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][3]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][4]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][5]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][6]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[334][7]        ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][0]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][1]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][2]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][3]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][4]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][5]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][6]         ;
; 55.245 ; 55.465       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[74][7]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[2]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[3]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[4]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[5]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[6]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[7]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|div[8]              ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][0]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][1]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][2]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][3]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][4]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][5]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][6]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][7]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][0]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][1]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][2]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][3]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][4]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][5]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][6]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[17][7]         ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][0]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][1]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][2]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][3]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][4]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][5]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][6]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][0]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][1]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][2]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][3]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][4]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][5]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][6]        ;
; 55.246 ; 55.466       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[241][7]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0] ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][0]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][1]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][2]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][3]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][4]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][5]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][6]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[182][7]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][0]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][1]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][2]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][3]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][4]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][5]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][6]        ;
; 55.247 ; 55.467       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[186][7]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][1]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][2]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][3]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][4]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][5]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][6]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[196][7]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][0]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][2]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][3]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][4]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][5]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[255][6]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][1]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][2]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][4]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][5]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][6]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[32][7]         ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[385][5]        ;
; 55.248 ; 55.468       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[395][3]        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]                                               ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]                                               ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]                                                ;
; 5881.632 ; 5881.852     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]                                                ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0]                                          ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1]                                          ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2]                                          ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3]                                          ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4]                                          ;
; 5881.651 ; 5881.871     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5]                                          ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]                                               ;
; 5881.656 ; 5881.876     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X                                                   ;
; 5881.662 ; 5881.882     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN                                                  ;
; 5881.662 ; 5881.882     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK                                                 ;
; 5881.662 ; 5881.882     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en                                                       ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]                                                 ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]                                                 ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]                                                  ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]                                                  ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]                                                  ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]                                                  ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]                                                  ;
; 5881.664 ; 5881.884     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]                                                  ;
; 5881.665 ; 5881.885     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N                                                 ;
; 5881.665 ; 5881.885     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]                                                  ;
; 5881.665 ; 5881.885     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]                                                  ;
; 5881.665 ; 5881.885     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]                                                  ;
; 5881.665 ; 5881.885     ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]                                                  ;
; 5881.812 ; 5882.000     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]                                                  ;
; 5881.812 ; 5882.000     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]                                                  ;
; 5881.812 ; 5882.000     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]                                                  ;
; 5881.812 ; 5882.000     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N                                                 ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]                                                 ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]                                                 ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]                                                  ;
; 5881.813 ; 5882.001     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]                                                  ;
; 5881.816 ; 5882.004     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN                                                  ;
; 5881.816 ; 5882.004     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK                                                 ;
; 5881.816 ; 5882.004     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en                                                       ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]                                               ;
; 5881.822 ; 5882.010     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X                                                   ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0]                                          ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1]                                          ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2]                                          ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3]                                          ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4]                                          ;
; 5881.827 ; 5882.015     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5]                                          ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]                                               ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]                                               ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]                                                ;
; 5881.845 ; 5882.033     ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]                                                ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[0]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[10]|clk                                                      ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[11]|clk                                                      ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[1]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[2]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[3]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[4]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[5]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[6]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[7]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[8]|clk                                                       ;
; 5881.901 ; 5881.901     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[9]|clk                                                       ;
; 5881.911 ; 5881.911     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 5881.911 ; 5881.911     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                  ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.719 ; 249999.939   ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.870 ; 250000.058   ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.967 ; 249999.967   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 249999.967 ; 249999.967   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 249999.988 ; 249999.988   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 250000.010 ; 250000.010   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 250000.031 ; 250000.031   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 250000.031 ; 250000.031   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; 0.785   ; 0.943   ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; 1.738   ; 2.003   ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; 0.792   ; 0.930   ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; 4.663   ; 4.937   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 2.009   ; 2.055   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 1.374   ; 1.460   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 3.819   ; 4.066   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -14.290 ; -14.071 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.810   ; 5.212   ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; -0.136 ; -0.292 ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; -1.276 ; -1.525 ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; -0.302 ; -0.403 ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; -3.828 ; -4.080 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -1.452 ; -1.496 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.602 ; -0.713 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -3.075 ; -3.297 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 16.187 ; 15.969 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -2.029 ; -2.270 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 8.993  ; 9.132  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 5.382  ; 5.609  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 5.382  ; 5.609  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.930  ; 7.732  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.623  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.807 ; 16.346 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.807 ; 16.283 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.537 ; 16.002 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.983 ; 14.661 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.973 ; 14.651 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.983 ; 14.661 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.008 ; 14.689 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.338 ; 16.109 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.120 ; 14.743 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.881 ; 14.545 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.333 ; 14.964 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.673 ; 16.159 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.158 ; 15.877 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.271 ; 15.989 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.642 ; 16.346 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.271 ; 15.989 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.016  ; 7.996  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 7.328  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.833 ; 16.372 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.833 ; 16.309 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.563 ; 16.028 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.687 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.999 ; 14.677 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.687 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.034 ; 14.715 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.364 ; 16.135 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.146 ; 14.769 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.907 ; 14.571 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.359 ; 14.990 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.699 ; 16.185 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.184 ; 15.903 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.297 ; 16.015 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.668 ; 16.372 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.297 ; 16.015 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 3.200  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 11.801 ; 11.750 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 12.919 ; 12.199 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 13.702 ; 13.644 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 12.475 ; 12.181 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 12.205 ; 11.900 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 12.347 ; 12.196 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 12.337 ; 12.186 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 12.347 ; 12.196 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 12.372 ; 12.224 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 13.702 ; 13.644 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 12.484 ; 12.278 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 12.245 ; 12.080 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 12.697 ; 12.499 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 12.341 ; 12.057 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 12.240 ; 12.146 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 12.353 ; 12.258 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 12.724 ; 12.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 12.353 ; 12.258 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 10.112 ; 9.922  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 3.165  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 6.525  ; 6.592  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 5.713  ; 5.813  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 5.439  ; 5.480  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 5.791  ; 5.658  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 8.264  ; 8.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 10.232 ; 9.892  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 26.089 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 25.950 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.975  ; 8.858  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.581  ; 9.509  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 10.268 ; 10.023 ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 6.169  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 8.671  ; 8.807  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 5.218  ; 5.437  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 5.218  ; 5.437  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.567  ; 7.360  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.334  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.052  ; 7.745  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.613  ; 8.238  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.350  ; 7.963  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.154  ; 7.862  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.144  ; 7.852  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.154  ; 7.862  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.179  ; 7.889  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 9.509  ; 9.309  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.282  ; 7.936  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.052  ; 7.745  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.487  ; 8.149  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.480  ; 8.114  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.386  ; 8.203  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.498  ; 8.315  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.854  ; 8.658  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.498  ; 8.315  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.650  ; 7.614  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 7.049  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.135  ; 7.999  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.696  ; 8.492  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.433  ; 8.217  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.237  ; 8.116  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.227  ; 8.106  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.237  ; 8.116  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.262  ; 8.143  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 9.592  ; 9.563  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.365  ; 8.190  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.135  ; 7.999  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.570  ; 8.403  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.563  ; 8.368  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.469  ; 8.457  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.581  ; 8.569  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.937  ; 8.912  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.581  ; 8.569  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 2.703  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 6.277  ; 6.159  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 7.284  ; 6.942  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 6.760  ; 6.546  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 7.279  ; 6.939  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 7.016  ; 6.664  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 6.862  ; 6.663  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 6.852  ; 6.653  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 6.862  ; 6.663  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 6.887  ; 6.690  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 8.217  ; 8.110  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 6.990  ; 6.737  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 6.760  ; 6.546  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 7.195  ; 6.950  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 7.146  ; 6.815  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 7.047  ; 6.899  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 7.159  ; 7.011  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 7.515  ; 7.354  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 7.159  ; 7.011  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 7.951  ; 7.630  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 2.670  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 5.884  ; 5.949  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 5.104  ; 5.201  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 4.841  ; 4.882  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 5.179  ; 5.050  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 7.407  ; 7.262  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 8.711  ; 8.329  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 25.601 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 25.467 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.600  ; 5.831  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.726  ; 8.602  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.376  ; 9.107  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 5.902  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 42.1 MHz   ; 42.1 MHz        ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;      ;
; 47.64 MHz  ; 47.64 MHz       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 123.43 MHz ; 123.43 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 174.79 MHz ; 174.79 MHz      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 180.83 MHz ; 180.83 MHz      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;      ;
; 190.26 MHz ; 190.26 MHz      ; Clk                                                      ;      ;
; 260.48 MHz ; 260.48 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 315.26 MHz ; 315.26 MHz      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ;      ;
; 359.58 MHz ; 359.58 MHz      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -11.376 ; -96.476       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -7.730  ; -7253.094     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -3.257  ; -182.328      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -2.172  ; -30.549       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.434  ; -18.340       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.893  ; -10.716       ;
; Clk                                                      ; -0.528  ; -4.540        ;
; Rst_n                                                    ; -0.200  ; -0.381        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 15.189  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.713  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -5.714 ; -66.170       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.485 ; -1.563        ;
; Clk                                                      ; -1.068 ; -14.426       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.387 ; -0.387        ;
; Rst_n                                                    ; -0.246 ; -0.472        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.398  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.401  ; 0.000         ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; 0.415  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.425 ; -65.175       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.869 ; -47.326       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.524 ; -104.372      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.428 ; -28.059       ;
; Clk                                                      ; -0.101 ; -1.443        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.115  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -0.437 ; -27.607       ;
; Clk                                                      ; -0.175 ; -2.871        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.461  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.644  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.142  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.625  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------------+------------+---------------+
; Clock                                                    ; Slack      ; End Point TNS ;
+----------------------------------------------------------+------------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -3.321     ; -417.958      ;
; Rst_n                                                    ; -3.000     ; -3.000        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.487     ; -151.674      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -1.487     ; -25.279       ;
; Clk                                                      ; 9.771      ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.671     ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.719     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.216     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 5881.612   ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 249999.716 ; 0.000         ;
+----------------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                               ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                               ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -11.376 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.261     ; 7.557      ;
; -11.370 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.262     ; 7.555      ;
; -11.369 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.088     ; 7.723      ;
; -11.363 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.089     ; 7.721      ;
; -11.258 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.089     ; 7.611      ;
; -11.252 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.090     ; 7.609      ;
; -11.186 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.261     ; 7.367      ;
; -11.180 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.262     ; 7.365      ;
; -11.139 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.263     ; 7.318      ;
; -11.133 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.264     ; 7.316      ;
; -11.061 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.946     ; 7.557      ;
; -11.055 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.947     ; 7.555      ;
; -11.054 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.773     ; 7.723      ;
; -11.048 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.774     ; 7.721      ;
; -11.044 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.263     ; 7.223      ;
; -11.038 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.264     ; 7.221      ;
; -10.943 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.774     ; 7.611      ;
; -10.937 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.775     ; 7.609      ;
; -10.935 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.082     ; 7.295      ;
; -10.929 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.083     ; 7.293      ;
; -10.871 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.946     ; 7.367      ;
; -10.865 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.947     ; 7.365      ;
; -10.824 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.948     ; 7.318      ;
; -10.818 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.949     ; 7.316      ;
; -10.760 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.048     ; 7.154      ;
; -10.754 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.049     ; 7.152      ;
; -10.729 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.948     ; 7.223      ;
; -10.728 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.113     ; 7.557      ;
; -10.723 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.949     ; 7.221      ;
; -10.722 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.114     ; 7.555      ;
; -10.721 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.940     ; 7.723      ;
; -10.715 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.941     ; 7.721      ;
; -10.620 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.767     ; 7.295      ;
; -10.614 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.768     ; 7.293      ;
; -10.610 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.941     ; 7.611      ;
; -10.604 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.942     ; 7.609      ;
; -10.582 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.967     ; 7.557      ;
; -10.576 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.968     ; 7.555      ;
; -10.575 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.794     ; 7.723      ;
; -10.569 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.795     ; 7.721      ;
; -10.538 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.113     ; 7.367      ;
; -10.532 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.114     ; 7.365      ;
; -10.491 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.115     ; 7.318      ;
; -10.485 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.116     ; 7.316      ;
; -10.464 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.795     ; 7.611      ;
; -10.458 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.796     ; 7.609      ;
; -10.445 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.733     ; 7.154      ;
; -10.439 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.734     ; 7.152      ;
; -10.396 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.115     ; 7.223      ;
; -10.392 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.967     ; 7.367      ;
; -10.390 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.116     ; 7.221      ;
; -10.386 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.968     ; 7.365      ;
; -10.345 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.969     ; 7.318      ;
; -10.339 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.970     ; 7.316      ;
; -10.287 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.934     ; 7.295      ;
; -10.281 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.935     ; 7.293      ;
; -10.250 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.969     ; 7.223      ;
; -10.244 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.970     ; 7.221      ;
; -10.141 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.788     ; 7.295      ;
; -10.135 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.789     ; 7.293      ;
; -10.112 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.900     ; 7.154      ;
; -10.106 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.901     ; 7.152      ;
; -9.966  ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.754     ; 7.154      ;
; -9.960  ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.755     ; 7.152      ;
; -9.840  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.268     ; 6.014      ;
; -9.834  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.269     ; 6.012      ;
; -9.769  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.251     ; 5.960      ;
; -9.763  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.252     ; 5.958      ;
; -9.525  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.953     ; 6.014      ;
; -9.519  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.954     ; 6.012      ;
; -9.454  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.936     ; 5.960      ;
; -9.448  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.937     ; 5.958      ;
; -9.192  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.120     ; 6.014      ;
; -9.186  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.121     ; 6.012      ;
; -9.121  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.103     ; 5.960      ;
; -9.115  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -3.104     ; 5.958      ;
; -9.046  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.974     ; 6.014      ;
; -9.040  ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.975     ; 6.012      ;
; -8.975  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.957     ; 5.960      ;
; -8.969  ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -2.958     ; 5.958      ;
; -8.450  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.055     ; 4.837      ;
; -8.444  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.056     ; 4.835      ;
; -8.431  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.052     ; 4.821      ;
; -8.425  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -3.053     ; 4.819      ;
; -8.296  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.359      ; 12.620     ;
; -8.288  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.360      ; 12.635     ;
; -8.135  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.740     ; 4.837      ;
; -8.129  ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.741     ; 4.835      ;
; -8.116  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.737     ; 4.821      ;
; -8.110  ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -2.738     ; 4.819      ;
; -8.030  ; TFT_CTRL:TFT_CTRL|hcount_r[3]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.360      ; 12.377     ;
; -8.017  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.638      ; 12.620     ;
; -8.009  ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.639      ; 12.635     ;
; -8.004  ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.359      ; 12.328     ;
; -7.996  ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.360      ; 12.343     ;
; -7.980  ; TFT_CTRL:TFT_CTRL|vcount_r[1]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.374      ; 12.319     ;
; -7.962  ; TFT_CTRL:TFT_CTRL|vcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.374      ; 12.301     ;
; -7.930  ; TFT_CTRL:TFT_CTRL|hcount_r[3]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.359      ; 12.254     ;
; -7.893  ; TFT_CTRL:TFT_CTRL|vcount_r[0]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.374      ; 12.232     ;
; -7.868  ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 5.360      ; 12.215     ;
+---------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node             ; Launch Clock                  ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -7.730 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 8.039      ;
; -7.720 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 8.029      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.616 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.926      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.127      ; 7.916      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.606 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.917      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.597 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.347      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.596 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.128      ; 7.907      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.587 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.567      ; 8.337      ;
; -7.528 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 7.837      ;
; -7.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 7.827      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.325 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.039      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.315 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.531      ; 8.029      ;
; -7.109 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 7.867      ;
; -7.109 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 7.867      ;
; -7.099 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 7.857      ;
; -7.099 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 7.857      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.033 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.794      ;
; -7.023 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.784      ;
; -7.023 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.784      ;
; -7.023 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.784      ;
; -7.023 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.578      ; 7.784      ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 4.186      ;
; -3.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 4.186      ;
; -3.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 4.186      ;
; -3.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 4.186      ;
; -3.068 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.997      ;
; -3.064 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.993      ;
; -2.967 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.896      ;
; -2.967 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.896      ;
; -2.967 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.896      ;
; -2.967 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.896      ;
; -2.962 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.879      ;
; -2.943 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.872      ;
; -2.943 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.872      ;
; -2.943 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.872      ;
; -2.943 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.872      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.873 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.802      ;
; -2.870 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.787      ;
; -2.833 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.762      ;
; -2.831 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.760      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.731      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.729      ;
; -2.787 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.716      ;
; -2.778 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.707      ;
; -2.774 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.703      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.759 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.676      ;
; -2.754 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.683      ;
; -2.750 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.679      ;
; -2.741 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.670      ;
; -2.739 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.668      ;
; -2.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.666      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.658      ;
; -2.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.657      ;
; -2.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.657      ;
; -2.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.657      ;
; -2.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.625      ;
; -2.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.623      ;
; -2.687 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.616      ;
; -2.685 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.614      ;
; -2.682 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.085     ; 3.599      ;
; -2.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.613      ;
; -2.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.613      ;
; -2.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.613      ;
; -2.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.613      ;
; -2.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.572      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
; -2.639 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.568      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                      ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.172 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.101      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.149 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.078      ;
; -2.115 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.495      ;
; -2.115 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.495      ;
; -2.087 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.467      ;
; -2.087 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.467      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 3.013      ;
; -2.020 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.400      ;
; -2.020 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.400      ;
; -1.996 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.924      ;
; -1.955 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.883      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.920 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.849      ;
; -1.900 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.274      ;
; -1.900 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.274      ;
; -1.900 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.274      ;
; -1.880 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.808      ;
; -1.872 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.252      ;
; -1.872 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.252      ;
; -1.872 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.246      ;
; -1.872 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.246      ;
; -1.872 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.246      ;
; -1.871 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.799      ;
; -1.857 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.237      ;
; -1.857 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.237      ;
; -1.850 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.092     ; 2.760      ;
; -1.849 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.229      ;
; -1.849 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.229      ;
; -1.839 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.767      ;
; -1.830 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.758      ;
; -1.805 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.179      ;
; -1.805 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.179      ;
; -1.805 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.179      ;
; -1.784 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.164      ;
; -1.784 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.164      ;
; -1.783 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.711      ;
; -1.773 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.701      ;
; -1.684 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.092     ; 2.594      ;
; -1.677 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.086     ; 2.593      ;
; -1.666 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.040      ;
; -1.666 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.040      ;
; -1.666 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.040      ;
; -1.658 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.092     ; 2.568      ;
; -1.642 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.016      ;
; -1.642 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.016      ;
; -1.642 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.016      ;
; -1.634 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.008      ;
; -1.634 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.008      ;
; -1.634 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 3.008      ;
; -1.620 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.000      ;
; -1.620 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 3.000      ;
; -1.609 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.513      ;
; -1.597 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.526      ;
; -1.580 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.509      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.579 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.508      ;
; -1.569 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.086     ; 2.485      ;
; -1.569 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.943      ;
; -1.569 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.943      ;
; -1.569 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.943      ;
; -1.551 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.455      ;
; -1.541 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 2.921      ;
; -1.541 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 2.921      ;
; -1.508 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.437      ;
; -1.506 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.086     ; 2.422      ;
; -1.491 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.420      ;
; -1.491 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.420      ;
; -1.436 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.092     ; 2.346      ;
; -1.430 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.098     ; 2.334      ;
; -1.427 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 2.807      ;
; -1.427 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.378      ; 2.807      ;
; -1.420 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.074     ; 2.348      ;
; -1.405 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.334      ;
; -1.405 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.779      ;
; -1.405 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.779      ;
; -1.405 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.372      ; 2.779      ;
; -1.402 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.073     ; 2.331      ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.434 ; adc128s022:adc128s022|Data[10]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.412      ; 1.724      ;
; -1.341 ; adc128s022:adc128s022|Data[8]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.412      ; 1.631      ;
; -1.301 ; adc128s022:adc128s022|Data[5]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.419      ; 1.598      ;
; -1.296 ; adc128s022:adc128s022|Data[4]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.412      ; 1.586      ;
; -1.295 ; adc128s022:adc128s022|Data[11]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.412      ; 1.585      ;
; -1.278 ; adc128s022:adc128s022|Data[6]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.419      ; 1.575      ;
; -1.265 ; adc128s022:adc128s022|Data[9]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.412      ; 1.555      ;
; -1.248 ; adc128s022:adc128s022|Data[7]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.419      ; 1.545      ;
; -1.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.326     ; 0.866      ;
; -1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; data_gen:u_data_gen|sd_init_done_d0                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.326     ; 0.864      ;
; -1.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.326     ; 0.861      ;
; -0.922 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.238      ;
; -0.919 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.235      ;
; -0.919 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.235      ;
; -0.809 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.125      ;
; -0.321 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.137      ;
; -0.318 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.134      ;
; -0.318 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.134      ;
; -0.301 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.142     ; 0.101      ;
; -0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.140     ; 0.101      ;
; -0.190 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.006      ;
; 1.283  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 0.736      ;
; 1.749  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.327      ; 0.770      ;
; 15.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 4.109      ;
; 15.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 4.109      ;
; 15.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 4.109      ;
; 16.284 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 3.550      ;
; 16.361 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 3.473      ;
; 16.825 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 3.010      ;
; 16.928 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 2.906      ;
; 16.975 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.860      ;
; 16.975 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.860      ;
; 16.975 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.860      ;
; 16.975 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.860      ;
; 17.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.814      ;
; 17.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.814      ;
; 17.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.814      ;
; 17.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.814      ;
; 17.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 2.589      ;
; 17.418 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.279      ; 2.863      ;
; 17.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.279      ; 2.632      ;
; 17.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.285      ; 2.624      ;
; 17.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.285      ; 2.606      ;
; 18.083 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 1.759      ;
; 18.338 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 1.504      ;
; 19.007 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 0.835      ;
; 31.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.031      ;
; 31.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.014      ;
; 32.959 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 6.970      ;
; 33.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.783      ;
; 33.291 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 6.638      ;
; 33.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.627      ;
; 33.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.494      ;
; 33.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.467      ;
; 33.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.382      ;
; 33.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.354      ;
; 33.725 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.544     ; 5.733      ;
; 33.906 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.544     ; 5.552      ;
; 33.951 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.978      ;
; 34.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.810      ;
; 34.132 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.792      ;
; 34.162 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.762      ;
; 34.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.695      ;
; 34.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.678      ;
; 34.274 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.650      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 34.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.955      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.619      ;
; 35.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.577      ;
; 35.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.577      ;
; 35.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.577      ;
; 35.388 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.541      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.514      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
; 35.420 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.505      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.893    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.328      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; -0.852    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.503      ; 2.287      ;
; 11758.167 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.093     ; 5.630      ;
; 11758.167 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.093     ; 5.630      ;
; 11758.167 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.093     ; 5.630      ;
; 11758.236 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.081     ; 5.573      ;
; 11758.236 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.081     ; 5.573      ;
; 11758.236 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.081     ; 5.573      ;
; 11758.236 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.081     ; 5.573      ;
; 11758.236 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.081     ; 5.573      ;
; 11758.280 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.086     ; 5.524      ;
; 11758.280 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.086     ; 5.524      ;
; 11758.280 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.086     ; 5.524      ;
; 11758.280 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.086     ; 5.524      ;
; 11758.459 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.550     ; 4.881      ;
; 11758.459 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.550     ; 4.881      ;
; 11758.459 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.550     ; 4.881      ;
; 11758.518 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.548     ; 4.824      ;
; 11758.518 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.548     ; 4.824      ;
; 11758.518 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.548     ; 4.824      ;
; 11758.518 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.548     ; 4.824      ;
; 11758.518 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.548     ; 4.824      ;
; 11758.533 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.791      ;
; 11758.533 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.791      ;
; 11758.533 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.791      ;
; 11758.561 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.763      ;
; 11758.561 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.763      ;
; 11758.561 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.763      ;
; 11758.572 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.543     ; 4.775      ;
; 11758.572 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.543     ; 4.775      ;
; 11758.572 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.543     ; 4.775      ;
; 11758.572 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.543     ; 4.775      ;
; 11758.602 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.734      ;
; 11758.602 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.734      ;
; 11758.602 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.734      ;
; 11758.602 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.734      ;
; 11758.602 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.734      ;
; 11758.624 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.700      ;
; 11758.624 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.700      ;
; 11758.624 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.700      ;
; 11758.630 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.706      ;
; 11758.630 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.706      ;
; 11758.630 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.706      ;
; 11758.630 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.706      ;
; 11758.630 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.706      ;
; 11758.646 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.685      ;
; 11758.646 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.685      ;
; 11758.646 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.685      ;
; 11758.646 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.685      ;
; 11758.674 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.657      ;
; 11758.674 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.657      ;
; 11758.674 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.657      ;
; 11758.674 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.657      ;
; 11758.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.643      ;
; 11758.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.643      ;
; 11758.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.643      ;
; 11758.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.643      ;
; 11758.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.643      ;
; 11758.737 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.594      ;
; 11758.737 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.594      ;
; 11758.737 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.594      ;
; 11758.737 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.594      ;
; 11758.757 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.567      ;
; 11758.757 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.567      ;
; 11758.757 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.566     ; 4.567      ;
; 11758.826 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.510      ;
; 11758.826 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.510      ;
; 11758.826 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.510      ;
; 11758.826 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.510      ;
; 11758.826 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.554     ; 4.510      ;
; 11758.870 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.461      ;
; 11758.870 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.461      ;
; 11758.870 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.461      ;
; 11758.870 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.559     ; 4.461      ;
; 11759.116 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[0]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.140     ; 4.634      ;
; 11759.116 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[1]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.140     ; 4.634      ;
; 11759.116 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[2]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.140     ; 4.634      ;
; 11759.116 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.140     ; 4.634      ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.528 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.500        ; 2.326      ; 3.346      ;
; -0.501 ; adc128s022:adc128s022|Data[4]         ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.263      ;
; -0.392 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.290      ; 3.174      ;
; -0.391 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.290      ; 3.173      ;
; -0.378 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.297      ; 3.167      ;
; -0.341 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.297      ; 3.130      ;
; -0.339 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.297      ; 3.128      ;
; -0.339 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.297      ; 3.128      ;
; -0.335 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.297      ; 3.124      ;
; -0.316 ; adc128s022:adc128s022|Data[6]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.078      ;
; -0.295 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.500        ; 2.290      ; 3.077      ;
; -0.272 ; adc128s022:adc128s022|Data[11]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.034      ;
; -0.270 ; adc128s022:adc128s022|Data[4]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.032      ;
; -0.267 ; adc128s022:adc128s022|Data[8]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.029      ;
; -0.256 ; adc128s022:adc128s022|Data[7]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.018      ;
; -0.255 ; adc128s022:adc128s022|Data[10]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 2.017      ;
; -0.219 ; adc128s022:adc128s022|Data[9]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.981      ;
; -0.197 ; adc128s022:adc128s022|Data[5]         ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.959      ;
; -0.172 ; adc128s022:adc128s022|Data[5]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.934      ;
; -0.119 ; adc128s022:adc128s022|Data[6]         ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.842      ; 1.889      ;
; -0.109 ; adc128s022:adc128s022|Data[7]         ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.871      ;
; -0.103 ; adc128s022:adc128s022|Data[1]         ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.865      ;
; -0.099 ; adc128s022:adc128s022|Data[3]         ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.861      ;
; -0.074 ; adc128s022:adc128s022|Data[2]         ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.836      ;
; 0.050  ; adc128s022:adc128s022|Data[0]         ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.834      ; 1.712      ;
; 0.255  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.290      ; 3.027      ;
; 0.255  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.290      ; 3.027      ;
; 0.291  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.297      ; 2.998      ;
; 0.295  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.297      ; 2.994      ;
; 0.301  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.297      ; 2.988      ;
; 0.305  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.297      ; 2.984      ;
; 0.367  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 1.000        ; 2.326      ; 2.951      ;
; 0.390  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.297      ; 2.899      ;
; 0.463  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 1.000        ; 2.290      ; 2.819      ;
; 14.744 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.102     ; 5.156      ;
; 14.748 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.102     ; 5.152      ;
; 14.759 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.102     ; 5.141      ;
; 15.045 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.102     ; 4.855      ;
; 15.050 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.102     ; 4.850      ;
; 15.796 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.114     ; 4.092      ;
; 15.797 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.114     ; 4.091      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 15.813 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 4.117      ;
; 16.005 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.114     ; 3.883      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.028 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.902      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.197 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.733      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
; 16.225 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.072     ; 3.705      ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Rst_n'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.200 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.793      ; 1.057      ;
; -0.181 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.796      ; 1.044      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                   ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.189     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.455      ;
; 15.205     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 2.439      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.219 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.710      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.242 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.687      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.244 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.685      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.417 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.512      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.418 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.511      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.554 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.375      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499997.555 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 2.374      ;
; 499998.067 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.862      ;
; 499998.080 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.849      ;
; 499998.083 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.846      ;
; 499998.250 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.679      ;
; 499998.254 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.675      ;
; 499998.418 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.511      ;
; 499998.423 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.073     ; 1.506      ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 18.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 1.129      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.769      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.637      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.495      ;
; 36.581 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.336      ;
; 36.588 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.329      ;
; 36.725 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.192      ;
; 36.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.184      ;
; 36.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.160      ;
; 36.874 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.056      ;
; 36.885 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 3.032      ;
; 36.923 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.994      ;
; 36.947 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.983      ;
; 37.004 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.926      ;
; 37.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.904      ;
; 37.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.837      ;
; 37.132 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.798      ;
; 37.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.722      ;
; 37.218 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.712      ;
; 37.241 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.676      ;
; 37.248 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.669      ;
; 37.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.666      ;
; 37.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.678      ;
; 37.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.672      ;
; 37.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.597      ;
; 37.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.548      ;
; 37.381 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.548      ;
; 37.383 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.534      ;
; 37.385 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.532      ;
; 37.393 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.524      ;
; 37.417 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.500      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.489      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 2.471      ;
; 37.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.431      ;
; 37.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.416      ;
; 37.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.418      ;
; 37.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.392      ;
; 37.545 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.372      ;
; 37.583 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.334      ;
; 37.596 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.321      ;
; 37.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.274      ;
; 37.673 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.244      ;
; 37.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.189      ;
; 37.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.119      ;
; 37.855 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.062      ;
; 37.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.067      ;
; 37.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.067      ;
; 37.870 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 2.047      ;
; 37.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.028      ;
; 37.909 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.020      ;
; 37.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.016      ;
; 37.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.016      ;
; 37.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.015      ;
; 37.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 2.015      ;
; 37.919 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 2.011      ;
; 37.958 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 1.972      ;
; 37.989 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 1.941      ;
; 37.992 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 1.938      ;
; 38.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 1.928      ;
; 38.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 1.927      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                    ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -5.714 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 3.741      ;
; -5.577 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.044      ;
; -5.570 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 3.870      ;
; -5.549 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 3.741      ;
; -5.539 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 3.916      ;
; -5.538 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 3.917      ;
; -5.464 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.172      ;
; -5.421 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.034      ;
; -5.412 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.044      ;
; -5.405 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 3.870      ;
; -5.380 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.060      ;
; -5.374 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 3.916      ;
; -5.373 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 3.917      ;
; -5.344 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.382      ; 4.118      ;
; -5.341 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.114      ;
; -5.299 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.172      ;
; -5.295 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.326      ;
; -5.294 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.161      ;
; -5.289 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.347      ;
; -5.288 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.348      ;
; -5.256 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.034      ;
; -5.250 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.190      ;
; -5.223 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.232      ;
; -5.215 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.060      ;
; -5.209 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.382      ; 4.253      ;
; -5.182 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.454      ;
; -5.179 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.217      ; 4.118      ;
; -5.176 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.114      ;
; -5.171 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.465      ;
; -5.162 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.293      ;
; -5.130 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.326      ;
; -5.129 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.161      ;
; -5.126 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.382      ; 4.336      ;
; -5.124 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.347      ;
; -5.123 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.348      ;
; -5.097 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.358      ;
; -5.091 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.545      ;
; -5.085 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.190      ;
; -5.058 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.232      ;
; -5.055 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.566      ;
; -5.044 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.217      ; 4.253      ;
; -5.044 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.592      ;
; -5.043 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.382      ; 4.419      ;
; -5.017 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.454      ;
; -5.014 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.426      ;
; -5.012 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.485      ; 4.713      ;
; -5.007 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.629      ;
; -5.006 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.465      ;
; -5.006 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.630      ;
; -5.006 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.434      ;
; -4.998 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.554      ; 4.636      ;
; -4.997 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.293      ;
; -4.987 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.375      ; 4.468      ;
; -4.973 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.663      ;
; -4.961 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.217      ; 4.336      ;
; -4.932 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.358      ;
; -4.926 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.545      ;
; -4.912 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.724      ;
; -4.911 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.710      ;
; -4.903 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.554      ; 4.731      ;
; -4.890 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.566      ;
; -4.889 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.747      ;
; -4.882 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.558      ;
; -4.879 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.592      ;
; -4.878 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.217      ; 4.419      ;
; -4.878 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.320      ; 4.682      ;
; -4.873 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.360      ; 4.567      ;
; -4.849 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.426      ;
; -4.847 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.789      ;
; -4.846 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.554      ; 4.788      ;
; -4.842 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.629      ;
; -4.841 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.630      ;
; -4.841 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.434      ;
; -4.841 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.780      ;
; -4.839 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.666      ; 5.067      ;
; -4.833 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.389      ; 4.636      ;
; -4.822 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.210      ; 4.468      ;
; -4.821 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.800      ;
; -4.809 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.827      ;
; -4.808 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.663      ;
; -4.799 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.381      ; 4.662      ;
; -4.773 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.848      ;
; -4.762 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.874      ;
; -4.747 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.724      ;
; -4.746 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.710      ;
; -4.738 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.389      ; 4.731      ;
; -4.737 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.899      ;
; -4.724 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.747      ;
; -4.717 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.558      ;
; -4.709 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.912      ;
; -4.708 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.195      ; 4.567      ;
; -4.705 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.501      ; 5.036      ;
; -4.700 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.541      ; 4.921      ;
; -4.691 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.556      ; 4.945      ;
; -4.682 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.789      ;
; -4.681 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.389      ; 4.788      ;
; -4.676 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.780      ;
; -4.656 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.376      ; 4.800      ;
; -4.644 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.391      ; 4.827      ;
; -4.634 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 9.216      ; 4.662      ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.485 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 0.693      ;
; -1.009 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 0.669      ;
; -0.036 ; adc128s022:adc128s022|Data[9]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 1.402      ;
; -0.029 ; adc128s022:adc128s022|Data[6]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 1.416      ;
; -0.008 ; adc128s022:adc128s022|Data[7]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 1.437      ;
; -0.005 ; adc128s022:adc128s022|Data[5]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 1.440      ;
; 0.028  ; adc128s022:adc128s022|Data[4]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 1.466      ;
; 0.033  ; adc128s022:adc128s022|Data[11]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 1.471      ;
; 0.049  ; adc128s022:adc128s022|Data[10]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 1.487      ;
; 0.064  ; adc128s022:adc128s022|Data[8]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 1.502      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.385  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; data_gen:u_data_gen|rd_sec_addr[5]                             ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.412  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 1.888      ;
; 0.417  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.439  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.723      ;
; 0.470  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.754      ;
; 0.470  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.754      ;
; 0.472  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.483  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.767      ;
; 0.497  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.783      ;
; 0.498  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.506  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.515  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.515  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.558  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.793     ; 0.070      ;
; 0.561  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.796     ; 0.070      ;
; 0.564  ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.848      ;
; 0.566  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.042      ;
; 0.567  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.043      ;
; 0.569  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.045      ;
; 0.583  ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.867      ;
; 0.590  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.874      ;
; 0.590  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.874      ;
; 0.609  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.634  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.918      ;
; 0.636  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.920      ;
; 0.637  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.921      ;
; 0.638  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.922      ;
; 0.638  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.922      ;
; 0.644  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.928      ;
; 0.644  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.928      ;
; 0.675  ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.959      ;
; 0.676  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.962      ;
; 0.680  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.966      ;
; 0.680  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.966      ;
; 0.681  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.965      ;
; 0.681  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.965      ;
; 0.682  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.966      ;
; 0.682  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.966      ;
; 0.684  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.968      ;
; 0.687  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.971      ;
; 0.692  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.696  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.982      ;
; 0.696  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.983      ;
; 0.706  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.991      ;
; 0.710  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.994      ;
; 0.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.718  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.721  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.005      ;
; 0.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.015      ;
; 0.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.016      ;
; 0.735  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.019      ;
; 0.737  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.741  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.741  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.744  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.756  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                               ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.068 ; adc128s022:adc128s022|Data[3]            ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.500      ;
; -1.040 ; adc128s022:adc128s022|Data[0]            ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.528      ;
; -1.030 ; adc128s022:adc128s022|Data[7]            ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.538      ;
; -0.991 ; adc128s022:adc128s022|Data[6]            ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.301      ; 1.585      ;
; -0.960 ; adc128s022:adc128s022|Data[5]            ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.608      ;
; -0.939 ; adc128s022:adc128s022|Data[2]            ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.629      ;
; -0.935 ; adc128s022:adc128s022|Data[5]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.633      ;
; -0.909 ; adc128s022:adc128s022|Data[1]            ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.659      ;
; -0.895 ; adc128s022:adc128s022|Data[9]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.673      ;
; -0.861 ; adc128s022:adc128s022|Data[11]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.707      ;
; -0.860 ; adc128s022:adc128s022|Data[4]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.708      ;
; -0.851 ; adc128s022:adc128s022|Data[8]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.717      ;
; -0.846 ; adc128s022:adc128s022|Data[7]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.722      ;
; -0.842 ; adc128s022:adc128s022|Data[10]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.726      ;
; -0.816 ; adc128s022:adc128s022|Data[6]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.752      ;
; -0.583 ; adc128s022:adc128s022|Data[4]            ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 2.293      ; 1.985      ;
; 0.084  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.382      ; 2.691      ;
; 0.112  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.375      ; 2.712      ;
; 0.165  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.382      ; 2.772      ;
; 0.169  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.382      ; 2.776      ;
; 0.175  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.382      ; 2.782      ;
; 0.179  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.382      ; 2.786      ;
; 0.213  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.375      ; 2.813      ;
; 0.214  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.000        ; 2.375      ; 2.814      ;
; 0.228  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.000        ; 2.412      ; 2.865      ;
; 0.401  ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Clk                                                      ; Clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.701  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.706  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.711  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.714  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.981      ;
; 0.718  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.985      ;
; 0.720  ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.987      ;
; 0.734  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.001      ;
; 0.740  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.007      ;
; 0.771  ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.038      ;
; 0.800  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.067      ;
; 0.828  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.382      ; 2.935      ;
; 0.829  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.382      ; 2.936      ;
; 0.832  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.382      ; 2.939      ;
; 0.832  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.382      ; 2.939      ;
; 0.869  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.382      ; 2.976      ;
; 0.871  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.375      ; 2.971      ;
; 0.879  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.375      ; 2.979      ;
; 0.880  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; -0.500       ; 2.375      ; 2.980      ;
; 1.008  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.023  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.027  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.036  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.303      ;
; 1.037  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.304      ;
; 1.040  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.307      ;
; 1.042  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.044  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.055  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.322      ;
; 1.108  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; -0.500       ; 2.412      ; 3.245      ;
; 1.121  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.388      ;
; 1.122  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.126  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.393      ;
; 1.128  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.395      ;
; 1.129  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.396      ;
; 1.130  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.397      ;
; 1.133  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.400      ;
; 1.149  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.150  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.417      ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.387 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.669      ;
; -0.363 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.693      ;
; 0.339  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.384      ;
; 0.450  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.495      ;
; 0.550  ; wave:wave|delay[22]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.286      ;
; 0.565  ; wave:wave|delay[22]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.301      ;
; 0.660  ; wave:wave|delay[21]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.396      ;
; 0.671  ; wave:wave|delay[20]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.407      ;
; 0.675  ; wave:wave|delay[23]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.963      ;
; 0.675  ; wave:wave|delay[24]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.963      ;
; 0.686  ; wave:wave|delay[20]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.422      ;
; 0.687  ; wave:wave|delay[21]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.423      ;
; 0.690  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691  ; wave:wave|delay[16]                 ; wave:wave|delay[16]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.692  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; wave:wave|delay[3]                  ; wave:wave|delay[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; wave:wave|delay[19]                 ; wave:wave|delay[19]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693  ; wave:wave|delay[1]                  ; wave:wave|delay[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693  ; wave:wave|delay[17]                 ; wave:wave|delay[17]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693  ; wave:wave|count[1]                  ; wave:wave|count[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.981      ;
; 0.693  ; wave:wave|count[3]                  ; wave:wave|count[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.981      ;
; 0.694  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694  ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694  ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694  ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694  ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.696  ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696  ; wave:wave|delay[25]                 ; wave:wave|delay[25]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.697  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697  ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
; 0.697  ; wave:wave|delay[20]                 ; wave:wave|delay[20]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
; 0.697  ; wave:wave|count[6]                  ; wave:wave|count[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.985      ;
; 0.698  ; wave:wave|delay[22]                 ; wave:wave|delay[22]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.967      ;
; 0.698  ; wave:wave|count[2]                  ; wave:wave|count[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.986      ;
; 0.700  ; wave:wave|delay[5]                  ; wave:wave|delay[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.969      ;
; 0.705  ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; wave:wave|delay[2]                  ; wave:wave|delay[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; wave:wave|delay[4]                  ; wave:wave|delay[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; wave:wave|delay[6]                  ; wave:wave|delay[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; wave:wave|delay[10]                 ; wave:wave|delay[10]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; wave:wave|delay[12]                 ; wave:wave|delay[12]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; wave:wave|delay[13]                 ; wave:wave|delay[13]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706  ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; wave:wave|delay[8]                  ; wave:wave|delay[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; wave:wave|delay[9]                  ; wave:wave|delay[9]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; wave:wave|delay[11]                 ; wave:wave|delay[11]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; wave:wave|delay[15]                 ; wave:wave|delay[15]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; wave:wave|delay[18]                 ; wave:wave|delay[18]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; wave:wave|delay[7]                  ; wave:wave|delay[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708  ; wave:wave|delay[21]                 ; wave:wave|delay[21]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.709  ; wave:wave|delay[14]                 ; wave:wave|delay[14]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710  ; wave:wave|count[5]                  ; wave:wave|count[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.998      ;
; 0.712  ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; wave:wave|delay[0]                  ; wave:wave|delay[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.981      ;
; 0.713  ; wave:wave|count[7]                  ; wave:wave|count[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.001      ;
; 0.715  ; wave:wave|count[4]                  ; wave:wave|count[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.003      ;
; 0.717  ; wave:wave|count[8]                  ; wave:wave|count[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.005      ;
; 0.727  ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.729  ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730  ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.740  ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.766  ; wave:wave|delay[19]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.502      ;
; 0.791  ; wave:wave|delay[19]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.527      ;
; 0.802  ; wave:wave|delay[18]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.538      ;
; 0.809  ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.077      ;
; 0.810  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[3]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.328      ;
; 0.815  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[2]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.333      ;
; 0.817  ; wave:wave|delay[18]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.553      ;
; 0.820  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[2]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.338      ;
; 0.830  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[3]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.348      ;
; 0.833  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.878      ;
; 0.848  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.893      ;
; 0.890  ; wave:wave|delay[17]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.626      ;
; 0.896  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.941      ;
; 0.898  ; wave:wave|sum[3]                    ; wave:wave|div[3]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.136      ;
; 0.901  ; wave:wave|sum[6]                    ; wave:wave|div[6]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.139      ;
; 0.902  ; wave:wave|count[0]                  ; wave:wave|count[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.190      ;
; 0.902  ; wave:wave|sum[5]                    ; wave:wave|div[5]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.140      ;
; 0.909  ; wave:wave|delay[16]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.645      ;
; 0.916  ; wave:wave|delay[17]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.652      ;
; 0.924  ; wave:wave|delay[16]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 1.660      ;
; 0.925  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[4]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.443      ;
; 0.927  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[1]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.973      ;
; 0.932  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[1]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.978      ;
; 0.942  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[4]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.460      ;
; 0.952  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[5]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.470      ;
; 0.955  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.000      ;
; 0.957  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[5]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 2.475      ;
; 0.970  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.015      ;
; 0.999  ; wave:wave|delay[23]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.287      ;
; 1.003  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.048      ;
; 1.010  ; wave:wave|sum[1]                    ; wave:wave|div[1]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010  ; wave:wave|delay[0]                  ; wave:wave|delay[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010  ; wave:wave|delay[16]                 ; wave:wave|delay[17]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Rst_n'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.246 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 1.142      ; 0.976      ;
; -0.226 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 1.140      ; 0.994      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; adc128s022:adc128s022|ADC_SCLK        ; adc128s022:adc128s022|ADC_SCLK        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc128s022:adc128s022|ADC_DIN         ; adc128s022:adc128s022|ADC_DIN         ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; adc128s022:adc128s022|ADC_CS_N        ; adc128s022:adc128s022|ADC_CS_N        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.460 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.462 ; adc128s022:adc128s022|r_data[6]       ; adc128s022:adc128s022|r_data[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.475 ; adc128s022:adc128s022|r_data[2]       ; adc128s022:adc128s022|r_data[3]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.759      ;
; 0.475 ; adc128s022:adc128s022|r_data[4]       ; adc128s022:adc128s022|r_data[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.759      ;
; 0.475 ; adc128s022:adc128s022|r_data[7]       ; adc128s022:adc128s022|r_data[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.759      ;
; 0.475 ; adc128s022:adc128s022|r_data[10]      ; adc128s022:adc128s022|r_data[11]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.759      ;
; 0.476 ; adc128s022:adc128s022|r_data[3]       ; adc128s022:adc128s022|r_data[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.760      ;
; 0.476 ; adc128s022:adc128s022|r_data[8]       ; adc128s022:adc128s022|r_data[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.760      ;
; 0.478 ; adc128s022:adc128s022|r_data[5]       ; adc128s022:adc128s022|r_data[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.762      ;
; 0.650 ; adc128s022:adc128s022|r_data[9]       ; adc128s022:adc128s022|r_data[10]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.934      ;
; 0.653 ; adc128s022:adc128s022|r_data[0]       ; adc128s022:adc128s022|r_data[1]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.937      ;
; 0.653 ; adc128s022:adc128s022|r_data[1]       ; adc128s022:adc128s022|r_data[2]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.937      ;
; 0.673 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.959      ;
; 0.674 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.960      ;
; 0.674 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.960      ;
; 0.678 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.964      ;
; 0.679 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.965      ;
; 0.679 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.965      ;
; 0.680 ; adc128s022:adc128s022|DIV_CNT[7]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.966      ;
; 0.687 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.692 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.978      ;
; 0.693 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.979      ;
; 0.702 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[0]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.988      ;
; 0.722 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.008      ;
; 0.745 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.031      ;
; 0.791 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.077      ;
; 0.870 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.604      ;
; 0.920 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.206      ;
; 0.950 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.236      ;
; 0.995 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.281      ;
; 0.996 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.282      ;
; 0.997 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.283      ;
; 0.997 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.283      ;
; 0.998 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.284      ;
; 0.998 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.284      ;
; 0.998 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.284      ;
; 1.009 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.295      ;
; 1.010 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.296      ;
; 1.011 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.297      ;
; 1.012 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.298      ;
; 1.013 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.299      ;
; 1.013 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.299      ;
; 1.026 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.312      ;
; 1.032 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.318      ;
; 1.032 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.318      ;
; 1.056 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.342      ;
; 1.090 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.376      ;
; 1.093 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.379      ;
; 1.095 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.381      ;
; 1.105 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.391      ;
; 1.118 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.404      ;
; 1.119 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.405      ;
; 1.120 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.406      ;
; 1.120 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.406      ;
; 1.120 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.406      ;
; 1.120 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.406      ;
; 1.124 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.410      ;
; 1.133 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.419      ;
; 1.134 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.420      ;
; 1.135 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.421      ;
; 1.139 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.425      ;
; 1.154 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.440      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[10]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.157 ; Rst_n                                 ; adc128s022:adc128s022|r_data[11]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.356      ;
; 1.161 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.447      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[10]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.198 ; Rst_n                                 ; adc128s022:adc128s022|r_data[11]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.894      ; 2.397      ;
; 1.215 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.501      ;
; 1.217 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.503      ;
; 1.241 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.527      ;
; 1.242 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.528      ;
; 1.242 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.528      ;
; 1.256 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.542      ;
; 1.339 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.625      ;
; 1.363 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.649      ;
; 1.369 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.655      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.694 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 1.016 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.033 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.040 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.308      ;
; 1.055 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.323      ;
; 1.112 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.380      ;
; 1.116 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.384      ;
; 1.138 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.409      ;
; 1.146 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.414      ;
; 1.152 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.423      ;
; 1.162 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.430      ;
; 1.177 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.445      ;
; 1.234 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.502      ;
; 1.260 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.528      ;
; 1.281 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.549      ;
; 1.284 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.552      ;
; 1.294 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.562      ;
; 1.299 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.567      ;
; 1.440 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.708      ;
; 1.451 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.719      ;
; 2.039 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.307      ;
; 2.039 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.307      ;
; 2.039 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.307      ;
; 2.039 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.307      ;
; 2.046 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.314      ;
; 2.046 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.314      ;
; 2.203 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.471      ;
; 2.203 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.471      ;
; 2.203 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.471      ;
; 2.203 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.471      ;
; 2.203 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.471      ;
; 2.207 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.475      ;
; 2.351 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.619      ;
; 2.351 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.619      ;
; 2.351 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.619      ;
; 3.563 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.031      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
; 3.990 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.458      ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.744      ;
; 0.617 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.720 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.996      ;
; 0.734 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.030      ;
; 0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.039      ;
; 0.817 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.085      ;
; 0.818 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.086      ;
; 0.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.113      ;
; 0.847 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.162      ;
; 0.963 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.230      ;
; 0.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.231      ;
; 0.978 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.245      ;
; 1.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.286      ;
; 1.020 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.044 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.311      ;
; 1.085 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.353      ;
; 1.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.354      ;
; 1.091 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.359      ;
; 1.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.362      ;
; 1.096 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.363      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.374      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.375      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.377      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.378      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.383      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.384      ;
; 1.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.402      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.408      ;
; 1.142 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.409      ;
; 1.151 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.420      ;
; 1.161 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.428      ;
; 1.166 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.433      ;
; 1.173 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.453      ;
; 1.174 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.454      ;
; 1.174 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.454      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.499      ;
; 1.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.505      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.506      ;
; 1.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.526      ;
; 1.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.527      ;
; 1.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.530      ;
; 1.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.531      ;
; 1.273 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.540      ;
; 1.288 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.555      ;
; 1.302 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.569      ;
; 1.302 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.569      ;
; 1.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.570      ;
; 1.349 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.617      ;
; 1.358 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.626      ;
; 1.359 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.627      ;
; 1.361 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.628      ;
; 1.395 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.662      ;
; 1.414 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.681      ;
; 1.422 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.689      ;
; 1.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.720      ;
; 1.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.721      ;
; 1.482 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.750      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.737      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.740      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.743      ;
; 0.481 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.747      ;
; 0.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.866      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.866      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.866      ;
; 0.603 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.868      ;
; 0.612 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.878      ;
; 0.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.896      ;
; 0.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.901      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.913      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.913      ;
; 0.657 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.923      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.700 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.965      ;
; 0.702 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.970      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.980      ;
; 0.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.986      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.006      ;
; 0.738 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.003      ;
; 0.796 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.062      ;
; 0.802 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.068      ;
; 0.856 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.124      ;
; 0.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.130      ;
; 0.874 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.142      ;
; 0.944 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.212      ;
; 0.946 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.211      ;
; 0.991 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.256      ;
; 1.011 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.276      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.281      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.284      ;
; 1.022 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.287      ;
; 1.024 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.290      ;
; 1.026 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.292      ;
; 1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.296      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                      ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.415 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 0.684      ;
; 0.514 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 0.782      ;
; 0.700 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 0.987      ;
; 0.713 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 0.984      ;
; 0.717 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.004      ;
; 0.741 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.010      ;
; 0.741 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.009      ;
; 0.799 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.068      ;
; 0.804 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.073      ;
; 0.852 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.120      ;
; 0.882 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.086      ; 1.163      ;
; 0.919 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.188      ;
; 0.961 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.229      ;
; 0.971 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.258      ;
; 0.975 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.243      ;
; 0.975 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.243      ;
; 0.994 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.263      ;
; 0.999 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.268      ;
; 0.999 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.268      ;
; 1.001 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.270      ;
; 1.006 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.299      ;
; 1.028 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.296      ;
; 1.036 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.304      ;
; 1.036 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.305      ;
; 1.047 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.316      ;
; 1.070 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.339      ;
; 1.084 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.353      ;
; 1.108 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.376      ;
; 1.139 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.408      ;
; 1.146 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.414      ;
; 1.160 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.429      ;
; 1.165 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.434      ;
; 1.169 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.437      ;
; 1.171 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.439      ;
; 1.176 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.469      ;
; 1.188 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.457      ;
; 1.204 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.473      ;
; 1.236 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.504      ;
; 1.261 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.529      ;
; 1.263 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.531      ;
; 1.264 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.532      ;
; 1.302 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.035      ;
; 1.302 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.035      ;
; 1.302 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.035      ;
; 1.303 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.590      ;
; 1.308 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.577      ;
; 1.320 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.098      ; 1.613      ;
; 1.328 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.596      ;
; 1.330 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.599      ;
; 1.363 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.632      ;
; 1.365 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.633      ;
; 1.391 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.659      ;
; 1.392 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.660      ;
; 1.393 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.661      ;
; 1.397 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.684      ;
; 1.397 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.666      ;
; 1.398 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.685      ;
; 1.400 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.086      ; 1.681      ;
; 1.411 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.680      ;
; 1.418 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.686      ;
; 1.424 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.693      ;
; 1.457 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.725      ;
; 1.473 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.760      ;
; 1.480 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.544      ; 2.219      ;
; 1.480 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.544      ; 2.219      ;
; 1.481 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 1.750      ;
; 1.484 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.073      ; 1.752      ;
; 1.518 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.086      ; 1.799      ;
; 1.604 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 1.891      ;
; 1.614 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.346      ;
; 1.614 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.346      ;
; 1.614 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.346      ;
; 1.622 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.354      ;
; 1.622 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.354      ;
; 1.622 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.354      ;
; 1.762 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.543      ; 2.500      ;
; 1.762 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.543      ; 2.500      ;
; 1.770 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.086      ; 2.051      ;
; 1.828 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.543      ; 2.566      ;
; 1.828 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.543      ; 2.566      ;
; 1.835 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.568      ;
; 1.835 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.568      ;
; 1.835 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.568      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.857 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.074      ; 2.126      ;
; 1.978 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.092      ; 2.265      ;
; 1.983 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.544      ; 2.722      ;
; 1.983 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.544      ; 2.722      ;
; 2.030 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.763      ;
; 2.030 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.763      ;
; 2.030 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.538      ; 2.763      ;
; 2.077 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.537      ; 2.809      ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.425 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.483      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.183 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 3.241      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -3.163 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.206      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.973 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.110      ; 3.016      ;
; -2.720 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.553      ; 3.206      ;
; -2.530 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.553      ; 3.016      ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                     ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.869 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.890      ;
; -1.869 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.890      ;
; -1.869 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.890      ;
; -1.869 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.890      ;
; -1.869 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.890      ;
; -1.807 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.821      ;
; -1.807 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.821      ;
; -1.807 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.821      ;
; -1.764 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.090      ; 2.786      ;
; -1.756 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.777      ;
; -1.756 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.777      ;
; -1.756 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.777      ;
; -1.756 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.777      ;
; -1.756 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.777      ;
; -1.753 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.097      ; 2.782      ;
; -1.753 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.097      ; 2.782      ;
; -1.711 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.732      ;
; -1.711 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.732      ;
; -1.711 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.732      ;
; -1.711 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.732      ;
; -1.673 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.687      ;
; -1.673 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.687      ;
; -1.673 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.082      ; 2.687      ;
; -1.587 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.090      ; 2.609      ;
; -1.565 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.097      ; 2.594      ;
; -1.565 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.097      ; 2.594      ;
; -1.533 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.554      ;
; -1.533 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.554      ;
; -1.533 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.554      ;
; -1.533 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.089      ; 2.554      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.313 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.786      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.262 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.746      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.136 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.541      ; 2.609      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.068 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.552      ; 2.552      ;
; -1.057 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.098      ; 2.087      ;
; -0.989 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.098      ; 2.019      ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.524 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.840      ;
; -1.502 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.819      ;
; -1.502 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.819      ;
; -1.502 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.819      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.783      ;
; -1.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.783      ;
; -1.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.783      ;
; -1.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.783      ;
; -1.466 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.783      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.774      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.711      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.711      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.711      ;
; -1.394 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.711      ;
; -1.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.687      ;
; -1.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.687      ;
; -1.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.687      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.875      ; 2.558      ;
; -1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.487      ;
; -1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.487      ;
; -1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.874      ; 2.487      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.137 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.278      ; 2.857      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.099 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.826      ;
; -1.092 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.819      ;
; -1.092 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.285      ; 2.819      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.786      ;
; -1.014 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.783      ;
; -1.014 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.327      ; 2.783      ;
; -0.948 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 2.711      ;
; -0.948 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.321      ; 2.711      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.841 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.657      ;
; -0.802 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.875      ; 2.619      ;
; -0.802 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.875      ; 2.619      ;
; -0.802 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.875      ; 2.619      ;
; -0.782 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.598      ;
; -0.782 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.598      ;
; -0.782 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.598      ;
; -0.782 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.598      ;
; -0.782 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 2.598      ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.428 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.883      ; 2.753      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.875      ; 2.558      ;
; -1.241 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.875      ; 2.558      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -1.044 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.882      ; 2.368      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.713 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.883      ; 2.538      ;
; -0.617 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.875      ; 2.434      ;
; -0.617 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.875      ; 2.434      ;
; -0.617 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.875      ; 2.434      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.882      ; 2.237      ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk'                                                                                                ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.101 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.890      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.058 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.848      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.055 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.845      ;
; -0.039 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.500        ; 2.290      ; 2.821      ;
; -0.039 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.500        ; 2.290      ; 2.821      ;
; -0.036 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.500        ; 2.298      ; 2.826      ;
; 0.057  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.732      ;
; 0.057  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.732      ;
; 0.057  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.732      ;
; 0.057  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.732      ;
; 0.057  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.500        ; 2.297      ; 2.732      ;
; 0.512  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.777      ;
; 0.595  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 1.000        ; 2.290      ; 2.687      ;
; 0.595  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 1.000        ; 2.290      ; 2.687      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.638  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.652      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.640  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.650      ;
; 0.655  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 1.000        ; 2.298      ; 2.635      ;
; 0.735  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.554      ;
; 0.735  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.554      ;
; 0.735  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.554      ;
; 0.735  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.554      ;
; 0.735  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 1.000        ; 2.297      ; 2.554      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                   ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.115 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.480      ; 2.857      ;
; 0.165 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.482      ; 2.809      ;
; 0.165 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.482      ; 2.809      ;
; 0.188 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.482      ; 2.786      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.785      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.207 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.488      ; 2.773      ;
; 0.218 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.487      ; 2.761      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.248 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.733      ;
; 0.259 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.722      ;
; 0.259 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.722      ;
; 0.259 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.722      ;
; 0.259 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.489      ; 2.722      ;
; 0.287 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.482      ; 2.687      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.331 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.613      ;
; 0.350 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.594      ;
; 0.350 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.594      ;
; 0.350 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.594      ;
; 0.350 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.594      ;
; 0.350 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.594      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.378 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.450      ; 2.564      ;
; 0.392 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.552      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.397 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.547      ;
; 0.406 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.538      ;
; 0.406 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.538      ;
; 0.406 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.538      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 2.452      ; 2.483      ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                     ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.437 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.606      ; 2.394      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.426      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.426      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.426      ;
; -0.413 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.426      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.401 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.614      ; 2.438      ;
; -0.395 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.612      ; 2.442      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.372 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.466      ;
; -0.368 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.606      ; 2.463      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.360 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.613      ; 2.478      ;
; -0.339 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.606      ; 2.492      ;
; -0.339 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.606      ; 2.492      ;
; -0.283 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.604      ; 2.546      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.238 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.561      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.197 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.602      ;
; -0.172 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.626      ;
; -0.167 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.632      ;
; -0.167 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.632      ;
; -0.167 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.574      ; 2.632      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.160 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.638      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.156 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.571      ; 2.640      ;
; -0.138 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.660      ;
; -0.138 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.660      ;
; -0.138 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 2.573      ; 2.660      ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk'                                                                                                 ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.175 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.432      ;
; -0.175 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.432      ;
; -0.175 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.432      ;
; -0.175 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.432      ;
; -0.175 ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.432      ;
; -0.098 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.510      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.083 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.525      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.082 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 2.383      ; 2.526      ;
; -0.039 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.000        ; 2.375      ; 2.561      ;
; -0.039 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.000        ; 2.375      ; 2.561      ;
; 0.039  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.000        ; 2.382      ; 2.646      ;
; 0.506  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.613      ;
; 0.506  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.613      ;
; 0.506  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.613      ;
; 0.506  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.613      ;
; 0.506  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.613      ;
; 0.595  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.703      ;
; 0.598  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; -0.500       ; 2.375      ; 2.698      ;
; 0.598  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; -0.500       ; 2.375      ; 2.698      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.613  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.721      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.615  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 2.383      ; 2.723      ;
; 0.657  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; -0.500       ; 2.382      ; 2.764      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.637      ; 2.403      ;
; 0.461 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.637      ; 2.403      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.515 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.463      ;
; 0.526 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.474      ;
; 0.526 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.643      ; 2.474      ;
; 0.590 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.494      ;
; 0.590 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.494      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.606 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 2.510      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.649 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.592      ; 2.546      ;
; 0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.271      ;
; 0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.271      ;
; 0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.271      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.173      ; 2.317      ;
; 0.917 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.394      ;
; 0.917 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.394      ;
; 0.917 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.394      ;
; 0.926 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.403      ;
; 0.926 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.403      ;
; 0.926 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.403      ;
; 0.926 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.403      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.971 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.448      ;
; 0.997 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.474      ;
; 0.997 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.474      ;
; 0.997 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.474      ;
; 0.997 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.474      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 0.999 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.475      ;
; 1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.494      ;
; 1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.494      ;
; 1.017 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.172      ; 2.494      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.055 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.171      ; 2.531      ;
; 1.150 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.637      ; 2.592      ;
; 1.150 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.637      ; 2.592      ;
; 1.213 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.661      ;
; 1.213 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.661      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.216 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.643      ; 2.664      ;
; 1.292 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.599      ; 2.696      ;
; 1.292 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.599      ; 2.696      ;
; 1.299 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.599      ; 2.703      ;
; 1.299 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.599      ; 2.703      ;
; 1.299 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.599      ; 2.703      ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.644 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.129      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.173      ; 2.317      ;
; 0.839 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.173      ; 2.317      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 0.932 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.180      ; 2.417      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.278 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.263      ;
; 1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.173      ; 2.445      ;
; 1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.173      ; 2.445      ;
; 1.467 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.173      ; 2.445      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
; 1.647 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.180      ; 2.632      ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                     ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.142 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.919      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.180 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.430      ;
; 1.216 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.993      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.247 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.486      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.376 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.945      ; 2.626      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.425 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.934      ; 2.664      ;
; 1.664 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.432      ;
; 1.664 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.432      ;
; 1.664 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.432      ;
; 1.664 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.432      ;
; 1.693 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 2.470      ;
; 1.693 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 2.470      ;
; 1.717 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 2.486      ;
; 1.800 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.561      ;
; 1.800 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.561      ;
; 1.800 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.561      ;
; 1.845 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.613      ;
; 1.845 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.613      ;
; 1.845 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.613      ;
; 1.845 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.613      ;
; 1.878 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.646      ;
; 1.878 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.646      ;
; 1.878 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.646      ;
; 1.878 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.646      ;
; 1.878 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.646      ;
; 1.883 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 2.660      ;
; 1.883 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 2.660      ;
; 1.895 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 2.664      ;
; 1.937 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.698      ;
; 1.937 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.698      ;
; 1.937 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 2.698      ;
; 1.996 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.764      ;
; 1.996 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.764      ;
; 1.996 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.764      ;
; 1.996 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.764      ;
; 1.996 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 2.764      ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.625 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 2.876      ;
; 1.817 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 3.068      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.086 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.876      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.278 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 3.068      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.287 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.092      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
; 2.529 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.334      ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; -3.321 ; -3.321       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -3.321 ; -3.321       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -3.320 ; -3.320       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -3.319 ; -3.319       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -3.318 ; -3.318       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -3.317 ; -3.317       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -3.317 ; -3.317       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -3.315 ; -3.315       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -3.304 ; -3.304       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -3.299 ; -3.299       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -3.288 ; -3.288       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -3.284 ; -3.284       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -3.284 ; -3.284       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -3.283 ; -3.283       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -3.278 ; -3.278       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -3.278 ; -3.278       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -3.275 ; -3.275       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -3.275 ; -3.275       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -3.274 ; -3.274       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -3.273 ; -3.273       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -3.272 ; -3.272       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -3.271 ; -3.271       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -3.271 ; -3.271       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -3.269 ; -3.269       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -3.262 ; -3.262       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -3.262 ; -3.262       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -3.262 ; -3.262       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -3.262 ; -3.262       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -3.248 ; -3.248       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -3.248 ; -3.248       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -3.131 ; -3.131       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -3.027 ; -3.027       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[2]       ;
; -3.027 ; -3.027       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[5]       ;
; -3.027 ; -3.027       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[3]          ;
; -3.026 ; -3.026       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[3]       ;
; -3.025 ; -3.025       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[0]          ;
; -3.025 ; -3.025       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[3]          ;
; -3.024 ; -3.024       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[1]          ;
; -3.021 ; -3.021       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[4]       ;
; -3.011 ; -3.011       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[1]       ;
; -3.007 ; -3.007       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[0]       ;
; -2.995 ; -2.995       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[1]|datac              ;
; -2.991 ; -2.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[0]          ;
; -2.991 ; -2.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[2]          ;
; -2.991 ; -2.991       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[0]|datac              ;
; -2.987 ; -2.987       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[1]          ;
; -2.987 ; -2.987       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[2]          ;
; -2.982 ; -2.982       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[2]|datad              ;
; -2.982 ; -2.982       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[5]|datad              ;
; -2.982 ; -2.982       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[3]|datad                 ;
; -2.981 ; -2.981       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[3]|datad              ;
; -2.980 ; -2.980       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[0]|datad                 ;
; -2.980 ; -2.980       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[3]|datad                 ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[1]|datad                 ;
; -2.976 ; -2.976       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[4]|datad              ;
; -2.971 ; -2.971       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[1]|datac                 ;
; -2.971 ; -2.971       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[2]|datac                 ;
; -2.971 ; -2.971       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[0]|datac                 ;
; -2.971 ; -2.971       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[2]|datac                 ;
; -2.957 ; -2.957       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -2.957 ; -2.957       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -2.851 ; -2.851       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -2.844 ; -2.844       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -2.738 ; -2.738       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -2.738 ; -2.738       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -2.724 ; -2.724       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -2.724 ; -2.724       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -2.724 ; -2.724       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -2.724 ; -2.724       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -2.719 ; -2.719       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -2.716 ; -2.716       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -2.715 ; -2.715       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -2.715 ; -2.715       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -2.714 ; -2.714       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -2.713 ; -2.713       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -2.713 ; -2.713       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -2.713 ; -2.713       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -2.708 ; -2.708       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -2.708 ; -2.708       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -2.704 ; -2.704       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -2.704 ; -2.704       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -2.704 ; -2.704       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -2.700 ; -2.700       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -2.688 ; -2.688       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -2.684 ; -2.684       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -2.674 ; -2.674       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -2.671 ; -2.671       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -2.670 ; -2.670       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -2.670 ; -2.670       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -2.669 ; -2.669       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -2.337 ; -2.337       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~52|combout         ;
; -2.322 ; -2.322       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|datac           ;
; -2.119 ; -2.119       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -2.074 ; -2.074       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|datab           ;
; -2.067 ; -2.067       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|rgb_data[9]~28|combout       ;
; -2.002 ; -2.002       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -2.002 ; -2.002       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Rst_n'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Rst_n ; Rise       ; Rst_n                                                        ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[4]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|Rs232_Tx                                 ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_clk                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[0]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[1]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[2]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[3]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[0]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[10]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[11]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[12]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[13]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[14]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[15]                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[1]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[2]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[3]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[4]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[5]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[6]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[7]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[8]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[9]                               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[0]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[1]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[2]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[3]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[5]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[6]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[7]                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|uart_state                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|Rs232_Tx                                 ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[0]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[10]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[11]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[12]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[13]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[14]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[15]                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[1]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[2]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[3]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[4]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[5]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[6]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[7]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[8]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[9]                               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[0]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[1]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[2]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[3]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[5]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[6]                           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[7]                           ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_clk                                  ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[0]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[1]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[2]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[3]                               ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[4]                           ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|uart_state                               ;
; 9.827 ; 10.011       ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 9.906 ; 9.906        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.906 ; 9.906        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.906 ; 9.906        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.946 ; 9.946        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[1]|clk                                       ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[2]|clk                                       ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[3]|clk                                       ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|Rs232_Tx|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_clk|clk                                           ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[0]|clk                                        ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[1]|clk                                        ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[2]|clk                                        ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[3]|clk                                        ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[0]|clk                                        ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[10]|clk                                       ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[11]|clk                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_sec_addr[5]                             ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_start_en                                ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d0                            ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d1                            ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d0                                 ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d1                                 ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_start_en                                ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ;
; 19.675 ; 19.891       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ;
; 19.675 ; 19.891       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 20.008 ; 20.008       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 20.008 ; 20.008       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 20.008 ; 20.008       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------+
; 55.216 ; 55.432       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[389][0] ;
; 55.216 ; 55.432       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[389][4] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][0] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][1] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][2] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][3] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][4] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][5] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][6] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[141][7] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][0] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][1] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][2] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][3] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][4] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][5] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][6] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[177][7] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][0] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][1] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][2] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][3] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][4] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][5] ;
; 55.217 ; 55.433       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[201][7] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][0] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][1] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][2] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][3] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][4] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][5] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][6] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[193][7] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[234][1] ;
; 55.219 ; 55.435       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[234][2] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[233][2] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[233][4] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[233][6] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][0] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][1] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][2] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][3] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][4] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][5] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[237][6] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[249][1] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[249][3] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[249][6] ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][0]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][1]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][2]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][3]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][4]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][5]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][6]  ;
; 55.220 ; 55.436       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][7]  ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][0] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][1] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][2] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][3] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][4] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][5] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][6] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[109][7] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][0] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][1] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][2] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][3] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][4] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][5] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][6] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[173][7] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[249][2] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[249][4] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][0] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][1] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][2] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][3] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][4] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][5] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][6] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[361][7] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[391][0] ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][0]  ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][1]  ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][2]  ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][6]  ;
; 55.221 ; 55.437       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][7]  ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[127][4] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[127][6] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][0] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][1] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][2] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][3] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][4] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][5] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][6] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[133][7] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[143][0] ;
; 55.222 ; 55.438       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[143][1] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                        ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]      ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]      ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]       ;
; 5881.612 ; 5881.828     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]       ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ;
; 5881.616 ; 5881.832     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]      ;
; 5881.619 ; 5881.835     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X          ;
; 5881.661 ; 5881.877     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN         ;
; 5881.661 ; 5881.877     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK        ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]        ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]        ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]         ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]         ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]         ;
; 5881.662 ; 5881.878     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en              ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]         ;
; 5881.663 ; 5881.879     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]         ;
; 5881.664 ; 5881.880     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N        ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N        ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]         ;
; 5881.821 ; 5882.005     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]         ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN         ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK        ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]        ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]        ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]         ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]         ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]         ;
; 5881.822 ; 5882.006     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en              ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]      ;
; 5881.863 ; 5882.047     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X          ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ;
; 5881.866 ; 5882.050     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]      ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]      ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]       ;
; 5881.870 ; 5882.054     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]       ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[0]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[10]|clk             ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[11]|clk             ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[1]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[2]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[3]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[4]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[5]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[6]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[7]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[8]|clk              ;
; 5881.882 ; 5881.882     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|r_data[9]|clk              ;
; 5881.886 ; 5881.886     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[0]|clk        ;
; 5881.886 ; 5881.886     ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[1]|clk        ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                   ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.716 ; 249999.932   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.880 ; 250000.064   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.965 ; 249999.965   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 249999.965 ; 249999.965   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 249999.986 ; 249999.986   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 250000.013 ; 250000.013   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 250000.033 ; 250000.033   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 250000.033 ; 250000.033   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 499997.513 ; 500000.000   ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; 0.715   ; 0.998   ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; 1.538   ; 2.044   ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; 0.697   ; 0.970   ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; 4.091   ; 4.176   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 1.762   ; 1.803   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 1.241   ; 1.342   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 3.389   ; 3.450   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -14.846 ; -14.807 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.407   ; 4.682   ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; -0.114 ; -0.358 ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; -1.116 ; -1.598 ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; -0.249 ; -0.485 ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; -3.348 ; -3.422 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -1.267 ; -1.308 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.522 ; -0.670 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -2.723 ; -2.770 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 16.582 ; 16.556 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -1.876 ; -1.931 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 8.104  ; 8.442  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 4.862  ; 5.180  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 4.862  ; 5.180  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.252  ; 6.919  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.104  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.534 ; 14.724 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.534 ; 14.674 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.239 ; 14.433 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.776 ; 13.221 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.766 ; 13.211 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.776 ; 13.221 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.802 ; 13.251 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.937 ; 14.465 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.910 ; 13.295 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.661 ; 13.127 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.096 ; 13.503 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.383 ; 14.570 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.883 ; 14.314 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.406 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.362 ; 14.724 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.406 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.422  ; 7.258  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 6.522  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.526 ; 14.716 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.526 ; 14.666 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.231 ; 14.425 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.768 ; 13.213 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.758 ; 13.203 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.768 ; 13.213 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.794 ; 13.243 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.929 ; 14.457 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.902 ; 13.287 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 13.653 ; 13.119 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.088 ; 13.495 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.375 ; 14.562 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.875 ; 14.306 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.001 ; 14.398 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.354 ; 14.716 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.001 ; 14.398 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 2.975  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 11.055 ; 10.979 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 12.279 ; 11.023 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 12.769 ; 12.607 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 11.779 ; 11.340 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 11.484 ; 11.099 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 11.608 ; 11.363 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 11.598 ; 11.353 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 11.608 ; 11.363 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 11.634 ; 11.393 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 12.769 ; 12.607 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 11.742 ; 11.437 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 11.493 ; 11.269 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 11.928 ; 11.645 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 11.628 ; 11.236 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 11.517 ; 11.323 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 11.643 ; 11.415 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 11.996 ; 11.733 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 11.643 ; 11.415 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 9.473  ; 9.081  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 2.903  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 5.962  ; 6.167  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 5.215  ; 5.449  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 4.974  ; 5.123  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 5.442  ; 5.167  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 7.665  ; 7.380  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 9.638  ; 8.981  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 25.668 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 25.346 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.299  ; 8.039  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.790  ; 8.652  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.488  ; 9.090  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 5.637  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 7.796  ; 8.122  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 4.696  ; 5.001  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 4.696  ; 5.001  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.897  ; 6.561  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.815  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.370  ; 6.906  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.939  ; 7.334  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.651  ; 7.099  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.486  ; 7.000  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.476  ; 6.990  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.486  ; 7.000  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.511  ; 7.030  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.646  ; 8.244  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.609  ; 7.067  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.370  ; 6.906  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.788  ; 7.267  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.788  ; 7.231  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.686  ; 7.318  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.811  ; 7.410  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.150  ; 7.715  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.811  ; 7.410  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.061  ; 6.887  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 6.254  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.534  ; 7.232  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.103  ; 7.660  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.815  ; 7.425  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.650  ; 7.326  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.640  ; 7.316  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.650  ; 7.326  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.675  ; 7.356  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.810  ; 8.570  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.773  ; 7.393  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.534  ; 7.232  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.952  ; 7.593  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.952  ; 7.557  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.850  ; 7.644  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.975  ; 7.736  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.314  ; 8.041  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.975  ; 7.736  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 2.518  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 5.836  ; 5.677  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 6.896  ; 6.301  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 6.308  ; 6.023  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 6.843  ; 6.360  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 6.555  ; 6.125  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 6.424  ; 6.117  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 6.414  ; 6.107  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 6.424  ; 6.117  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 6.449  ; 6.147  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 7.584  ; 7.361  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 6.547  ; 6.184  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 6.308  ; 6.023  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 6.726  ; 6.384  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 6.692  ; 6.257  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 6.585  ; 6.339  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 6.710  ; 6.431  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 7.049  ; 6.736  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 6.710  ; 6.431  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 7.532  ; 6.905  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 2.448  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 5.373  ; 5.571  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 4.656  ; 4.882  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 4.424  ; 4.569  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 4.876  ; 4.611  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 6.850  ; 6.607  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 8.164  ; 7.504  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 25.210 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 24.899 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 7.857  ; 5.260  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.047  ; 7.714  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.673  ; 8.174  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 5.377  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -4.847 ; -38.594       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.900 ; -797.490      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -0.993 ; -35.105       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.679 ; -7.543        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -0.479 ; -5.758        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.454 ; -5.448        ;
; Clk                                                      ; -0.178 ; -1.309        ;
; Rst_n                                                    ; 0.429  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 17.435 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.372 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -3.171 ; -38.306       ;
; Clk                                                      ; -0.821 ; -11.904       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.711 ; -2.914        ;
; Rst_n                                                    ; -0.266 ; -0.521        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.082 ; -0.082        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.185  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.187  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; 0.193  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.165 ; -41.856       ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.948 ; -23.585       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.860 ; -61.438       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.790 ; -16.533       ;
; Clk                                                      ; -0.113 ; -1.273        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.012  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -0.195 ; -7.243        ;
; Clk                                                      ; -0.081 ; -1.211        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.271  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.304  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.643  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.011  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------------+------------+---------------+
; Clock                                                    ; Slack      ; End Point TNS ;
+----------------------------------------------------------+------------+---------------+
; Rst_n                                                    ; -3.000     ; -3.000        ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -1.211     ; -124.534      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.000     ; -102.000      ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -1.000     ; -17.000       ;
; Clk                                                      ; 9.434      ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.769     ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.797     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.321     ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 5881.712   ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 249999.797 ; 0.000         ;
+----------------------------------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                              ;
+--------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -4.847 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.442     ; 3.403      ;
; -4.846 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.443     ; 3.401      ;
; -4.842 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.364     ; 3.476      ;
; -4.841 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.436     ; 3.403      ;
; -4.841 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.365     ; 3.474      ;
; -4.840 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.437     ; 3.401      ;
; -4.836 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.358     ; 3.476      ;
; -4.835 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.359     ; 3.474      ;
; -4.821 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.365     ; 3.454      ;
; -4.820 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.366     ; 3.452      ;
; -4.816 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.442     ; 3.372      ;
; -4.815 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.359     ; 3.454      ;
; -4.815 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.443     ; 3.370      ;
; -4.814 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.360     ; 3.452      ;
; -4.810 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.436     ; 3.372      ;
; -4.809 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.437     ; 3.370      ;
; -4.804 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.442     ; 3.360      ;
; -4.803 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.443     ; 3.358      ;
; -4.798 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.436     ; 3.360      ;
; -4.797 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.437     ; 3.358      ;
; -4.746 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.442     ; 3.302      ;
; -4.745 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.443     ; 3.300      ;
; -4.740 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.436     ; 3.302      ;
; -4.739 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.437     ; 3.300      ;
; -4.667 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.362     ; 3.303      ;
; -4.666 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.363     ; 3.301      ;
; -4.661 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.356     ; 3.303      ;
; -4.660 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.357     ; 3.301      ;
; -4.568 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.342     ; 3.224      ;
; -4.567 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.343     ; 3.222      ;
; -4.562 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.336     ; 3.224      ;
; -4.561 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.337     ; 3.222      ;
; -4.314 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.409     ; 3.403      ;
; -4.313 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.410     ; 3.401      ;
; -4.309 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.404     ; 3.403      ;
; -4.309 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.331     ; 3.476      ;
; -4.308 ; display_ctrl:display_ctrl|ziy[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.405     ; 3.401      ;
; -4.308 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.332     ; 3.474      ;
; -4.304 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.326     ; 3.476      ;
; -4.303 ; display_ctrl:display_ctrl|ziy[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.327     ; 3.474      ;
; -4.288 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.332     ; 3.454      ;
; -4.287 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.333     ; 3.452      ;
; -4.283 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.327     ; 3.454      ;
; -4.283 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.409     ; 3.372      ;
; -4.282 ; display_ctrl:display_ctrl|ziy[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.328     ; 3.452      ;
; -4.282 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.410     ; 3.370      ;
; -4.278 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.404     ; 3.372      ;
; -4.277 ; display_ctrl:display_ctrl|zix[1]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.405     ; 3.370      ;
; -4.271 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.409     ; 3.360      ;
; -4.270 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.410     ; 3.358      ;
; -4.266 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.404     ; 3.360      ;
; -4.265 ; display_ctrl:display_ctrl|ziy[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.405     ; 3.358      ;
; -4.213 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.409     ; 3.302      ;
; -4.212 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.410     ; 3.300      ;
; -4.208 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.404     ; 3.302      ;
; -4.207 ; display_ctrl:display_ctrl|zix[2]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.405     ; 3.300      ;
; -4.196 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.445     ; 2.749      ;
; -4.195 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.446     ; 2.747      ;
; -4.190 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.439     ; 2.749      ;
; -4.189 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.440     ; 2.747      ;
; -4.162 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.436     ; 2.724      ;
; -4.161 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.437     ; 2.722      ;
; -4.156 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.430     ; 2.724      ;
; -4.155 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.431     ; 2.722      ;
; -4.134 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.329     ; 3.303      ;
; -4.133 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.330     ; 3.301      ;
; -4.129 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.324     ; 3.303      ;
; -4.128 ; display_ctrl:display_ctrl|zix[0]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.325     ; 3.301      ;
; -4.035 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.309     ; 3.224      ;
; -4.034 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.310     ; 3.222      ;
; -4.030 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.304     ; 3.224      ;
; -4.029 ; display_ctrl:display_ctrl|zix[3]    ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.305     ; 3.222      ;
; -3.663 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.412     ; 2.749      ;
; -3.662 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.413     ; 2.747      ;
; -3.658 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.407     ; 2.749      ;
; -3.657 ; display_ctrl:display_ctrl|zicode[0] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.408     ; 2.747      ;
; -3.629 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.403     ; 2.724      ;
; -3.628 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.404     ; 2.722      ;
; -3.624 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.398     ; 2.724      ;
; -3.623 ; display_ctrl:display_ctrl|zicode[1] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 1.000        ; -1.399     ; 2.722      ;
; -3.567 ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.349     ; 2.216      ;
; -3.566 ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.350     ; 2.214      ;
; -3.561 ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.343     ; 2.216      ;
; -3.560 ; display_ctrl:display_ctrl|zicode[2] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.344     ; 2.214      ;
; -3.547 ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.346     ; 2.199      ;
; -3.546 ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.347     ; 2.197      ;
; -3.541 ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.340     ; 2.199      ;
; -3.540 ; display_ctrl:display_ctrl|zicode[5] ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.500        ; -1.341     ; 2.197      ;
; -3.530 ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.969      ; 5.957      ;
; -3.431 ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.969      ; 5.870      ;
; -3.410 ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 3.089      ; 5.957      ;
; -3.364 ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.969      ; 5.791      ;
; -3.322 ; TFT_CTRL:TFT_CTRL|vcount_r[1]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.976      ; 5.756      ;
; -3.311 ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 3.089      ; 5.870      ;
; -3.310 ; TFT_CTRL:TFT_CTRL|hcount_r[3]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.969      ; 5.737      ;
; -3.265 ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; display_ctrl:display_ctrl|zicode[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.969      ; 5.704      ;
; -3.244 ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 3.089      ; 5.791      ;
; -3.237 ; TFT_CTRL:TFT_CTRL|vcount_r[0]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.976      ; 5.671      ;
; -3.228 ; TFT_CTRL:TFT_CTRL|vcount_r[2]       ; display_ctrl:display_ctrl|zicode[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 2.976      ; 5.662      ;
; -3.221 ; TFT_CTRL:TFT_CTRL|hcount_r[2]       ; display_ctrl:display_ctrl|rgb_data[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.001        ; 3.138      ; 5.768      ;
+--------+-------------------------------------+---------------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node             ; Launch Clock                  ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.900 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.810      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.984      ;
; -3.893 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.125     ; 3.801      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.892 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.804      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[16] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[17] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[18] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[19] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[20] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[21] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[22] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.862 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[25] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.123     ; 3.772      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|count[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 3.946      ;
; -3.855 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.125     ; 3.763      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[11] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.854 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.121     ; 3.766      ;
; -3.829 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.125     ; 3.737      ;
; -3.791 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[1]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.125     ; 3.699      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.715 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.801      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.053      ; 3.763      ;
; -3.675 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.070      ; 3.778      ;
; -3.675 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.070      ; 3.778      ;
; -3.637 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[23] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.070      ; 3.740      ;
; -3.637 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|delay[24] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.070      ; 3.740      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[5]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[2]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[8]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.614 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[7]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.715      ;
; -3.576 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|div[0]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.677      ;
; -3.576 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[4]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.677      ;
; -3.576 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[3]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.677      ;
; -3.576 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; wave:wave|sum[6]    ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 3.677      ;
+--------+-------------------------------+---------------------+-------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.993 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.943      ;
; -0.993 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.943      ;
; -0.993 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.943      ;
; -0.993 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.943      ;
; -0.912 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.862      ;
; -0.910 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.860      ;
; -0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.249      ;
; -0.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.217      ;
; -0.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.799      ;
; -0.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.799      ;
; -0.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.799      ;
; -0.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.799      ;
; -0.843 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.043     ; 1.787      ;
; -0.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.774      ;
; -0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.773      ;
; -0.822 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.772      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.043     ; 1.755      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.762      ;
; -0.805 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.755      ;
; -0.795 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.745      ;
; -0.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.743      ;
; -0.788 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.143      ;
; -0.785 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.140      ;
; -0.783 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.138      ;
; -0.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.730      ;
; -0.779 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.729      ;
; -0.779 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.729      ;
; -0.778 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.728      ;
; -0.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.132      ;
; -0.776 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.726      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.722      ;
; -0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.718      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.716      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.717      ;
; -0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.118      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.110      ;
; -0.753 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.043     ; 1.697      ;
; -0.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.701      ;
; -0.750 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.700      ;
; -0.750 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.700      ;
; -0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.699      ;
; -0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.696      ;
; -0.742 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.692      ;
; -0.742 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.097      ;
; -0.741 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.132     ; 1.096      ;
; -0.740 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.690      ;
; -0.734 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.684      ;
; -0.732 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.682      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.679 ; adc128s022:adc128s022|Data[10]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.305      ; 0.847      ;
; -0.596 ; adc128s022:adc128s022|Data[5]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.309      ; 0.768      ;
; -0.589 ; adc128s022:adc128s022|Data[8]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.305      ; 0.757      ;
; -0.583 ; adc128s022:adc128s022|Data[6]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.309      ; 0.755      ;
; -0.578 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.372      ;
; -0.576 ; adc128s022:adc128s022|Data[9]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.305      ; 0.744      ;
; -0.576 ; adc128s022:adc128s022|Data[11]                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.305      ; 0.744      ;
; -0.574 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.368      ;
; -0.574 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.368      ;
; -0.573 ; adc128s022:adc128s022|Data[4]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.305      ; 0.741      ;
; -0.551 ; adc128s022:adc128s022|Data[7]                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.016        ; 0.309      ; 0.723      ;
; -0.516 ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.310      ;
; -0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; data_gen:u_data_gen|sd_init_done_d0                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.719     ; 0.412      ;
; -0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.719     ; 0.412      ;
; -0.190 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.719     ; 0.408      ;
; 0.274  ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.020      ;
; 0.276  ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.018      ;
; 0.277  ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.017      ;
; 0.277  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.600     ; 0.050      ;
; 0.279  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.598     ; 0.050      ;
; 0.300  ; Rst_n                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]   ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 0.994      ;
; 0.752  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 0.350      ;
; 1.243  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.560      ; 0.359      ;
; 17.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.901      ;
; 17.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.901      ;
; 17.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.901      ;
; 18.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 1.663      ;
; 18.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 1.600      ;
; 18.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.392      ;
; 18.529 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 1.369      ;
; 18.559 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.340      ;
; 18.559 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.340      ;
; 18.559 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.340      ;
; 18.559 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.340      ;
; 18.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.336      ;
; 18.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.336      ;
; 18.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.336      ;
; 18.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.336      ;
; 18.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 1.188      ;
; 18.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 1.329      ;
; 18.821 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.105      ; 1.271      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 1.268      ;
; 18.831 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.105      ; 1.261      ;
; 19.058 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.844      ;
; 19.190 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.712      ;
; 19.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.380      ;
; 36.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.720      ;
; 36.231 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.719      ;
; 36.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.177      ;
; 36.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.054      ;
; 36.980 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.969      ;
; 36.980 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.970      ;
; 36.981 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.969      ;
; 36.996 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.953      ;
; 37.002 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.947      ;
; 37.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.930      ;
; 37.166 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.238     ; 2.583      ;
; 37.243 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.707      ;
; 37.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.238     ; 2.488      ;
; 37.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.643      ;
; 37.322 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.627      ;
; 37.331 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.618      ;
; 37.344 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.605      ;
; 37.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.597      ;
; 37.418 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.532      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.294      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.841 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.103      ;
; 37.855 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.095      ;
; 37.857 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.094      ;
; 37.857 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.094      ;
; 37.857 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.094      ;
; 37.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.088      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.881 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.063      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
; 37.883 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.067      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                      ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.479 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.430      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.464 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.415      ;
; -0.443 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.586      ;
; -0.443 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.586      ;
; -0.425 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.568      ;
; -0.425 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.568      ;
; -0.395 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.345      ;
; -0.395 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.539      ;
; -0.395 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.539      ;
; -0.380 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.524      ;
; -0.380 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.524      ;
; -0.378 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.328      ;
; -0.356 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.498      ;
; -0.356 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.498      ;
; -0.356 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.498      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.346 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.297      ;
; -0.339 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.289      ;
; -0.338 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.480      ;
; -0.338 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.480      ;
; -0.338 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.480      ;
; -0.337 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.287      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.277      ;
; -0.324 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.045     ; 1.266      ;
; -0.322 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.272      ;
; -0.313 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.263      ;
; -0.308 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.451      ;
; -0.308 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.451      ;
; -0.308 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.451      ;
; -0.304 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.447      ;
; -0.304 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.447      ;
; -0.293 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.436      ;
; -0.293 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.436      ;
; -0.293 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.436      ;
; -0.287 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.430      ;
; -0.287 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.430      ;
; -0.286 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.044     ; 1.229      ;
; -0.265 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.215      ;
; -0.262 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.406      ;
; -0.262 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.406      ;
; -0.259 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.045     ; 1.201      ;
; -0.257 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.207      ;
; -0.242 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.386      ;
; -0.242 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.386      ;
; -0.228 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.044     ; 1.171      ;
; -0.221 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.171      ;
; -0.217 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.359      ;
; -0.217 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.359      ;
; -0.217 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.359      ;
; -0.212 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.162      ;
; -0.200 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.342      ;
; -0.200 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.342      ;
; -0.200 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.155      ; 1.342      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.036     ; 1.134      ;
; -0.183 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.046     ; 1.124      ;
; -0.175 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.318      ;
; -0.175 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.318      ;
; -0.175 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.318      ;
; -0.174 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.317      ;
; -0.174 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.317      ;
; -0.174 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.124      ;
; -0.166 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.045     ; 1.108      ;
; -0.165 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.115      ;
; -0.162 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.112      ;
; -0.158 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.108      ;
; -0.156 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.300      ;
; -0.156 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.157      ; 1.300      ;
; -0.155 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.298      ;
; -0.155 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.298      ;
; -0.155 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; 0.156      ; 1.298      ;
; -0.151 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.046     ; 1.092      ;
; -0.145 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.045     ; 1.087      ;
; -0.131 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.081      ;
; -0.130 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.080      ;
; -0.114 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 1.000        ; -0.037     ; 1.064      ;
+--------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.454    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.408      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]  ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[10] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; -0.076    ; Rst_n                                 ; adc128s022:adc128s022|r_data[11] ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.037      ; 1.030      ;
; 11761.254 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.052     ; 2.569      ;
; 11761.254 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.052     ; 2.569      ;
; 11761.254 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.052     ; 2.569      ;
; 11761.294 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.044     ; 2.537      ;
; 11761.294 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.044     ; 2.537      ;
; 11761.294 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.044     ; 2.537      ;
; 11761.294 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.044     ; 2.537      ;
; 11761.294 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.044     ; 2.537      ;
; 11761.334 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.045     ; 2.496      ;
; 11761.334 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.045     ; 2.496      ;
; 11761.334 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.045     ; 2.496      ;
; 11761.334 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.045     ; 2.496      ;
; 11761.377 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.246      ;
; 11761.377 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.246      ;
; 11761.377 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.246      ;
; 11761.391 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.240      ;
; 11761.391 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.240      ;
; 11761.391 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.240      ;
; 11761.405 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.218      ;
; 11761.405 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.218      ;
; 11761.405 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.218      ;
; 11761.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.214      ;
; 11761.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.214      ;
; 11761.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.214      ;
; 11761.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.214      ;
; 11761.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.214      ;
; 11761.423 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.208      ;
; 11761.423 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.208      ;
; 11761.423 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.208      ;
; 11761.423 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.208      ;
; 11761.423 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.208      ;
; 11761.433 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.190      ;
; 11761.433 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.190      ;
; 11761.433 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.190      ;
; 11761.445 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.186      ;
; 11761.445 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.186      ;
; 11761.445 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.186      ;
; 11761.445 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.186      ;
; 11761.445 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.186      ;
; 11761.457 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.173      ;
; 11761.457 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.173      ;
; 11761.457 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.173      ;
; 11761.457 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.173      ;
; 11761.471 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.237     ; 2.167      ;
; 11761.471 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.237     ; 2.167      ;
; 11761.471 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.237     ; 2.167      ;
; 11761.471 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.237     ; 2.167      ;
; 11761.473 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.158      ;
; 11761.473 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.158      ;
; 11761.473 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.158      ;
; 11761.473 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.158      ;
; 11761.473 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.158      ;
; 11761.485 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.145      ;
; 11761.485 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.145      ;
; 11761.485 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.145      ;
; 11761.485 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.145      ;
; 11761.506 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.117      ;
; 11761.506 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.117      ;
; 11761.506 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 2.117      ;
; 11761.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.117      ;
; 11761.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.117      ;
; 11761.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.117      ;
; 11761.513 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.117      ;
; 11761.546 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[4]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.085      ;
; 11761.546 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[8]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.085      ;
; 11761.546 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[9]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.085      ;
; 11761.546 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[10]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.085      ;
; 11761.546 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[11]   ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.244     ; 2.085      ;
; 11761.586 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[1]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.044      ;
; 11761.586 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[0]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.044      ;
; 11761.586 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[2]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.044      ;
; 11761.586 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|Data[3]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.245     ; 2.044      ;
; 11761.672 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|Data[5]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 1.951      ;
; 11761.672 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|Data[6]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 1.951      ;
; 11761.672 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|Data[7]    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.252     ; 1.951      ;
; 11761.710 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|r_data[0]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 11763.888    ; -0.061     ; 2.104      ;
+-----------+---------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.178 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.500        ; 1.148      ; 1.803      ;
; -0.157 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.125      ; 1.759      ;
; -0.156 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.125      ; 1.758      ;
; -0.139 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.129      ; 1.745      ;
; -0.135 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.129      ; 1.741      ;
; -0.135 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.129      ; 1.741      ;
; -0.132 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.129      ; 1.738      ;
; -0.124 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.129      ; 1.730      ;
; -0.092 ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.500        ; 1.125      ; 1.694      ;
; -0.061 ; adc128s022:adc128s022|Data[4]         ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 1.044      ;
; -0.005 ; adc128s022:adc128s022|Data[6]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.988      ;
; 0.006  ; adc128s022:adc128s022|Data[10]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.977      ;
; 0.012  ; adc128s022:adc128s022|Data[4]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.971      ;
; 0.014  ; adc128s022:adc128s022|Data[7]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.969      ;
; 0.016  ; adc128s022:adc128s022|Data[8]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.967      ;
; 0.048  ; adc128s022:adc128s022|Data[11]        ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.935      ;
; 0.071  ; adc128s022:adc128s022|Data[9]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.912      ;
; 0.084  ; adc128s022:adc128s022|Data[5]         ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.899      ;
; 0.088  ; adc128s022:adc128s022|Data[5]         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.895      ;
; 0.117  ; adc128s022:adc128s022|Data[7]         ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.866      ;
; 0.122  ; adc128s022:adc128s022|Data[6]         ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.078      ; 0.869      ;
; 0.136  ; adc128s022:adc128s022|Data[3]         ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.847      ;
; 0.147  ; adc128s022:adc128s022|Data[1]         ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.836      ;
; 0.163  ; adc128s022:adc128s022|Data[2]         ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.820      ;
; 0.228  ; adc128s022:adc128s022|Data[0]         ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.016        ; 1.070      ; 0.755      ;
; 0.574  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.125      ; 1.528      ;
; 0.575  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.125      ; 1.527      ;
; 0.596  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.129      ; 1.510      ;
; 0.601  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.129      ; 1.505      ;
; 0.601  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.129      ; 1.505      ;
; 0.605  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.129      ; 1.501      ;
; 0.644  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.129      ; 1.462      ;
; 0.645  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 1.000        ; 1.148      ; 1.480      ;
; 0.657  ; Rst_n                                 ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 1.000        ; 1.125      ; 1.445      ;
; 17.452 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.056     ; 2.479      ;
; 17.456 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.056     ; 2.475      ;
; 17.459 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.056     ; 2.472      ;
; 17.594 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.056     ; 2.337      ;
; 17.599 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.056     ; 2.332      ;
; 17.994 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.064     ; 1.929      ;
; 17.995 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.064     ; 1.928      ;
; 18.058 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r         ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.064     ; 1.865      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_byte_tx:uart_byte_tx|div_cnt[0]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.220 ; uart_byte_tx:uart_byte_tx|div_cnt[13] ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.731      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.287 ; uart_byte_tx:uart_byte_tx|div_cnt[7]  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.664      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; uart_byte_tx:uart_byte_tx|div_cnt[9]  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 20.000       ; -0.036     ; 1.648      ;
+--------+---------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Rst_n'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.413      ; 0.493      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 1.000        ; 0.415      ; 0.479      ;
+-------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                   ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.435     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.171      ;
; 17.464     ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.321     ; 1.142      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.688 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.263      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.691 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.260      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.699 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.252      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.784 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.167      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.785 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.166      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.856 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.095      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499998.859 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 1.092      ;
; 499999.064 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.887      ;
; 499999.066 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.885      ;
; 499999.075 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.876      ;
; 499999.160 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.791      ;
; 499999.160 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.791      ;
; 499999.232 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.719      ;
; 499999.234 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 500000.000   ; -0.036     ; 0.717      ;
+------------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 19.372 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 0.530      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.742      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.282 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.669      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.588      ;
; 38.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.502      ;
; 38.442 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.501      ;
; 38.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.452      ;
; 38.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.419      ;
; 38.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.419      ;
; 38.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.415      ;
; 38.538 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.412      ;
; 38.551 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.392      ;
; 38.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.379      ;
; 38.588 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.355      ;
; 38.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.334      ;
; 38.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.309      ;
; 38.656 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.287      ;
; 38.658 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.285      ;
; 38.684 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.266      ;
; 38.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.252      ;
; 38.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.247      ;
; 38.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.232      ;
; 38.739 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.204      ;
; 38.740 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.203      ;
; 38.752 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.198      ;
; 38.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.194      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.185      ;
; 38.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.179      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.777 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.173      ;
; 38.785 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.159      ;
; 38.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.157      ;
; 38.810 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.141      ;
; 38.822 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.121      ;
; 38.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.119      ;
; 38.826 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.117      ;
; 38.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.098      ;
; 38.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.095      ;
; 38.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.094      ;
; 38.866 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.078      ;
; 38.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 1.074      ;
; 38.886 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 1.057      ;
; 38.922 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 1.022      ;
; 38.954 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 0.989      ;
; 38.956 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 0.987      ;
; 38.978 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.972      ;
; 38.982 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.968      ;
; 38.990 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.960      ;
; 38.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.955      ;
; 38.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.956      ;
; 38.996 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.954      ;
; 38.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.954      ;
; 38.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.953      ;
; 39.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.950      ;
; 39.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.948      ;
; 39.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 0.941      ;
; 39.004 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.947      ;
; 39.022 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.928      ;
; 39.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.904      ;
; 39.049 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 0.902      ;
; 39.050 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 0.900      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                                                                                                    ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock                                             ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -3.171 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.705      ;
; -3.139 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 1.730      ;
; -3.137 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.705      ;
; -3.105 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 1.730      ;
; -3.103 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 1.846      ;
; -3.085 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.791      ;
; -3.069 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 1.846      ;
; -3.056 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.820      ;
; -3.051 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.791      ;
; -3.030 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 1.839      ;
; -3.022 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.820      ;
; -3.020 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 1.936      ;
; -3.019 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.857      ;
; -3.011 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.865      ;
; -3.000 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.799      ; 1.879      ;
; -2.996 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 1.839      ;
; -2.986 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 1.936      ;
; -2.985 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.857      ;
; -2.981 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 1.968      ;
; -2.977 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.865      ;
; -2.966 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.765      ; 1.879      ;
; -2.951 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.925      ;
; -2.948 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.928      ;
; -2.947 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 1.968      ;
; -2.934 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.022      ;
; -2.920 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 1.949      ;
; -2.917 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.925      ;
; -2.914 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.928      ;
; -2.905 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.051      ;
; -2.900 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.022      ;
; -2.898 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.058      ;
; -2.886 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 1.949      ;
; -2.881 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 1.988      ;
; -2.881 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 1.995      ;
; -2.880 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 1.989      ;
; -2.875 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.074      ;
; -2.873 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 2.003      ;
; -2.871 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.051      ;
; -2.868 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.088      ;
; -2.864 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.058      ;
; -2.861 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.799      ; 2.018      ;
; -2.860 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.096      ;
; -2.849 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.799      ; 2.030      ;
; -2.847 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 1.988      ;
; -2.847 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 1.995      ;
; -2.846 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 1.989      ;
; -2.841 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.074      ;
; -2.839 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 2.003      ;
; -2.834 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.088      ;
; -2.827 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.765      ; 2.018      ;
; -2.826 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.096      ;
; -2.825 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.796      ; 2.051      ;
; -2.815 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.765      ; 2.030      ;
; -2.813 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 2.056      ;
; -2.812 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.137      ;
; -2.812 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.144      ;
; -2.808 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 2.061      ;
; -2.800 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.156      ;
; -2.797 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.159      ;
; -2.794 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.155      ;
; -2.791 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.762      ; 2.051      ;
; -2.783 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.173      ;
; -2.779 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 2.056      ;
; -2.778 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.137      ;
; -2.778 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.144      ;
; -2.776 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.799      ; 2.103      ;
; -2.774 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.755      ; 2.061      ;
; -2.766 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.156      ;
; -2.765 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.184      ;
; -2.763 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.159      ;
; -2.760 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.155      ;
; -2.753 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.196      ;
; -2.749 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.173      ;
; -2.746 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.210      ;
; -2.742 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.765      ; 2.103      ;
; -2.738 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.218      ;
; -2.731 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.184      ;
; -2.730 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.226      ;
; -2.722 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.234      ;
; -2.719 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.196      ;
; -2.712 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.210      ;
; -2.709 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.240      ;
; -2.708 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.248      ;
; -2.704 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.245      ;
; -2.704 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.218      ;
; -2.696 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.226      ;
; -2.690 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.259      ;
; -2.688 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.234      ;
; -2.678 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.278      ;
; -2.675 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.281      ;
; -2.675 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.240      ;
; -2.674 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.282      ;
; -2.674 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.248      ;
; -2.672 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.277      ;
; -2.670 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; display_ctrl:display_ctrl|zix[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.245      ;
; -2.662 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; display_ctrl:display_ctrl|zix[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.789      ; 2.207      ;
; -2.656 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.835      ; 2.259      ;
; -2.650 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; display_ctrl:display_ctrl|ziy[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.876      ; 2.306      ;
; -2.644 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.842      ; 2.278      ;
; -2.643 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; display_ctrl:display_ctrl|zix[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; 0.000        ; 4.869      ; 2.306      ;
+--------+-------------------------------+----------------------------------+----------------------------------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                               ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.821 ; adc128s022:adc128s022|Data[0]            ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.662      ;
; -0.798 ; adc128s022:adc128s022|Data[3]            ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.685      ;
; -0.791 ; adc128s022:adc128s022|Data[7]            ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.692      ;
; -0.765 ; adc128s022:adc128s022|Data[2]            ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.718      ;
; -0.759 ; adc128s022:adc128s022|Data[5]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.724      ;
; -0.758 ; adc128s022:adc128s022|Data[1]            ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.725      ;
; -0.751 ; adc128s022:adc128s022|Data[5]            ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.732      ;
; -0.745 ; adc128s022:adc128s022|Data[6]            ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.327      ; 0.746      ;
; -0.742 ; adc128s022:adc128s022|Data[7]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.741      ;
; -0.740 ; adc128s022:adc128s022|Data[9]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.743      ;
; -0.737 ; adc128s022:adc128s022|Data[10]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.746      ;
; -0.736 ; adc128s022:adc128s022|Data[8]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.747      ;
; -0.730 ; adc128s022:adc128s022|Data[11]           ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.753      ;
; -0.726 ; adc128s022:adc128s022|Data[4]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.757      ;
; -0.724 ; adc128s022:adc128s022|Data[6]            ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.759      ;
; -0.581 ; adc128s022:adc128s022|Data[4]            ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk         ; 0.000        ; 1.319      ; 0.902      ;
; 0.069  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.173      ; 1.356      ;
; 0.106  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.173      ; 1.393      ;
; 0.107  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.169      ; 1.390      ;
; 0.110  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.173      ; 1.397      ;
; 0.115  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.173      ; 1.402      ;
; 0.120  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.173      ; 1.407      ;
; 0.127  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Rst_n                                                    ; Clk         ; 0.000        ; 1.193      ; 1.434      ;
; 0.140  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.169      ; 1.423      ;
; 0.140  ; Rst_n                                    ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]     ; Rst_n                                                    ; Clk         ; 0.000        ; 1.169      ; 1.423      ;
; 0.186  ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; ctrl_ADC_SD:ctrl_ADC_SD|req_r            ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.290  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.301  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.304  ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.317  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.317  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.438      ;
; 0.336  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|bps_clk        ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.456      ;
; 0.344  ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.464      ;
; 0.453  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.458  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.464  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.470  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.591      ;
; 0.473  ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.594      ;
; 0.517  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; uart_byte_tx:uart_byte_tx|bps_clk        ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520  ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521  ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.523  ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Clk                                                      ; Clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.530  ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.530  ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.531  ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.532  ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Clk                                                      ; Clk         ; 0.000        ; 0.036      ; 0.652      ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 0.307      ;
; -0.291 ; adc128s022:adc128s022|Data[6]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.674      ; 0.627      ;
; -0.289 ; adc128s022:adc128s022|Data[9]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 0.625      ;
; -0.288 ; adc128s022:adc128s022|Data[7]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.674      ; 0.630      ;
; -0.276 ; adc128s022:adc128s022|Data[5]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.674      ; 0.642      ;
; -0.275 ; adc128s022:adc128s022|Data[4]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 0.639      ;
; -0.273 ; adc128s022:adc128s022|Data[11]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 0.641      ;
; -0.262 ; adc128s022:adc128s022|Data[8]                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 0.652      ;
; -0.249 ; adc128s022:adc128s022|Data[10]                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 0.665      ;
; -0.204 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 0.314      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_gen:u_data_gen|rd_sec_addr[5]                             ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.322      ;
; 0.194  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.322      ;
; 0.195  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|wr_busy_d1                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.323      ;
; 0.201  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; data_gen:u_data_gen|wr_busy_d0                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.329      ;
; 0.207  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 0.930      ;
; 0.221  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.225  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.226  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.354      ;
; 0.231  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.235  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.363      ;
; 0.246  ; data_gen:u_data_gen|sd_init_done_d1                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.246  ; data_gen:u_data_gen|rd_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.250  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.250  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.250  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.413     ; 0.031      ;
; 0.252  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.415     ; 0.031      ;
; 0.253  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 0.974      ;
; 0.254  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 0.975      ;
; 0.256  ; Rst_n                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 0.977      ;
; 0.265  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|sd_init_done_d1                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.393      ;
; 0.268  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.400      ;
; 0.274  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.402      ;
; 0.275  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.403      ;
; 0.277  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.405      ;
; 0.281  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.409      ;
; 0.282  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.410      ;
; 0.290  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290  ; data_gen:u_data_gen|wr_start_en                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292  ; data_gen:u_data_gen|sd_init_done_d0                            ; data_gen:u_data_gen|wr_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.293  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.421      ;
; 0.293  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.421      ;
; 0.296  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.428      ;
; 0.299  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; data_gen:u_data_gen|wr_busy_d1                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.301  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.304  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_start_en                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.433      ;
; 0.310  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.318  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.319  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.447      ;
; 0.319  ; data_gen:u_data_gen|wr_busy_d0                                 ; data_gen:u_data_gen|rd_sec_addr[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.447      ;
; 0.323  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.451      ;
; 0.324  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.452      ;
; 0.325  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.328  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.335  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Rst_n'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                      ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 0.600      ; 0.414      ;
; -0.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n       ; 0.000        ; 0.598      ; 0.423      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.082 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.307      ;
; -0.075 ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2      ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.314      ;
; 0.234  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.613      ;
; 0.257  ; wave:wave|delay[22]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.579      ;
; 0.260  ; wave:wave|delay[22]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.582      ;
; 0.291  ; wave:wave|delay[23]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291  ; wave:wave|delay[24]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.296  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; wave:wave|delay[3]                  ; wave:wave|delay[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; wave:wave|delay[16]                 ; wave:wave|delay[16]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; h_m_s:h_m_s|fenpin:fenpin|count[14] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; h_m_s:h_m_s|fenpin:fenpin|count[16] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; h_m_s:h_m_s|fenpin:fenpin|count[17] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; h_m_s:h_m_s|fenpin:fenpin|count[21] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; wave:wave|delay[17]                 ; wave:wave|delay[17]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; wave:wave|delay[19]                 ; wave:wave|delay[19]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; h_m_s:h_m_s|fenpin:fenpin|count[2]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; h_m_s:h_m_s|fenpin:fenpin|count[25] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; wave:wave|delay[1]                  ; wave:wave|delay[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; wave:wave|delay[20]                 ; wave:wave|delay[20]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; wave:wave|delay[25]                 ; wave:wave|delay[25]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; wave:wave|delay[22]                 ; wave:wave|delay[22]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; wave:wave|count[1]                  ; wave:wave|count[1]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.301  ; wave:wave|delay[5]                  ; wave:wave|delay[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301  ; wave:wave|count[3]                  ; wave:wave|count[3]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.430      ;
; 0.302  ; wave:wave|count[2]                  ; wave:wave|count[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302  ; wave:wave|count[6]                  ; wave:wave|count[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.303  ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; h_m_s:h_m_s|fenpin:fenpin|count[12] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[2]                  ; wave:wave|delay[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[4]                  ; wave:wave|delay[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[6]                  ; wave:wave|delay[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[10]                 ; wave:wave|delay[10]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[11]                 ; wave:wave|delay[11]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[12]                 ; wave:wave|delay[12]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; wave:wave|delay[13]                 ; wave:wave|delay[13]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; h_m_s:h_m_s|fenpin:fenpin|count[1]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[7]                  ; wave:wave|delay[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[8]                  ; wave:wave|delay[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[9]                  ; wave:wave|delay[9]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[14]                 ; wave:wave|delay[14]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[15]                 ; wave:wave|delay[15]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[18]                 ; wave:wave|delay[18]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; wave:wave|delay[21]                 ; wave:wave|delay[21]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_CTRL:TFT_CTRL|hcount_r[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; wave:wave|delay[0]                  ; wave:wave|delay[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.310  ; wave:wave|count[5]                  ; wave:wave|count[5]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.439      ;
; 0.311  ; wave:wave|count[8]                  ; wave:wave|count[8]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.440      ;
; 0.312  ; wave:wave|count[4]                  ; wave:wave|count[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.441      ;
; 0.312  ; wave:wave|count[7]                  ; wave:wave|count[7]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.441      ;
; 0.316  ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_CTRL:TFT_CTRL|hcount_r[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; wave:wave|delay[21]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.638      ;
; 0.317  ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_CTRL:TFT_CTRL|hcount_r[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_CTRL:TFT_CTRL|hcount_r[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319  ; wave:wave|delay[21]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.641      ;
; 0.322  ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322  ; wave:wave|delay[20]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.644      ;
; 0.325  ; wave:wave|delay[20]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.647      ;
; 0.355  ; wave:wave|sum[3]                    ; wave:wave|div[3]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.468      ;
; 0.356  ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_CTRL:TFT_CTRL|hcount_r[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.356  ; wave:wave|sum[6]                    ; wave:wave|div[6]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.469      ;
; 0.357  ; wave:wave|sum[5]                    ; wave:wave|div[5]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.470      ;
; 0.375  ; wave:wave|delay[19]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.697      ;
; 0.378  ; wave:wave|delay[19]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.700      ;
; 0.390  ; wave:wave|count[0]                  ; wave:wave|count[0]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.519      ;
; 0.394  ; wave:wave|delay[18]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.716      ;
; 0.397  ; wave:wave|delay[18]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.719      ;
; 0.424  ; wave:wave|sum[1]                    ; wave:wave|div[1]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.545      ;
; 0.427  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[2]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.009      ;
; 0.433  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; wave:wave|sum[3]                    ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.015      ;
; 0.437  ; wave:wave|sum[4]                    ; wave:wave|div[4]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.550      ;
; 0.440  ; wave:wave|delay[23]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.569      ;
; 0.441  ; wave:wave|delay[17]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.763      ;
; 0.443  ; wave:wave|sum[8]                    ; wave:wave|div[8]                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.556      ;
; 0.444  ; wave:wave|delay[17]                 ; wave:wave|delay[24]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.766      ;
; 0.445  ; h_m_s:h_m_s|fenpin:fenpin|count[3]  ; h_m_s:h_m_s|fenpin:fenpin|count[4]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445  ; h_m_s:h_m_s|fenpin:fenpin|count[9]  ; h_m_s:h_m_s|fenpin:fenpin|count[10] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446  ; h_m_s:h_m_s|fenpin:fenpin|count[7]  ; h_m_s:h_m_s|fenpin:fenpin|count[8]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; h_m_s:h_m_s|fenpin:fenpin|count[19] ; h_m_s:h_m_s|fenpin:fenpin|count[20] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; wave:wave|delay[3]                  ; wave:wave|delay[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; wave:wave|delay[19]                 ; wave:wave|delay[20]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; wave:wave|delay[17]                 ; wave:wave|delay[18]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; h_m_s:h_m_s|fenpin:fenpin|count[23] ; h_m_s:h_m_s|fenpin:fenpin|count[24] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448  ; wave:wave|delay[1]                  ; wave:wave|delay[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449  ; h_m_s:h_m_s|fenpin:fenpin|count[5]  ; h_m_s:h_m_s|fenpin:fenpin|count[6]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; wave:wave|count[1]                  ; wave:wave|count[2]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.578      ;
; 0.449  ; TFT_CTRL:TFT_CTRL|hcount_r[1]       ; TFT_CTRL:TFT_CTRL|hcount_r[4]       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.450  ; wave:wave|delay[5]                  ; wave:wave|delay[6]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.450  ; wave:wave|count[3]                  ; wave:wave|count[4]                  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.579      ;
; 0.452  ; wave:wave|delay[16]                 ; wave:wave|delay[23]                 ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.774      ;
; 0.453  ; h_m_s:h_m_s|fenpin:fenpin|count[5]  ; h_m_s:h_m_s|fenpin:fenpin|count[5]  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
+--------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.317      ;
; 0.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.320      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.376      ;
; 0.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.383      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.396      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.440      ;
; 0.327 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.449      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.455      ;
; 0.366 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.486      ;
; 0.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.490      ;
; 0.379 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.499      ;
; 0.409 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.531      ;
; 0.422 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.544      ;
; 0.424 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.041      ; 0.549      ;
; 0.425 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.547      ;
; 0.428 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.550      ;
; 0.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.553      ;
; 0.432 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.554      ;
; 0.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.563      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.575      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; adc128s022:adc128s022|ADC_CS_N        ; adc128s022:adc128s022|ADC_CS_N        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc128s022:adc128s022|ADC_SCLK        ; adc128s022:adc128s022|ADC_SCLK        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc128s022:adc128s022|ADC_DIN         ; adc128s022:adc128s022|ADC_DIN         ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; adc128s022:adc128s022|r_data[6]       ; adc128s022:adc128s022|r_data[7]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.319      ;
; 0.197 ; adc128s022:adc128s022|r_data[2]       ; adc128s022:adc128s022|r_data[3]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc128s022:adc128s022|r_data[4]       ; adc128s022:adc128s022|r_data[5]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc128s022:adc128s022|r_data[7]       ; adc128s022:adc128s022|r_data[8]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc128s022:adc128s022|r_data[8]       ; adc128s022:adc128s022|r_data[9]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc128s022:adc128s022|r_data[10]      ; adc128s022:adc128s022|r_data[11]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; adc128s022:adc128s022|r_data[3]       ; adc128s022:adc128s022|r_data[4]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.326      ;
; 0.200 ; adc128s022:adc128s022|r_data[5]       ; adc128s022:adc128s022|r_data[6]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.328      ;
; 0.208 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.336      ;
; 0.271 ; adc128s022:adc128s022|r_data[9]       ; adc128s022:adc128s022|r_data[10]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.399      ;
; 0.273 ; adc128s022:adc128s022|r_data[0]       ; adc128s022:adc128s022|r_data[1]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.401      ;
; 0.273 ; adc128s022:adc128s022|r_data[1]       ; adc128s022:adc128s022|r_data[2]       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.401      ;
; 0.290 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; adc128s022:adc128s022|DIV_CNT[7]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.420      ;
; 0.293 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.421      ;
; 0.297 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.299 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[0]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.430      ;
; 0.312 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.440      ;
; 0.328 ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.456      ;
; 0.367 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.495      ;
; 0.402 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.723      ;
; 0.417 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.545      ;
; 0.421 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.549      ;
; 0.439 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.568      ;
; 0.446 ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.574      ;
; 0.448 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.582      ;
; 0.454 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.582      ;
; 0.457 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.585      ;
; 0.460 ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.588      ;
; 0.462 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.590      ;
; 0.478 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.606      ;
; 0.480 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.608      ;
; 0.483 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.611      ;
; 0.502 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.630      ;
; 0.502 ; adc128s022:adc128s022|DIV_CNT[5]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.630      ;
; 0.503 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.631      ;
; 0.505 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.633      ;
; 0.506 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.634      ;
; 0.511 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.639      ;
; 0.514 ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.642      ;
; 0.515 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.643      ;
; 0.516 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.646      ;
; 0.519 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.647      ;
; 0.525 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.653      ;
; 0.528 ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.656      ;
; 0.538 ; adc128s022:adc128s022|DIV_CNT[4]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.666      ;
; 0.568 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.696      ;
; 0.569 ; adc128s022:adc128s022|DIV_CNT[3]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.697      ;
; 0.571 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.699      ;
; 0.581 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.709      ;
; 0.582 ; adc128s022:adc128s022|DIV_CNT[2]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.710      ;
; 0.584 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.712      ;
; 0.602 ; adc128s022:adc128s022|SCLK2X          ; adc128s022:adc128s022|ADC_CS_N        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.156     ; 0.530      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[0]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[1]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[2]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[3]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[4]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[5]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[6]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[7]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[8]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[9]       ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[10]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.617 ; Rst_n                                 ; adc128s022:adc128s022|r_data[11]      ; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.061      ;
; 0.621 ; adc128s022:adc128s022|DIV_CNT[7]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.749      ;
; 0.622 ; adc128s022:adc128s022|DIV_CNT[6]      ; adc128s022:adc128s022|SCLK2X          ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.750      ;
; 0.634 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.762      ;
; 0.647 ; adc128s022:adc128s022|DIV_CNT[0]      ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.775      ;
; 0.658 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|ADC_CS_N        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.779      ;
; 0.672 ; adc128s022:adc128s022|DIV_CNT[1]      ; adc128s022:adc128s022|DIV_CNT[0]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.800      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[0]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[2]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[3]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[4]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[5]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[6]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[7]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
; 0.706 ; adc128s022:adc128s022|en              ; adc128s022:adc128s022|DIV_CNT[1]      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.027      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.298 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.448 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.459 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.472 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.475 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.595      ;
; 0.488 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.608      ;
; 0.493 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.613      ;
; 0.511 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.525 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.648      ;
; 0.538 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.661      ;
; 0.546 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.666      ;
; 0.553 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.673      ;
; 0.577 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.700      ;
; 0.604 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.724      ;
; 0.607 ; belldrive:belldrive|count[0]  ; belldrive:belldrive|count[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.727      ;
; 0.624 ; belldrive:belldrive|count[1]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.744      ;
; 0.624 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.744      ;
; 0.901 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.901 ; belldrive:belldrive|count[3]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.901 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.901 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.901 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.901 ; belldrive:belldrive|count[5]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.021      ;
; 0.959 ; belldrive:belldrive|count[2]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.079      ;
; 0.961 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.081      ;
; 0.961 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.081      ;
; 0.961 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.081      ;
; 0.961 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.081      ;
; 0.961 ; belldrive:belldrive|count[6]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.081      ;
; 1.032 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.152      ;
; 1.032 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.152      ;
; 1.032 ; belldrive:belldrive|count[4]  ; belldrive:belldrive|count[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.152      ;
; 1.860 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[0] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 0.983      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[3] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[2] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[4] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[5] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[6] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
; 1.997 ; ctrl_ADC_SD:ctrl_ADC_SD|req_r ; belldrive:belldrive|count[1] ; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.071     ; 1.120      ;
+-------+-------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.214 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.376 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.496      ;
; 0.380 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.504      ;
; 0.386 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.506      ;
; 0.419 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.540      ;
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.550      ;
; 0.445 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.570      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.486 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.607      ;
; 0.486 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.607      ;
; 0.490 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.610      ;
; 0.492 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.612      ;
; 0.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.616      ;
; 0.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.616      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.541 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.671      ;
; 0.544 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.671      ;
; 0.544 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.671      ;
; 0.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.689      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.691      ;
; 0.575 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.699      ;
; 0.581 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.588 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.710      ;
; 0.595 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.644 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.765      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.767      ;
; 0.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.770      ;
; 0.661 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.781      ;
; 0.661 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.782      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.783      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                                                      ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.193 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.314      ;
; 0.217 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.338      ;
; 0.303 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.432      ;
; 0.308 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.440      ;
; 0.320 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.441      ;
; 0.354 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.475      ;
; 0.359 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.481      ;
; 0.380 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.044      ; 0.508      ;
; 0.402 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.523      ;
; 0.403 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.524      ;
; 0.408 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.529      ;
; 0.408 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.529      ;
; 0.426 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.555      ;
; 0.430 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.551      ;
; 0.430 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.551      ;
; 0.432 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.553      ;
; 0.434 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.555      ;
; 0.436 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.046      ; 0.566      ;
; 0.448 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.569      ;
; 0.462 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.588      ;
; 0.477 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.598      ;
; 0.492 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.613      ;
; 0.501 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.046      ; 0.631      ;
; 0.504 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.627      ;
; 0.517 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.639      ;
; 0.525 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.646      ;
; 0.536 ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.657      ;
; 0.541 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.662      ;
; 0.565 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.686      ;
; 0.570 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.699      ;
; 0.577 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.046      ; 0.709      ;
; 0.583 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 0.905      ;
; 0.583 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 0.905      ;
; 0.583 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 0.905      ;
; 0.583 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.707      ;
; 0.594 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.718      ;
; 0.606 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.727      ;
; 0.608 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.729      ;
; 0.611 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.732      ;
; 0.613 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.742      ;
; 0.613 ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.734      ;
; 0.618 ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.747      ;
; 0.620 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.741      ;
; 0.621 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.742      ;
; 0.628 ; h_m_s:h_m_s|second[1] ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.749      ;
; 0.632 ; h_m_s:h_m_s|second[3] ; h_m_s:h_m_s|second[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.753      ;
; 0.635 ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.044      ; 0.763      ;
; 0.635 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.764      ;
; 0.638 ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.759      ;
; 0.652 ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.037      ; 0.773      ;
; 0.654 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.239      ; 0.977      ;
; 0.654 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.239      ; 0.977      ;
; 0.687 ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.816      ;
; 0.691 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.044      ; 0.819      ;
; 0.723 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.044      ;
; 0.723 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.044      ;
; 0.723 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.044      ;
; 0.726 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.047      ;
; 0.726 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.047      ;
; 0.726 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.237      ; 1.047      ;
; 0.767 ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.044      ; 0.895      ;
; 0.797 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.119      ;
; 0.797 ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.119      ;
; 0.807 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.129      ;
; 0.807 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.129      ;
; 0.807 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.129      ;
; 0.807 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.129      ;
; 0.807 ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.129      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[1] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[4] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[3] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[5] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|second[4] ; h_m_s:h_m_s|minute[2] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.045      ; 0.964      ;
; 0.878 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[0]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.239      ; 1.201      ;
; 0.878 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|hour[4]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.239      ; 1.201      ;
; 0.894 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[1]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.216      ;
; 0.894 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[2]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.216      ;
; 0.894 ; h_m_s:h_m_s|second[0] ; h_m_s:h_m_s|hour[3]   ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.238      ; 1.216      ;
; 0.939 ; h_m_s:h_m_s|second[5] ; h_m_s:h_m_s|minute[0] ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; 0.000        ; 0.038      ; 1.061      ;
+-------+-----------------------+-----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.165 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.957      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -2.051 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.836      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.877 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.126     ; 1.669      ;
; -1.861 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 1.836      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.771 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.133     ; 1.556      ;
; -1.581 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 1.556      ;
+--------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                     ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.948 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.719      ;
; -0.948 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.719      ;
; -0.948 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.719      ;
; -0.948 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.719      ;
; -0.948 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.719      ;
; -0.908 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.675      ;
; -0.908 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.675      ;
; -0.908 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.675      ;
; -0.854 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.142     ; 1.629      ;
; -0.840 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.614      ;
; -0.840 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.614      ;
; -0.840 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.614      ;
; -0.840 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.614      ;
; -0.827 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 1.605      ;
; -0.827 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 1.605      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.662 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.629      ;
; -0.640 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.411      ;
; -0.640 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.411      ;
; -0.640 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.411      ;
; -0.640 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.411      ;
; -0.640 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.146     ; 1.411      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.623 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.594      ;
; -0.584 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.351      ;
; -0.584 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.351      ;
; -0.584 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 1.351      ;
; -0.557 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 1.335      ;
; -0.528 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.142     ; 1.303      ;
; -0.504 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.278      ;
; -0.504 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.278      ;
; -0.504 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.278      ;
; -0.504 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.143     ; 1.278      ;
; -0.502 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 1.280      ;
; -0.502 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 1.280      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.336 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.050      ; 1.303      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.288 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.054      ; 1.259      ;
; -0.182 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 0.960      ;
+--------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.860 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.653      ;
; -0.838 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.632      ;
; -0.838 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.632      ;
; -0.838 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.632      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.837 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 1.630      ;
; -0.835 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.629      ;
; -0.835 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.629      ;
; -0.835 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.629      ;
; -0.835 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.629      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.816 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 1.607      ;
; -0.809 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.603      ;
; -0.809 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.603      ;
; -0.809 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.603      ;
; -0.809 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.603      ;
; -0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.589      ;
; -0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.589      ;
; -0.795 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.589      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.537      ;
; -0.727 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.521      ;
; -0.727 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.521      ;
; -0.727 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.367      ; 1.521      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.696 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.541      ; 1.664      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.668 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.641      ;
; -0.659 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.632      ;
; -0.659 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.546      ; 1.632      ;
; -0.642 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.629      ;
; -0.642 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.629      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.630 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 1.617      ;
; -0.617 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.559      ; 1.603      ;
; -0.617 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.559      ; 1.603      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.039 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.332      ;
; -0.016 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.310      ;
; -0.016 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.310      ;
; -0.016 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.367      ; 1.310      ;
; -0.007 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.300      ;
; -0.007 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.300      ;
; -0.007 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.300      ;
; -0.007 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.300      ;
; -0.007 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 1.300      ;
+--------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.790 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.587      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.367      ; 1.537      ;
; -0.743 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.367      ; 1.537      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; -0.654 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.370      ; 1.451      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.047  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.250      ;
; 0.088  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.367      ; 1.206      ;
; 0.088  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.367      ; 1.206      ;
; 0.088  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.367      ; 1.206      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
; 0.208  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.370      ; 1.089      ;
+--------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk'                                                                                                ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.113 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.500        ; 1.129      ; 1.719      ;
; -0.073 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.500        ; 1.125      ; 1.675      ;
; -0.073 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.500        ; 1.125      ; 1.675      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.045 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.654      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.043 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.653      ;
; -0.031 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.500        ; 1.133      ; 1.641      ;
; -0.005 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.614      ;
; -0.005 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.614      ;
; -0.005 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.614      ;
; -0.005 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.614      ;
; -0.005 ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.500        ; 1.132      ; 1.614      ;
; 0.695  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 1.000        ; 1.129      ; 1.411      ;
; 0.751  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 1.000        ; 1.125      ; 1.351      ;
; 0.751  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 1.000        ; 1.125      ; 1.351      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.781  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.328      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.783  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.327      ;
; 0.784  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 1.000        ; 1.133      ; 1.326      ;
; 0.831  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.278      ;
; 0.831  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.278      ;
; 0.831  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.278      ;
; 0.831  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.278      ;
; 0.831  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 1.000        ; 1.132      ; 1.278      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                   ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.012 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.199      ; 1.664      ;
; 0.047 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.200      ; 1.630      ;
; 0.047 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.200      ; 1.630      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.056 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.624      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.059 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.621      ;
; 0.061 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.201      ; 1.617      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.074 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.606      ;
; 0.078 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.202      ; 1.601      ;
; 0.084 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.596      ;
; 0.084 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.596      ;
; 0.084 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.596      ;
; 0.084 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.203      ; 1.596      ;
; 0.088 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.200      ; 1.589      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.468 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.303      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.293      ; 1.280      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.293      ; 1.280      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.293      ; 1.280      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.293      ; 1.280      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.293      ; 1.280      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.496 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.291      ; 1.272      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.511 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.260      ;
; 0.512 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.259      ;
; 0.521 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.250      ;
; 0.521 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.250      ;
; 0.521 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.250      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
; 0.555 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; 1.294      ; 1.216      ;
+-------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                     ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.195 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.262      ; 1.181      ;
; -0.187 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.192      ;
; -0.187 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.192      ;
; -0.187 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.192      ;
; -0.187 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.192      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.203      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.175 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.204      ;
; -0.158 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.262      ; 1.218      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.153 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.264      ; 1.225      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.148 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.265      ; 1.231      ;
; -0.142 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.262      ; 1.234      ;
; -0.142 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.262      ; 1.234      ;
; -0.101 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.260      ; 1.273      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.030  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.504      ;
; 0.053  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.527      ;
; 0.053  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.527      ;
; 0.053  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.527      ;
; 0.059  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.533      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.061  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.535      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.543      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.543      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.543      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.543      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.543      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.069  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.357      ; 1.540      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
; 0.090  ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; Rst_n        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 1.360      ; 1.564      ;
+--------+-----------+----------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk'                                                                                                 ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.081 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; 0.000        ; 1.176      ; 1.209      ;
; -0.081 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; 0.000        ; 1.176      ; 1.209      ;
; -0.081 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; 0.000        ; 1.176      ; 1.209      ;
; -0.081 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; 0.000        ; 1.176      ; 1.209      ;
; -0.081 ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; 0.000        ; 1.176      ; 1.209      ;
; -0.036 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.255      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.035 ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.256      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.034 ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; 0.000        ; 1.177      ; 1.257      ;
; -0.003 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; 0.000        ; 1.169      ; 1.280      ;
; -0.003 ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; 0.000        ; 1.169      ; 1.280      ;
; 0.050  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; 0.000        ; 1.173      ; 1.337      ;
; 0.762  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[1] ; Rst_n        ; Clk         ; -0.500       ; 1.176      ; 1.552      ;
; 0.762  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[0] ; Rst_n        ; Clk         ; -0.500       ; 1.176      ; 1.552      ;
; 0.762  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[2] ; Rst_n        ; Clk         ; -0.500       ; 1.176      ; 1.552      ;
; 0.762  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[3] ; Rst_n        ; Clk         ; -0.500       ; 1.176      ; 1.552      ;
; 0.762  ; Rst_n     ; uart_byte_tx:uart_byte_tx|Rs232_Tx       ; Rst_n        ; Clk         ; -0.500       ; 1.176      ; 1.552      ;
; 0.787  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[6] ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.578      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[4]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[5]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[6]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[7]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[8]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[9]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[10]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[11]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[13]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[14]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[15]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.799  ; Rst_n     ; uart_byte_tx:uart_byte_tx|div_cnt[12]    ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.590      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|uart_state     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_clk        ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[0]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[1]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[2]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.800  ; Rst_n     ; uart_byte_tx:uart_byte_tx|bps_cnt[3]     ; Rst_n        ; Clk         ; -0.500       ; 1.177      ; 1.591      ;
; 0.828  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[7] ; Rst_n        ; Clk         ; -0.500       ; 1.169      ; 1.611      ;
; 0.828  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[5] ; Rst_n        ; Clk         ; -0.500       ; 1.169      ; 1.611      ;
; 0.866  ; Rst_n     ; uart_byte_tx:uart_byte_tx|r_data_byte[4] ; Rst_n        ; Clk         ; -0.500       ; 1.173      ; 1.653      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.271 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 1.192      ;
; 0.271 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 1.192      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.295 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.218      ;
; 0.308 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.230      ;
; 0.308 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.230      ;
; 0.332 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.240      ;
; 0.332 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.240      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.347 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.255      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d0                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|sd_init_done_d1                            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|wr_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d0                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|wr_busy_d1                                 ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|rd_start_en                                ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.370 ; Rst_n     ; data_gen:u_data_gen|rd_sec_addr[5]                             ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.273      ;
; 0.399 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.120      ;
; 0.399 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.120      ;
; 0.399 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.120      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.141      ;
; 0.460 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.181      ;
; 0.460 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.181      ;
; 0.460 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.181      ;
; 0.471 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.192      ;
; 0.471 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.192      ;
; 0.471 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.192      ;
; 0.471 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.192      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.490 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.208      ;
; 0.509 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.230      ;
; 0.509 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.230      ;
; 0.509 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.230      ;
; 0.509 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.230      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.510 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.231      ;
; 0.519 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.240      ;
; 0.519 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.240      ;
; 0.519 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.240      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 0.540 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.261      ;
; 1.120 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.727      ; 1.541      ;
; 1.120 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.727      ; 1.541      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.132 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.729      ; 1.555      ;
; 1.145 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.728      ; 1.567      ;
; 1.145 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.728      ; 1.567      ;
; 1.161 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.569      ;
; 1.161 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.569      ;
; 1.170 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.578      ;
; 1.170 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.578      ;
; 1.170 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.578      ;
+-------+-----------+----------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.304 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.028      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 1.141      ;
; 0.420 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 1.141      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 0.457 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.182      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.171 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 1.395      ;
; 1.257 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.527      ; 1.478      ;
; 1.257 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.527      ; 1.478      ;
; 1.257 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.527      ; 1.478      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
; 1.302 ; Rst_n     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; Rst_n        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.531      ; 1.527      ;
+-------+-----------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                     ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.643 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.904      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.730 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.191      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.776 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.233      ;
; 0.951 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.211      ;
; 0.951 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.211      ;
; 0.953 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.953 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.953 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.953 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.976 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.233      ;
; 1.024 ; Rst_n     ; adc128s022:adc128s022|en              ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.285      ;
; 1.031 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.280      ;
; 1.031 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.280      ;
; 1.031 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.280      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.072 ; Rst_n     ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 1.533      ;
; 1.084 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.337      ;
; 1.084 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.337      ;
; 1.084 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.337      ;
; 1.084 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.337      ;
; 1.084 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.337      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[0]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[2]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[3]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[4]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[5]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[6]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[7]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|DIV_CNT[1]      ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.109 ; Rst_n     ; adc128s022:adc128s022|SCLK2X          ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.566      ;
; 1.283 ; Rst_n     ; adc128s022:adc128s022|ADC_SCLK        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.543      ;
; 1.283 ; Rst_n     ; adc128s022:adc128s022|ADC_DIN         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.543      ;
; 1.296 ; Rst_n     ; adc128s022:adc128s022|Data[1]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.552      ;
; 1.296 ; Rst_n     ; adc128s022:adc128s022|Data[0]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.552      ;
; 1.296 ; Rst_n     ; adc128s022:adc128s022|Data[2]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.552      ;
; 1.296 ; Rst_n     ; adc128s022:adc128s022|Data[3]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.552      ;
; 1.309 ; Rst_n     ; adc128s022:adc128s022|ADC_CS_N        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.566      ;
; 1.362 ; Rst_n     ; adc128s022:adc128s022|Data[5]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.611      ;
; 1.362 ; Rst_n     ; adc128s022:adc128s022|Data[6]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.611      ;
; 1.362 ; Rst_n     ; adc128s022:adc128s022|Data[7]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.611      ;
; 1.400 ; Rst_n     ; adc128s022:adc128s022|Data[4]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.653      ;
; 1.400 ; Rst_n     ; adc128s022:adc128s022|Data[8]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.653      ;
; 1.400 ; Rst_n     ; adc128s022:adc128s022|Data[9]         ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.653      ;
; 1.400 ; Rst_n     ; adc128s022:adc128s022|Data[10]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.653      ;
; 1.400 ; Rst_n     ; adc128s022:adc128s022|Data[11]        ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.653      ;
+-------+-----------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.011 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.209 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.476      ;
; 1.300 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.765      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.311 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.585      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.498 ; Rst_n     ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
; 1.607 ; Rst_n     ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; Rst_n        ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.881      ;
+-------+-----------+-------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Rst_n'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Rst_n ; Rise       ; Rst_n                                                        ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
; 0.140  ; 0.140        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.140  ; 0.140        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.160  ; 0.160        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
; 0.164  ; 0.164        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Rst_n ; Rise       ; Rst_n~input|i                                                ;
; 0.833  ; 0.833        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|combout            ;
; 0.838  ; 0.838        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]~0|datad              ;
; 0.852  ; 0.852        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[1]|datad                ;
; 0.853  ; 0.853        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; u_sd_ctrl_top|u_sd_write|wr_sec_addr[0]|datad                ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ;
; 0.859  ; 0.859        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; Rst_n ; Rise       ; Rst_n~input|o                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_CTRL:TFT_CTRL|hcount_r[1]'                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+
; -1.211 ; -1.211       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -1.209 ; -1.209       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -1.209 ; -1.209       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -1.208 ; -1.208       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -1.208 ; -1.208       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -1.208 ; -1.208       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -1.208 ; -1.208       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -1.206 ; -1.206       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -1.206 ; -1.206       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -1.205 ; -1.205       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -1.205 ; -1.205       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -1.205 ; -1.205       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -1.202 ; -1.202       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -1.202 ; -1.202       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -1.201 ; -1.201       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -1.200 ; -1.200       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -1.198 ; -1.198       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -1.198 ; -1.198       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -1.197 ; -1.197       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -1.196 ; -1.196       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -1.195 ; -1.195       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -1.195 ; -1.195       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -1.195 ; -1.195       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -1.195 ; -1.195       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -1.161 ; -1.161       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -1.161 ; -1.161       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -0.995 ; -0.995       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[0]       ;
; -0.994 ; -0.994       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[1]          ;
; -0.994 ; -0.994       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[2]          ;
; -0.994 ; -0.994       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[0]          ;
; -0.994 ; -0.994       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[2]          ;
; -0.992 ; -0.992       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[1]       ;
; -0.992 ; -0.992       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[0]|datac              ;
; -0.991 ; -0.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[1]|datac                 ;
; -0.991 ; -0.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[2]|datac                 ;
; -0.991 ; -0.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[0]|datac                 ;
; -0.991 ; -0.991       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[2]|datac                 ;
; -0.989 ; -0.989       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[1]|datac              ;
; -0.987 ; -0.987       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[4]|datad              ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[1]|datad                 ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|ziy[3]|datad                 ;
; -0.984 ; -0.984       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[3]|datad              ;
; -0.984 ; -0.984       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[0]|datad                 ;
; -0.984 ; -0.984       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zix[3]|datad                 ;
; -0.983 ; -0.983       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[2]|datad              ;
; -0.983 ; -0.983       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[5]|datad              ;
; -0.982 ; -0.982       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[4]       ;
; -0.981 ; -0.981       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[1]          ;
; -0.981 ; -0.981       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|ziy[3]          ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[3]       ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[0]          ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zix[3]          ;
; -0.978 ; -0.978       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[2]       ;
; -0.978 ; -0.978       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[5]       ;
; -0.977 ; -0.977       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|combout         ;
; -0.944 ; -0.944       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -0.944 ; -0.944       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -0.873 ; -0.873       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -0.873 ; -0.873       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -0.840 ; -0.840       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[2]       ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[5]       ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[3]       ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[0]          ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[3]          ;
; -0.836 ; -0.836       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[1]          ;
; -0.836 ; -0.836       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[3]          ;
; -0.835 ; -0.835       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[4]       ;
; -0.834 ; -0.834       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[2]|datad              ;
; -0.834 ; -0.834       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[5]|datad              ;
; -0.833 ; -0.833       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[3]|datad              ;
; -0.833 ; -0.833       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[0]|datad                 ;
; -0.833 ; -0.833       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[3]|datad                 ;
; -0.831 ; -0.831       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[1]|datad                 ;
; -0.831 ; -0.831       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[3]|datad                 ;
; -0.830 ; -0.830       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[4]|datad              ;
; -0.828 ; -0.828       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[1]|datac              ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[1]|datac                 ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zix[2]|datac                 ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[0]|datac                 ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|ziy[2]|datac                 ;
; -0.825 ; -0.825       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[1]       ;
; -0.825 ; -0.825       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[0]|datac              ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[1]          ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zix[2]          ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[0]          ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|ziy[2]          ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl:display_ctrl|zicode[0]       ;
; -0.774 ; -0.774       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60|combout         ;
; -0.771 ; -0.771       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~60|datac           ;
; -0.751 ; -0.751       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl|zicode[6]~52|combout         ;
; -0.674 ; -0.674       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|inclk[0] ;
; -0.674 ; -0.674       ; 0.000          ; High Pulse Width ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Fall       ; display_ctrl|zicode[6]~60clkctrl|outclk   ;
; -0.640 ; -0.640       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[2]       ;
; -0.640 ; -0.640       ; 0.000          ; Low Pulse Width  ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; Rise       ; display_ctrl:display_ctrl|zicode[3]       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'h_m_s:h_m_s|fenpin:fenpin|clk2'                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[0]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[1]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[2]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[3]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[4]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|minute[5]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[0]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[1]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[2]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[3]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[4]              ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|second[5]              ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[1]                ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[2]                ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[3]                ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[0]                ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s:h_m_s|hour[4]                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|fenpin|clk2~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[0]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[1]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[2]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[3]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[4]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|minute[5]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[0]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[1]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[2]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[3]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[4]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|second[5]|clk                ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[1]|clk                  ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[2]|clk                  ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[3]|clk                  ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[0]|clk                  ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; h_m_s:h_m_s|fenpin:fenpin|clk2 ; Rise       ; h_m_s|hour[4]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.434  ; 9.618        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[6]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[2]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[3]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|Rs232_Tx                                 ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_clk                                  ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[0]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[1]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[2]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|bps_cnt[3]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[0]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[10]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[11]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[12]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[13]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[14]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[15]                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[1]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[2]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[3]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[4]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[5]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[6]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[7]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[8]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|div_cnt[9]                               ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[0]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[1]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[2]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[3]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[5]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[7]                           ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|uart_state                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx:uart_byte_tx|r_data_byte[4]                           ;
; 9.437  ; 9.621        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.614  ; 9.614        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[6]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[1]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[2]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[3]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|Rs232_Tx|clk                                          ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_clk|clk                                           ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[0]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[1]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[2]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|bps_cnt[3]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[0]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[10]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[11]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[12]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[13]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[14]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[15]|clk                                       ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[1]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[2]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[3]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[4]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[5]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[6]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[7]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[8]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|div_cnt[9]|clk                                        ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[0]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[1]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[2]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[3]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[5]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[7]|clk                                    ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|uart_state|clk                                        ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[0]|clk                                       ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[4]|clk                                       ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[5]|clk                                       ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[6]|clk                                       ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|wave_data[7]|clk                                       ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; uart_byte_tx|r_data_byte[4]|clk                                    ;
; 9.617  ; 9.617        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; ctrl_ADC_SD|req_r|clk                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                          ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|req_r                                      ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[0]                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[4]                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[5]                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[6]                               ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; ctrl_ADC_SD:ctrl_ADC_SD|wave_data[7]                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]   ;
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]   ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk            ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]         ;
; 19.770 ; 19.954       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]         ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]     ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]     ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]          ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]         ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]   ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_sec_addr[5]                             ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|rd_start_en                                ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d0                            ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|sd_init_done_d1                            ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d0                                 ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_busy_d1                                 ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_gen:u_data_gen|wr_start_en                                ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0           ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy          ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0         ;
; 19.785 ; 19.969       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[2]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[3]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]        ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[8]        ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[9]        ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]     ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[0]     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|addrrssss[1]     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 19.978 ; 19.978       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.002 ; 20.002       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.002 ; 20.002       ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 20.021 ; 20.021       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                                       ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                                            ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                      ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                 ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------+
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][0]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][1]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][2]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][3]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][4]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][5]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][6]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[19][7]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][0]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][1]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][2]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][6]  ;
; 55.321 ; 55.505       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[59][7]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][6] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[224][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[228][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][6] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[235][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][6] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[304][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][6] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[332][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[372][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[372][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][0] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][1] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][2] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][3] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][4] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][5] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][6] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[390][7] ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][0]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][1]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][2]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][3]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][4]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][5]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][6]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[51][7]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][0]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][1]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][2]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][3]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][4]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][5]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][6]  ;
; 55.322 ; 55.506       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[55][7]  ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][0] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][1] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][2] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][3] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][4] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][5] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[128][6] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][0] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][1] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][2] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][3] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][4] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][5] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][6] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[174][7] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][0] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][1] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][2] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][3] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][4] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][5] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][6] ;
; 55.323 ; 55.507       ; 0.184          ; Low Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wave:wave|wave[313][7] ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                        ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]      ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X          ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ;
; 5881.712 ; 5881.896     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]      ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]      ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]       ;
; 5881.727 ; 5881.911     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]       ;
; 5881.740 ; 5881.924     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N        ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK        ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]         ;
; 5881.741 ; 5881.925     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en              ;
; 5881.742 ; 5881.926     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]        ;
; 5881.742 ; 5881.926     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]        ;
; 5881.742 ; 5881.926     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]         ;
; 5881.742 ; 5881.926     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]         ;
; 5881.742 ; 5881.926     ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]         ;
; 5881.743 ; 5881.959     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[10]        ;
; 5881.743 ; 5881.959     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[11]        ;
; 5881.743 ; 5881.959     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[4]         ;
; 5881.743 ; 5881.959     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[8]         ;
; 5881.743 ; 5881.959     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[9]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_CS_N        ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_DIN         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|ADC_SCLK        ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[0]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[1]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[2]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[3]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[5]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[6]         ;
; 5881.744 ; 5881.960     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|Data[7]         ;
; 5881.745 ; 5881.961     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|en              ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[0]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[10]      ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[11]      ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[1]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[2]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[3]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[4]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[5]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[6]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[7]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[8]       ;
; 5881.757 ; 5881.973     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|r_data[9]       ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[0]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[1]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[2]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[3]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[4]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[5]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[6]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|DIV_CNT[7]      ;
; 5881.771 ; 5881.987     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK2X          ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[0] ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[1] ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[2] ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[3] ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[4] ;
; 5881.772 ; 5881.988     ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022:adc128s022|SCLK_GEN_CNT[5] ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[0]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[1]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[2]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[3]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[4]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[5]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[6]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|DIV_CNT[7]|clk             ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK2X|clk                 ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[0]|clk        ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[1]|clk        ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[2]|clk        ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[3]|clk        ;
; 5881.892 ; 5881.892     ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc128s022|SCLK_GEN_CNT[4]|clk        ;
+----------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                   ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.797 ; 249999.981   ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 249999.799 ; 250000.015   ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 249999.977 ; 249999.977   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 249999.999 ; 249999.999   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 249999.999 ; 249999.999   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 250000.001 ; 250000.001   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 250000.001 ; 250000.001   ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[0]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[1]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[2]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[3]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[4]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[5]|clk                                                         ;
; 250000.021 ; 250000.021   ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive|count[6]|clk                                                         ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[0]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[1]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[2]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[3]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[4]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[5]                                                   ;
; 499998.000 ; 500000.000   ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; belldrive:belldrive|count[6]                                                   ;
+------------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; 0.396   ; 0.648   ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; 0.918   ; 1.086   ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; 0.398   ; 0.666   ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; 2.286   ; 2.924   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 0.986   ; 1.364   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 0.646   ; 0.998   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 1.812   ; 2.438   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -17.399 ; -16.779 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.147   ; 2.743   ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; -0.099 ; -0.393 ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; -0.711 ; -0.892 ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; -0.188 ; -0.443 ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; -1.906 ; -2.527 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.727 ; -1.105 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.319 ; -0.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -1.474 ; -2.085 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 18.233 ; 17.620 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -0.887 ; -1.522 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 4.411  ; 4.204  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 2.645  ; 2.989  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 2.645  ; 2.989  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.660  ; 3.785  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.371  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.578  ; 7.817  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.395  ; 7.668  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.269  ; 7.518  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.699  ; 6.898  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.689  ; 6.888  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.699  ; 6.898  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.731  ; 6.934  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.578  ; 7.817  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.727  ; 6.916  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.640  ; 6.821  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.843  ; 7.048  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.325  ; 7.581  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.169  ; 7.457  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.235  ; 7.536  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.392  ; 7.716  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.235  ; 7.536  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.581  ; 3.786  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 3.612  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.629  ; 7.868  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.446  ; 7.719  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.320  ; 7.569  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.750  ; 6.949  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.740  ; 6.939  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.750  ; 6.949  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.782  ; 6.985  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.629  ; 7.868  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.778  ; 6.967  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.691  ; 6.872  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 6.894  ; 7.099  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.376  ; 7.632  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.220  ; 7.508  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.286  ; 7.587  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.443  ; 7.767  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.286  ; 7.587  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 1.506  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 5.346  ; 5.387  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 5.459  ; 5.934  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 6.459  ; 6.563  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 5.574  ; 5.648  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 5.448  ; 5.498  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 5.580  ; 5.644  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 5.570  ; 5.634  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 5.580  ; 5.644  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 5.612  ; 5.680  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 6.459  ; 6.563  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 5.608  ; 5.662  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 5.521  ; 5.567  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 5.724  ; 5.794  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 5.504  ; 5.561  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 5.529  ; 5.638  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 5.595  ; 5.717  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 5.752  ; 5.897  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 5.595  ; 5.717  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 4.443  ; 4.646  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 1.575  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 3.189  ; 2.975  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 2.712  ; 2.573  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 2.582  ; 2.460  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 2.587  ; 2.726  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 3.764  ; 3.850  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 4.568  ; 4.804  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 22.810 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 22.972 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.143  ; 4.245  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.408  ; 4.466  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.679  ; 4.773  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.931  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 4.261  ; 4.063  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 2.575  ; 2.921  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 2.575  ; 2.921  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.505  ; 3.622  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.255  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.700  ; 3.828  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.908  ; 4.070  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.785  ; 3.922  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.759  ; 3.905  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.749  ; 3.895  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.759  ; 3.905  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.791  ; 3.940  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.638  ; 4.823  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.784  ; 3.919  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.700  ; 3.828  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.895  ; 4.046  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.838  ; 3.982  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.866  ; 4.061  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.932  ; 4.140  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.083  ; 4.313  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.932  ; 4.140  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.429  ; 3.621  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 3.489  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.624  ; 3.827  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.832  ; 4.069  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.709  ; 3.921  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.683  ; 3.904  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.673  ; 3.894  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.683  ; 3.904  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.715  ; 3.939  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.562  ; 4.822  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.708  ; 3.918  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.624  ; 3.827  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.819  ; 4.045  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.762  ; 3.981  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.790  ; 4.060  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.856  ; 4.139  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.007  ; 4.312  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.856  ; 4.139  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 1.275  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 2.801  ; 2.867  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 3.126  ; 3.343  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 2.994  ; 3.072  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 3.183  ; 3.269  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 3.060  ; 3.121  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 3.053  ; 3.149  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 3.043  ; 3.139  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 3.053  ; 3.149  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 3.085  ; 3.184  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 3.932  ; 4.067  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 3.078  ; 3.163  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 2.994  ; 3.072  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 3.189  ; 3.290  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 3.113  ; 3.181  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 3.136  ; 3.255  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 3.202  ; 3.334  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 3.353  ; 3.507  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 3.202  ; 3.334  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 3.430  ; 3.707  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 1.342  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 2.881  ; 2.676  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 2.424  ; 2.290  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 2.300  ; 2.182  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 2.308  ; 2.442  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 3.376  ; 3.461  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 3.871  ; 4.060  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 22.591 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 22.747 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.918  ; 2.843  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.961  ; 4.128  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.231  ; 4.395  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.816  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                          ; -12.028   ; -6.294  ; -3.757   ; -0.490  ; -3.321              ;
;  Clk                                                      ; -0.528    ; -1.242  ; -0.113   ; -0.200  ; 9.434               ;
;  Rst_n                                                    ; -0.272    ; -0.278  ; N/A      ; N/A     ; -3.000              ;
;  TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -12.028   ; -6.294  ; N/A      ; N/A     ; -3.321              ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -8.424    ; -0.387  ; -3.757   ; 1.011   ; 55.216              ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.145    ; 0.186   ; -2.199   ; 0.643   ; 5881.612            ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 14.670    ; 0.187   ; N/A      ; N/A     ; 249999.716          ;
;  h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -2.360    ; 0.193   ; N/A      ; N/A     ; -1.487              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.528    ; -1.535  ; -1.684   ; 0.271   ; 19.671              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.569    ; 0.187   ; -1.569   ; 0.304   ; 19.718              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -3.510    ; 0.185   ; 0.012    ; -0.490  ; -1.487              ;
; Design-wide TNS                                           ; -9104.069 ; -92.791 ; -276.898 ; -40.979 ; -622.865            ;
;  Clk                                                      ; -4.540    ; -17.204 ; -1.443   ; -3.249  ; 0.000               ;
;  Rst_n                                                    ; -0.514    ; -0.545  ; N/A      ; N/A     ; -3.000              ;
;  TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; -96.476   ; -72.906 ; N/A      ; N/A     ; -442.912            ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; -8735.269 ; -0.387  ; -71.655  ; 0.000   ; 0.000               ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; -13.740   ; 0.000   ; -56.523  ; 0.000   ; 0.000               ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  h_m_s:h_m_s|fenpin:fenpin|clk2                           ; -33.865   ; 0.000   ; N/A      ; N/A     ; -25.279             ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -19.943   ; -2.914  ; -116.491 ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000   ; -31.316  ; 0.000   ; 0.000               ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -202.206  ; 0.000   ; 0.000    ; -37.730 ; -151.674            ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                 ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; 0.785   ; 0.998   ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; 1.738   ; 2.044   ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; 0.792   ; 0.970   ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; 4.663   ; 4.937   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 2.009   ; 2.055   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; 1.374   ; 1.460   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 3.819   ; 4.066   ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -14.290 ; -14.071 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.810   ; 5.212   ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+---------+---------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rst_n     ; Clk                                                 ; -0.099 ; -0.292 ; Rise       ; Clk                                                      ;
; key_r     ; Clk                                                 ; -0.711 ; -0.892 ; Rise       ; Clk                                                      ;
; key_w     ; Clk                                                 ; -0.188 ; -0.403 ; Rise       ; Clk                                                      ;
; ADC_DOUT  ; Clk                                                 ; -1.906 ; -2.527 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.727 ; -1.105 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Rst_n     ; Clk                                                 ; -0.319 ; -0.663 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; -1.474 ; -2.085 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_miso   ; Clk                                                 ; 18.233 ; 17.620 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -0.887 ; -1.522 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                        ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 8.993  ; 9.132  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 5.382  ; 5.609  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 5.382  ; 5.609  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.930  ; 7.732  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 7.623  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.807 ; 16.346 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.807 ; 16.283 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.537 ; 16.002 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.983 ; 14.661 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.973 ; 14.651 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.983 ; 14.661 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.008 ; 14.689 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.338 ; 16.109 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.120 ; 14.743 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.881 ; 14.545 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.333 ; 14.964 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.673 ; 16.159 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.158 ; 15.877 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.271 ; 15.989 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.642 ; 16.346 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.271 ; 15.989 ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 8.016  ; 7.996  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 7.328  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.833 ; 16.372 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.833 ; 16.309 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.563 ; 16.028 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.687 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.999 ; 14.677 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.009 ; 14.687 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.034 ; 14.715 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.364 ; 16.135 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.146 ; 14.769 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 14.907 ; 14.571 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 15.359 ; 14.990 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.699 ; 16.185 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.184 ; 15.903 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.297 ; 16.015 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.668 ; 16.372 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 16.297 ; 16.015 ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 3.200  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 11.801 ; 11.750 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 12.919 ; 12.199 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 13.702 ; 13.644 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 12.475 ; 12.181 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 12.205 ; 11.900 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 12.347 ; 12.196 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 12.337 ; 12.186 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 12.347 ; 12.196 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 12.372 ; 12.224 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 13.702 ; 13.644 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 12.484 ; 12.278 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 12.245 ; 12.080 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 12.697 ; 12.499 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 12.341 ; 12.057 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 12.240 ; 12.146 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 12.353 ; 12.258 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 12.724 ; 12.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 12.353 ; 12.258 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 10.112 ; 9.922  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 3.165  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 6.525  ; 6.592  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 5.713  ; 5.813  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 5.439  ; 5.480  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 5.791  ; 5.658  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 8.264  ; 8.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 10.232 ; 9.892  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 26.089 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 25.950 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.975  ; 8.858  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.581  ; 9.509  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 10.268 ; 10.023 ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 6.169  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Rs232_Tx     ; Clk                                                 ; 4.261  ; 4.063  ; Rise       ; Clk                                                      ;
; TFT_PWM      ; Rst_n                                               ; 2.575  ; 2.921  ; Rise       ; Rst_n                                                    ;
; TFT_PWM      ; Rst_n                                               ; 2.575  ; 2.921  ; Fall       ; Rst_n                                                    ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.505  ; 3.622  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.255  ;        ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.700  ; 3.828  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.908  ; 4.070  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.785  ; 3.922  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.759  ; 3.905  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.749  ; 3.895  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.759  ; 3.905  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.791  ; 3.940  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.638  ; 4.823  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.784  ; 3.919  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.700  ; 3.828  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.895  ; 4.046  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.838  ; 3.982  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.866  ; 4.061  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.932  ; 4.140  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.083  ; 4.313  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.932  ; 4.140  ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_DE       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.429  ; 3.621  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_HS       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ;        ; 3.489  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_RGB[*]   ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.624  ; 3.827  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.832  ; 4.069  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.709  ; 3.921  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.683  ; 3.904  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.673  ; 3.894  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.683  ; 3.904  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.715  ; 3.939  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.562  ; 4.822  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.708  ; 3.918  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.624  ; 3.827  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.819  ; 4.045  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[10] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.762  ; 3.981  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[12] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.790  ; 4.060  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[13] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.856  ; 4.139  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[14] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 4.007  ; 4.312  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
;  TFT_RGB[15] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                       ; 3.856  ; 4.139  ; Fall       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ;
; TFT_CLK      ; Clk                                                 ; 1.275  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk                                                 ; 2.801  ; 2.867  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk                                                 ; 3.126  ; 3.343  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk                                                 ; 2.994  ; 3.072  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk                                                 ; 3.183  ; 3.269  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk                                                 ; 3.060  ; 3.121  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk                                                 ; 3.053  ; 3.149  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk                                                 ; 3.043  ; 3.139  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk                                                 ; 3.053  ; 3.149  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk                                                 ; 3.085  ; 3.184  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk                                                 ; 3.932  ; 4.067  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk                                                 ; 3.078  ; 3.163  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk                                                 ; 2.994  ; 3.072  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk                                                 ; 3.189  ; 3.290  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk                                                 ; 3.113  ; 3.181  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk                                                 ; 3.136  ; 3.255  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk                                                 ; 3.202  ; 3.334  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk                                                 ; 3.353  ; 3.507  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk                                                 ; 3.202  ; 3.334  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk                                                 ; 3.430  ; 3.707  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk                                                 ;        ; 1.342  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N     ; Clk                                                 ; 2.881  ; 2.676  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_DIN      ; Clk                                                 ; 2.424  ; 2.290  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_SCLK     ; Clk                                                 ; 2.300  ; 2.182  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ;
; bell         ; Clk                                                 ; 2.308  ; 2.442  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ;
; sd_cs        ; Clk                                                 ; 3.376  ; 3.461  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi      ; Clk                                                 ; 3.871  ; 4.060  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk       ; Clk                                                 ; 22.591 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; Clk                                                 ;        ; 22.747 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.918  ; 2.843  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.961  ; 4.128  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.231  ; 4.395  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.816  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+--------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bell          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_PWM       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rs232_Tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_r                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_w                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; TFT_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TFT_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Rs232_Tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TFT_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TFT_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Rs232_Tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; TFT_RGB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TFT_DE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TFT_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rs232_Tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                      ; Clk                                                      ; 483      ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; Clk                                                      ; 9        ; 9        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk                                                      ; 16       ; 0        ; 0        ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; 216      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 819      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 4        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 200      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n                                                    ; 2        ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 652      ; 70       ; 0        ; 151      ;
; Clk                                                      ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 12       ; 0        ; 12       ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 8338     ; 0        ; 8338     ; 0        ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 11126    ; 11126    ; 11126    ; 11126    ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 28564    ; 0        ; 28564    ; 0        ;
; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 3192     ; 0        ; 0        ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1547     ; 1547     ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 193284   ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 12       ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 453      ; 0        ; 0        ; 0        ;
; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                      ; Clk                                                      ; 483      ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; Clk                                                      ; 9        ; 9        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; Clk                                                      ; 16       ; 0        ; 0        ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; 216      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 819      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6        ; 4        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 200      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rst_n                                                    ; 2        ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 652      ; 70       ; 0        ; 151      ;
; Clk                                                      ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 12       ; 0        ; 12       ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 8338     ; 0        ; 8338     ; 0        ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 11126    ; 11126    ; 11126    ; 11126    ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; 28564    ; 0        ; 28564    ; 0        ;
; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 3192     ; 0        ; 0        ; 0        ;
; h_m_s:h_m_s|fenpin:fenpin|clk2                           ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; TFT_CTRL:TFT_CTRL|hcount_r[1]                            ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 1547     ; 1547     ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 193284   ; 0        ; 0        ; 0        ;
; Rst_n                                                    ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 12       ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 453      ; 0        ; 0        ; 0        ;
; Clk                                                      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; Rst_n      ; Clk                                                      ; 31       ; 31       ; 0        ; 0        ;
; Rst_n      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 82       ; 82       ; 0        ; 0        ;
; Rst_n      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 23       ; 23       ; 0        ; 0        ;
; Rst_n      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 46       ; 46       ; 56       ; 56       ;
; Rst_n      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 20       ; 0        ; 0        ;
; Rst_n      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 31       ; 31       ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; Rst_n      ; Clk                                                      ; 31       ; 31       ; 0        ; 0        ;
; Rst_n      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 82       ; 82       ; 0        ; 0        ;
; Rst_n      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 23       ; 23       ; 0        ; 0        ;
; Rst_n      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 46       ; 46       ; 56       ; 56       ;
; Rst_n      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 20       ; 0        ; 0        ;
; Rst_n      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] ; 31       ; 31       ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 360   ; 360  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat May 20 19:49:41 2023
Info: Command: quartus_sta FPGA_ECG -c FPGA_ECG
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_ECG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name Clk Clk
    Info (332110): create_generated_clock -source {TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]} {TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 21175 -multiply_by 36 -duty_cycle 50.00 -name {TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]} {TFT_test_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25000 -duty_cycle 50.00 -name {TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]} {TFT_test_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name h_m_s:h_m_s|fenpin:fenpin|clk2 h_m_s:h_m_s|fenpin:fenpin|clk2
    Info (332105): create_clock -period 1.000 -name sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
    Info (332105): create_clock -period 1.000 -name Rst_n Rst_n
    Info (332105): create_clock -period 1.000 -name TFT_CTRL:TFT_CTRL|hcount_r[1] TFT_CTRL:TFT_CTRL|hcount_r[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: TFT_CTRL|Add0~0  from: dataa  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~10  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~12  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~14  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~16  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~2  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~4  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~6  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~8  from: cin  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~199  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~39  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~41  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~42  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~59  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.028       -95.150 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -8.424     -8735.269 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.510      -202.206 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -2.360       -33.865 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):    -1.528       -19.943 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.145       -13.740 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.473        -3.382 Clk 
    Info (332119):    -0.272        -0.514 Rst_n 
    Info (332119):    14.670         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.569         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -6.294
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.294       -72.906 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -1.535        -1.866 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.242       -17.204 Clk 
    Info (332119):    -0.278        -0.545 Rst_n 
    Info (332119):    -0.270        -0.270 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.446         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.464         0.000 h_m_s:h_m_s|fenpin:fenpin|clk2 
Info (332146): Worst-case recovery slack is -3.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.757       -71.655 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.199       -56.523 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.684      -116.491 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.569       -31.316 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.099        -0.913 Clk 
    Info (332119):     0.158         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
Info (332146): Worst-case removal slack is -0.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.490       -37.730 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -0.200        -3.249 Clk 
    Info (332119):     0.558         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.739         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.343         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.904         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.263      -442.912 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -3.000        -3.000 Rst_n 
    Info (332119):    -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.487       -25.279 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):     9.785         0.000 Clk 
    Info (332119):    19.691         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.718         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    55.245         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  5881.632         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 249999.719         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: TFT_CTRL|Add0~0  from: dataa  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~10  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~12  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~14  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~16  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~2  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~4  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~6  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~8  from: cin  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~199  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~39  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~41  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~42  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~59  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.376       -96.476 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -7.730     -7253.094 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.257      -182.328 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -2.172       -30.549 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):    -1.434       -18.340 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.893       -10.716 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.528        -4.540 Clk 
    Info (332119):    -0.200        -0.381 Rst_n 
    Info (332119):    15.189         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.713         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -5.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.714       -66.170 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -1.485        -1.563 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.068       -14.426 Clk 
    Info (332119):    -0.387        -0.387 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.246        -0.472 Rst_n 
    Info (332119):     0.398         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.415         0.000 h_m_s:h_m_s|fenpin:fenpin|clk2 
Info (332146): Worst-case recovery slack is -3.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.425       -65.175 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.869       -47.326 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.524      -104.372 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.428       -28.059 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.101        -1.443 Clk 
    Info (332119):     0.115         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
Info (332146): Worst-case removal slack is -0.437
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.437       -27.607 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -0.175        -2.871 Clk 
    Info (332119):     0.461         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.644         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.142         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.625         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.321      -417.958 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -3.000        -3.000 Rst_n 
    Info (332119):    -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.487       -25.279 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):     9.771         0.000 Clk 
    Info (332119):    19.671         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.719         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    55.216         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  5881.612         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 249999.716         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: TFT_CTRL|Add0~0  from: dataa  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~10  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~12  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~14  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~16  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~2  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~4  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~6  from: cin  to: combout
    Info (332098): Cell: TFT_CTRL|Add0~8  from: cin  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~199  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~39  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~41  from: datac  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~42  from: datad  to: combout
    Info (332098): Cell: display_ctrl|zicode[6]~59  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.847       -38.594 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -3.900      -797.490 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.993       -35.105 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -0.679        -7.543 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.479        -5.758 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):    -0.454        -5.448 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.178        -1.309 Clk 
    Info (332119):     0.429         0.000 Rst_n 
    Info (332119):    17.435         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.372         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -3.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.171       -38.306 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -0.821       -11.904 Clk 
    Info (332119):    -0.711        -2.914 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.266        -0.521 Rst_n 
    Info (332119):    -0.082        -0.082 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.186         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.193         0.000 h_m_s:h_m_s|fenpin:fenpin|clk2 
Info (332146): Worst-case recovery slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165       -41.856 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.948       -23.585 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.860       -61.438 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.790       -16.533 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.113        -1.273 Clk 
    Info (332119):     0.012         0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
Info (332146): Worst-case removal slack is -0.195
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.195        -7.243 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -0.081        -1.211 Clk 
    Info (332119):     0.271         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.304         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.643         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.011         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -3.000 Rst_n 
    Info (332119):    -1.211      -124.534 TFT_CTRL:TFT_CTRL|hcount_r[1] 
    Info (332119):    -1.000      -102.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.000       -17.000 h_m_s:h_m_s|fenpin:fenpin|clk2 
    Info (332119):     9.434         0.000 Clk 
    Info (332119):    19.769         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.797         0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    55.321         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  5881.712         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 249999.797         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[2] 
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4744 megabytes
    Info: Processing ended: Sat May 20 19:49:47 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


