// Seed: 2906278074
module module_0 ();
  logic id_1;
  ;
  assign id_1 = 1'b0;
  logic [-1 : (  1  )] id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_4 or posedge -1) force id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
