#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  9 15:52:26 2022
# Process ID: 7336
# Current directory: C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7240 C:\Users\smn90\Desktop\v1.1\Vivado\Ultrasonicv2.0\Ultrasonicv2.0.xpr
# Log file: C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/vivado.log
# Journal file: C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 727.605 ; gain = 125.191
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_ultrasonic
INFO: [Device 21-403] Loading part xc7z020clg400-3
WARNING: [Synth 8-2292] literal value truncated to fit in 18 bits [C:/Users/smn90/Desktop/v1.1/RTL/display.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1190.684 ; gain = 170.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ultrasonic' [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/v1.1/RTL/measurement.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/v1.1/RTL/display.v:1]
	Parameter AB bound to: 18'b001001001111100000 
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/v1.1/RTL/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7336-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7336-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:49]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7336-Mongoose_Razer/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/.Xil/Vivado-7336-Mongoose_Razer/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'measurement_sys1'. This will prevent further optimization [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:20]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'measurement'. This will prevent further optimization [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:49]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_sys1'. This will prevent further optimization [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'top_ultrasonic' (5#1) [C:/Users/smn90/Desktop/v1.1/RTL/top_wave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.852 ; gain = 213.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.852 ; gain = 213.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.852 ; gain = 213.082
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'measurement'
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ultrasonic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ultrasonic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'measurement/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'measurement/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/v1.1/Vivado/Ultrasonicv2.0/Ultrasonicv2.0.srcs/constrs_1/new/v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.566 ; gain = 465.797
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.566 ; gain = 712.078
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  9 16:32:05 2022...
