module async_udcounter(clk, reset, upordown, count);
input clk, reset, upordown;
output [3:0] count;
reg [3:0] count = 4'b0000;
always @ (posedge clk or posedge reset)
begin
if (reset == 1)
count <= 0;
else
begin
if(upordown == 0)
begin
if(count == 15)
count <= 0;
else
count <= count + 1;
end
else
begin
if(count == 0)
count <= 15;
else
count <= count - 1;
end
end
end
endmodule
