/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2019 MediaTek Inc.
 */

#ifndef __DEVAPC_MT6885_H__
#define __DEVAPC_MT6885_H__

/******************************************************************************
 * VARIABLE DEFINITION
 ******************************************************************************/
/* dbg status default setting */
#define PLAT_DBG_UT_DEFAULT		false
#define PLAT_DBG_KE_DEFAULT		true
#define PLAT_DBG_AEE_DEFAULT		true
#define PLAT_DBG_WARN_DEFAULT		true
#define PLAT_DBG_DAPC_DEFAULT		false

/******************************************************************************
 * STRUCTURE DEFINITION
 ******************************************************************************/
enum DEVAPC_SLAVE_TYPE {
	SLAVE_TYPE_INFRA = 0,
	SLAVE_TYPE_PERI,
	SLAVE_TYPE_PERI2,
	SLAVE_TYPE_NUM,
};

enum DEVAPC_VIO_MASK_STA_NUM {
	VIO_MASK_STA_NUM_INFRA = 14,
	VIO_MASK_STA_NUM_PERI = 12,
	VIO_MASK_STA_NUM_PERI2 = 9,
};

enum DEVAPC_VIO_SLAVE_NUM {
	VIO_SLAVE_NUM_INFRA = 425,
	VIO_SLAVE_NUM_PERI = 362,
	VIO_SLAVE_NUM_PERI2 = 269,
};

enum DEVAPC_PD_OFFSET {
	PD_VIO_MASK_OFFSET = 0x0,
	PD_VIO_STA_OFFSET = 0x400,
	PD_VIO_DBG0_OFFSET = 0x900,
	PD_VIO_DBG1_OFFSET = 0x904,
	PD_VIO_DBG2_OFFSET = 0x908,
	PD_APC_CON_OFFSET = 0xF00,
	PD_SHIFT_STA_OFFSET = 0xF10,
	PD_SHIFT_SEL_OFFSET = 0xF14,
	PD_SHIFT_CON_OFFSET = 0xF20,
};

#define SRAMROM_SLAVE_TYPE	SLAVE_TYPE_INFRA	/* Infra */
#define MM2ND_SLAVE_TYPE	SLAVE_TYPE_PERI		/* Peri */

enum OTHER_TYPES_INDEX {
	SRAMROM_VIO_INDEX = 419,
	CONN_VIO_INDEX = 126, /* starts from 0x18 */
	MDP_VIO_INDEX = 352,
	DISP2_VIO_INDEX = 353,
	MMSYS_VIO_INDEX = 354,
};

enum INFRACFG_MM2ND_VIO_NUM {
	INFRACFG_MM_VIO_STA_NUM = 2,
	INFRACFG_MDP_VIO_STA_NUM = 8,
	INFRACFG_DISP2_VIO_STA_NUM = 2,
};

enum INFRACFG_MM2ND_OFFSET {
	INFRACFG_MM_SEC_VIO0_OFFSET = 0xB30,
	INFRACFG_MDP_SEC_VIO0_OFFSET = 0xB40,
	INFRACFG_DISP2_SEC_VIO0_OFFSET = 0xB70,
};

/* starts from 0x13 */
enum MFG_VIO_INDEX {
	MFG_START = 0,
	MFG_END = 8,
};

/* starts from 0x14 */
enum MM_VIO_INDEX {
	MM_DISP_START = 19,
	MM_DISP_END = 34,
	MM_MDP_START = 35,
	MM_MDP_END = 43,
	MM_DISP2_START = 370,
	MM_DISP2_END = 409,
	MM_SSRAM_VIO_INDEX = 411,
};

/* starts from 0x15 */
enum IMG_VIO_INDEX {
	IMG_START = 71,
	IMG_END = 114,
};

/* starts from 0x16 */
enum VDEC_VIO_INDEX {
	VDEC_START = 44,
	VDEC_END = 54,
};

/* starts from 0x17 */
enum VENC_VIO_INDEX {
	VENC_START = 55,
	VENC_END = 70,
};

/* starts from 0x19 */
enum APU_VIO_INDEX {
	APU_START = 9,
	APU_END = 14,
	APU_SSRAM_VIO_INDEX = 410,
};

/* starts from 0x1A */
enum CAM_VIO_INDEX {
	CAM_START = 115,
	CAM_END = 287,
	CAM_SENINF_START = 119,
	CAM_SENINF_END = 126,
	CAM_CCU_START = 288,
	CAM_CCU_END = 310,
};

/* starts from 0x1B */
enum IPE_VIO_INDEX {
	IPE_START = 311,
	IPE_END = 322,
};

/* starts from 0x105 ~ 0x108 */
enum TINY_VIO_INDEX {
	TINY_START = 39,
	TINY_END = 61,
};

/* starts from 0x1F */
enum MDP_VIO_INDEX {
	MDP_START = 323,
	MDP_END = 369,
};

enum SMI_VIO_INDEX {
	SMI_LARB0_VIO_INDEX = 394,	/* 0x14118000 */
	SMI_LARB1_VIO_INDEX = 395,	/* 0x14119000 */
	SMI_LARB2_VIO_INDEX = 326,	/* 0x1F003000 */
	SMI_LARB3_VIO_INDEX = 327,	/* 0x1F004000 */
	SMI_LARB4_VIO_INDEX = 51,	/* 0x1602E000 */
	SMI_LARB5_VIO_INDEX = 45,	/* 0x1600D000 */
	SMI_LARB6_VIO_INDEX = 46,	/* 0x1600E000 */
	SMI_LARB7_VIO_INDEX = 56,	/* 0x17010000 */
	SMI_LARB8_VIO_INDEX = 64,	/* 0x17810000 */
	SMI_LARB9_VIO_INDEX = 90,	/* 0x1502E000 */
	SMI_LARB10_VIO_INDEX = 91,	/* 0x1502F000 */
	SMI_LARB11_VIO_INDEX = 112,	/* 0x1582E000 */
	SMI_LARB12_VIO_INDEX = 113,	/* 0x1582F000 */
	SMI_LARB13_VIO_INDEX = 116,	/* 0x1A001000 */
	SMI_LARB14_VIO_INDEX = 117,	/* 0x1A002000 */
	SMI_LARB15_VIO_INDEX = 118,	/* 0x1A003000 */
	SMI_LARB16_VIO_INDEX = 130,	/* 0x1A00F000 */
	SMI_LARB17_VIO_INDEX = 131,	/* 0x1A010000 */
	SMI_LARB18_VIO_INDEX = 132,	/* 0x1A011000 */
	SMI_LARB19_VIO_INDEX = 321,	/* 0x1B10F000 */
	SMI_LARB20_VIO_INDEX = 317,	/* 0x1B00F000 */
};

/* starts from 0x2 */
enum MD_VIO_INDEX {
	MD_START = 79,
	MD_END = 121,
};

enum IOMMU_VIO_INDEX {
	IOMMU0_VIO_INDEX = 396,		/* 0x1411A000 */
	IOMMU1_VIO_INDEX = 362,		/* 0x1F027000 */
	IOMMU0_SEC_VIO_INDEX = 400,	/* 0x1411E000 */
	IOMMU1_SEC_VIO_INDEX = 366,	/* 0x1F02B000 */
};

enum DEVAPC_MODULE_ADDR {
	MFG_START_ADDR = 0x13000000,
	MFG_END_ADDR = 0x13FFFFFF,
	GCE_START_ADDR = 0x10228000,
	GCE_END_ADDR = 0x1022BFFF,
	GCE_M2_START_ADDR = 0x10318000,
	GCE_M2_END_ADDR = 0x1031BFFF,
	TINYSYS_START_ADDR = 0x10500000,
	TINYSYS_END_ADDR = 0x108FFFFF,
	MD_START_ADDR = 0x20000000,
	MD_END_ADDR = 0x2FFFFFFF,
	CONN_START_ADDR = 0x18000000,
	CONN_END_ADDR = 0x18FFFFFF,
};

enum BUSID_LENGTH {
	PERIAXI_MI_BIT_LENGTH = 3,
	INFRAAXI_MI_BIT_LENGTH = 13,
};

struct PERIAXI_ID_INFO {
	const char	*master;
	uint8_t		bit[PERIAXI_MI_BIT_LENGTH];
};

struct INFRAAXI_ID_INFO {
	const char	*master;
	uint8_t		bit[INFRAAXI_MI_BIT_LENGTH];
};

/******************************************************************************
 * PLATFORM DEFINATION
 ******************************************************************************/

/* For Infra VIO_DBG */
#define INFRA_VIO_DBG_MSTID			0xFFFFFFFF
#define INFRA_VIO_DBG_MSTID_START_BIT		0
#define INFRA_VIO_DBG_DMNID			0x0000003F
#define INFRA_VIO_DBG_DMNID_START_BIT		0
#define INFRA_VIO_DBG_W_VIO			0x00000040
#define INFRA_VIO_DBG_W_VIO_START_BIT		6
#define INFRA_VIO_DBG_R_VIO			0x00000080
#define INFRA_VIO_DBG_R_VIO_START_BIT		7
#define INFRA_VIO_ADDR_HIGH			0x00000F00
#define INFRA_VIO_ADDR_HIGH_START_BIT		8

/* For SRAMROM VIO */
#define SRAMROM_SEC_VIO_ID_MASK			0x00FFFF00
#define SRAMROM_SEC_VIO_ID_SHIFT		8
#define SRAMROM_SEC_VIO_DOMAIN_MASK		0x0F000000
#define SRAMROM_SEC_VIO_DOMAIN_SHIFT		24
#define SRAMROM_SEC_VIO_RW_MASK			0x80000000
#define SRAMROM_SEC_VIO_RW_SHIFT		31

/* For MM 2nd VIO */
#define INFRACFG_MM2ND_VIO_DOMAIN_MASK		0x00000030
#define INFRACFG_MM2ND_VIO_DOMAIN_SHIFT		4
#define INFRACFG_MM2ND_VIO_ID_MASK		0x00FFFF00
#define INFRACFG_MM2ND_VIO_ID_SHIFT		8
#define INFRACFG_MM2ND_VIO_RW_MASK		0x01000000
#define INFRACFG_MM2ND_VIO_RW_SHIFT		24

#define SRAM_START_ADDR				(0x100000)

#endif /* __DEVAPC_MT6885_H__ */
