Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b566da3aebc34821a72a7513f86a1e09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'readData' [D:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v:207]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'input2' [D:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'input1' [D:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/Archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Top.v:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
