{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 00:03:34 2005 " "Info: Processing started: Sun May 01 00:03:34 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off seven_seg -c seven_seg " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off seven_seg -c seven_seg" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-arch " "Info: Found design unit 1: seven_seg-arch" {  } { { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Info: Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "seven_seg.vhd(37) " "Info: VHDL Case Statement information at seven_seg.vhd(37): OTHERS choice is never selected" {  } { { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 37 0 0 } }  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_out\[7\] GND " "Warning: Pin \"seg_out\[7\]\" stuck at GND" {  } { { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 10 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 00:03:36 2005 " "Info: Processing ended: Sun May 01 00:03:36 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
