$date
  Wed Sep 14 14:56:01 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module impressora $end
$var reg 1 ! sw1 $end
$var reg 1 " sw2 $end
$var reg 1 # sw3 $end
$var reg 1 $ sw4 $end
$var reg 1 % x $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
1%
#1000000
#2000000
1!
#3000000
#4000000
1"
0$
#5000000
#6000000
0!
#7000000
#8000000
1#
1$
0%
#9000000
#10000000
0"
0$
1%
#11000000
#12000000
1!
1"
1$
0%
#13000000
#14000000
