m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/simulation
<<<<<<< HEAD
w1692971709
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
Z5 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z6 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z7 =======
Z8 w1692977152
R1
R2
R3
Z9 dC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
<<<<<<< HEAD
!s110 1692972097
!i10b 1
!s108 1692972097.000000
Z10 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z11 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R7
Z12 !s110 1692979058
!i10b 1
Z13 !s108 1692979058.000000
Z14 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z15 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R0
<<<<<<< HEAD
DEx4 work 10 spi_master 0 22 ]ONe<EIlkR@8J8[1ZLYO`3
l68
L51
Vg6fdo;K@N5[1gK:Bha<::1
!s100 bQPV75oRBNhWOT<FK6jbU2
R7
Z16 DEx4 work 10 spi_master 0 22 kd:07Yo9WF_hK1WKJNSSl0
l69
L52
VId[2TX7NnRRgbN`L^0LkG1
!s100 ?@Y^aSFh9oDR<Q5OcX5`@1
R0
<<<<<<< HEAD
R8
R7
w1692972633
R0
<<<<<<< HEAD
Z17 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
Z18 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R7
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R0
<<<<<<< HEAD
Z19 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z20 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R7
Z21 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z22 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R0
<<<<<<< HEAD
R19
R7
R0
<<<<<<< HEAD
R8
R7
w1692979028
R0
<<<<<<< HEAD
Z23 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R7
Z24 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
Z25 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R0
<<<<<<< HEAD
Z26 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R7
Z27 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
Z28 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R0
<<<<<<< HEAD
Z29 DEx4 work 16 spi_master_cs_tb 0 22 NoQmJM;]NL9^aPUB<Sd:W1
l73
L36
VJOH64dlNz_IV6iE[@MAkm0
!s100 Yc4fA;Kd2fZlF`h<0j4We1
Z30 OW;C;10.5c;63
33
R12
!i10b 1
R13
R26
R27
R7
R29
l73
L36
VENNJ:T^Jd_YBTXJQ7RHem0
!s100 KmjOEnOD0<hPnh07]6G_K2
R30
33
!s110 1692978893
!i10b 1
!s108 1692978893.000000
R27
R28
R0
<<<<<<< HEAD
w1692910126
R1
R2
R3
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
R7
w1692978271
R1
R2
R3
R9
Z31 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
Z32 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
<<<<<<< HEAD
!s110 1692912444
!i10b 1
Z33 !s108 1692912444.000000
Z34 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z35 !s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
R7
Z36 !s110 1692978321
!i10b 1
Z37 !s108 1692978321.000000
Z38 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
Z39 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
R0
<<<<<<< HEAD
R39
!i10b 1
R33
R34
R35
R7
R36
!i10b 1
R37
R38
R39
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L23
Vkd:07Yo9WF_hK1WKJNSSl0
!s100 2X1NAAgV;e]BhH7g5Gh?42
R30
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
Z40 o-2008 -explicit -work presynth -O0
Z41 tCvgOpt 0
R0
Artl
R1
R2
R3
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R30
33
R12
!i10b 1
R13
R14
R15
!i113 1
R40
R41
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R1
R2
R3
R9
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L45
V=]m`<BMdz_b<h5[oi6SoR2
!s100 X`A5KFc_dG<VAO`z1>Sk>1
R30
33
R12
!i10b 1
R13
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Artl
R16
R1
R2
R3
Z42 DEx4 work 13 spi_master_cs 0 22 =]m`<BMdz_b<h5[oi6SoR2
l87
L77
V=dZ9aHDMZhd_E@0B3L<DE0
!s100 GD]g]?45[46aPn:G<SRDn3
R30
33
R12
!i10b 1
R13
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R21
R22
!i113 1
R40
R41
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R1
R2
R3
R9
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VNoQmJM;]NL9^aPUB<Sd:W1
!s100 nz=WAG_8jPJQ7=F<gL@U73
R30
33
R12
!i10b 1
R13
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Atb
R23
R1
R2
R3
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
w1692978861
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
Z43 VC8_3JE?YTjdD`TFhjKR`J2
Z44 !s100 P;IGG0oj9>n6@k4f2h^EV1
R30
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Atb
R16
R1
R2
R3
Z45 DEx4 work 13 spi_master_tb 0 22 C8_3JE?YTjdD`TFhjKR`J2
l71
L36
Vn>5N:8^m;9^WOG8k[?Yja0
!s100 KKUC<=KSz1o2TR=60HLhR2
R30
33
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Econtroller
Z46 w1694045600
R1
R2
R3
R4
Z47 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
Z48 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
l0
L6
VPe>^mVole:>UYGWGJUTaR0
!s100 =fV`_JfA<c:>EWG30l[n13
R30
33
Z49 !s110 1694045679
!i10b 1
Z50 !s108 1694045679.000000
Z51 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
Z52 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
!i113 1
R40
R41
Artl
Z53 DEx4 work 4 fifo 0 22 CYz=fc7P;;J]cEOeI2dOK0
R1
R2
R3
Z54 DEx4 work 10 controller 0 22 Pe>^mVole:>UYGWGJUTaR0
l112
L43
V:_6i3jTicQ2mZb;Qh_h5_0
!s100 S8zPXaGH6g><iaf:26ad73
R30
33
R49
!i10b 1
R50
R51
R52
!i113 1
R40
R41
Aarchitecture_controller
R53
R42
R1
R2
R3
Z55 DEx4 work 10 controller 0 22 0PN[=QecIldOVkTRn7nL`1
l92
L66
Va@;=hfOM:zO<hTn16>?MO0
!s100 0zWII_N]Bk<?z=U;i`2Tk0
R30
33
Z56 !s110 1693598361
!i10b 1
Z57 !s108 1693598361.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
!s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
!i113 1
R40
R41
w1693598948
R9
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
Econtroller_tb
Z58 w1694045659
R1
R2
R3
R4
Z59 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
Z60 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
l0
L6
VFBdiZ=a6:lP5O[jiz8cle1
!s100 D8:k9ab6oJZQ<IL[C@Z?C2
R30
33
R49
!i10b 1
R50
Z61 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
Z62 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
!i113 1
R40
R41
Asim
R54
R1
R2
R3
Z63 DEx4 work 13 controller_tb 0 22 FBdiZ=a6:lP5O[jiz8cle1
l56
L9
VWdR4f3GX^42L[Y^b`?ead3
!s100 BgPl9J2JCbkP643b5fGIO0
R30
33
R49
!i10b 1
R50
R61
R62
!i113 1
R40
R41
Atb_arch
R1
R2
R3
DEx4 work 13 controller_tb 0 22 nNNDJA8Tz7<Lm@8H[`YL10
l80
L8
V2o34AX`;_8SU1MXfYLnf12
!s100 Sag^KEoQ3<dVh@@fX]G?>2
R30
33
!s110 1694021335
!i10b 1
!s108 1694021335.000000
Z64 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
Z65 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
!i113 1
R40
R41
w1694021310
R9
Z66 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
Z67 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
Atb_architecture
R55
R1
R2
R3
DEx4 work 13 controller_tb 0 22 <lD_l@8]e2P3LSjF3JeQT3
l41
L8
VNPImHii=<4gOO6O@l5l]83
!s100 9AEBEz=TS08nhLXlP`ZaW1
R30
33
R56
!i10b 1
R57
R64
R65
!i113 1
R40
R41
w1693596786
R9
R66
R67
Aarchitecture_controller_tb
R1
DEx4 work 10 controller 0 22 Q`k;9eLoc5;Dl<OE_1Gl=2
R2
R3
DEx4 work 13 controller_tb 0 22 U5Ebfgd?;YXOOO`J_c^UN1
l79
L26
V>f0aQg9Q_6O]dG1P44K>D1
!s100 VbPDbK7o]LNGYlDF5dZA?0
R30
33
!s110 1693587216
!i10b 1
!s108 1693587216.000000
R64
R65
!i113 1
R40
R41
w1693587184
R9
R66
R67
Efifo
Z68 w1693494746
R2
R3
R4
Z69 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
Z70 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
l0
L8
VCYz=fc7P;;J]cEOeI2dOK0
!s100 l@`iM8=5_ggA`<Bae>dzl0
R30
33
R49
!i10b 1
R50
Z71 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
Z72 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
!i113 1
R40
R41
Adef_arch
R2
R3
R53
l161
L25
V;ZHg2?>nODnTWn:S1:>??2
!s100 []oW92iFoR1KoakaiL9MF1
R30
33
R49
!i10b 1
R50
R71
R72
!i113 1
R40
R41
Efifo_tb
Z73 w1693579599
R1
R2
R3
R9
Z74 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
Z75 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
l0
L33
VfSnX`[[H;We89Vdi?Y28l3
!s100 lb;ECVfFf>[X9Q:F;K5bE2
R30
33
Z76 !s110 1693579614
!i10b 1
Z77 !s108 1693579613.000000
Z78 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
Z79 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
!i113 1
R40
R41
Abehave
R1
R2
R3
DEx4 work 7 fifo_tb 0 22 fSnX`[[H;We89Vdi?Y28l3
l67
L36
VCh:JEOf;=h`F?L=5c3GL02
!s100 M>XlJ3hziVLBLICO[QkCA0
R30
33
R76
!i10b 1
R77
R78
R79
!i113 1
R40
R41
Espi_master
Z80 w1694044574
R1
R2
R3
R4
R5
R6
l0
L23
VK83G[o7gEUTXCATDNdJWM1
!s100 41l?HV0Dm002n5c<Z`ed_3
R30
33
R49
!i10b 1
R50
R10
R11
!i113 1
R40
R41
Artl
R1
R2
R3
Z81 DEx4 work 10 spi_master 0 22 K83G[o7gEUTXCATDNdJWM1
l69
L52
Vmf7eg:]<2O4;>N^B:h]<<2
!s100 DnH8iNfP<5]mU?PYcllcj3
R30
33
R49
!i10b 1
R50
R10
R11
!i113 1
R40
R41
Espi_master_cs
Z82 w1694045321
R1
R2
R3
R4
R17
R18
l0
L45
VBzE=An<aRV12lPdB]8N[l1
!s100 al[01j@B@n8DNI9?l8OfF0
R30
33
R49
!i10b 1
R50
R19
R20
!i113 1
R40
R41
Artl
R81
R1
R2
R3
DEx4 work 13 spi_master_cs 0 22 BzE=An<aRV12lPdB]8N[l1
l116
L77
Vd`k`Lnnn;_J_ECn5U9S<M3
!s100 FRo1R9fd;46Pdc:CJU:f83
R30
33
R49
!i10b 1
R50
R19
R20
!i113 1
R40
R41
Espi_master_cs_tb
Z83 w1693587009
R1
R2
R3
R9
R24
R25
l0
L34
VZLf@UjM=FUSX1aI?0?PhT2
!s100 e<[Rh7GN_@el`VE5:BAD<1
R30
33
Z84 !s110 1694035697
!i10b 1
Z85 !s108 1694035697.000000
R27
R28
!i113 1
R40
R41
Atb
R42
R1
R2
R3
DEx4 work 16 spi_master_cs_tb 0 22 ZLf@UjM=FUSX1aI?0?PhT2
l75
L37
Vb[3R;L>d=7Z`lW:E[@hDF0
!s100 gDkB:P9dOM0K_`keK>4>S1
R30
33
R84
!i10b 1
R85
R27
R28
!i113 1
R40
R41
Espi_master_tb
Z86 w1693586938
R1
R2
R3
R9
R31
R32
l0
L33
R43
R44
R30
33
Z87 !s110 1693586955
!i10b 1
Z88 !s108 1693586955.000000
R38
R39
!i113 1
R40
R41
Atb
R16
R1
R2
R3
R45
l72
L36
VFdzTGJkz0IeCzXU2:oN@L3
!s100 =ZX<CkkM:d@8PB>;X=IC73
R30
33
R87
!i10b 1
R88
R38
R39
!i113 1
R40
R41
Espi_master_with_single_cs_tb
w1692888430
R1
R2
R3
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
l0
L33
VTKne5oMePMHfT_]`U_Ue:3
!s100 91@hK5_ah4Sm0nW:Ic;GH1
R30
33
!s110 1692888943
!i10b 1
!s108 1692888943.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R40
R41
