{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504253817980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504253817983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 04:16:57 2017 " "Processing started: Fri Sep 01 04:16:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504253817983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253817983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253817983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504253818141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504253818141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/sst39sf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/sst39sf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SST39SF-BHV " "Found design unit 1: SST39SF-BHV" {  } { { "../flashInterface/flashInterface/SST39SF.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/SST39SF.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824917 ""} { "Info" "ISGN_ENTITY_NAME" "1 SST39SF " "Found entity 1: SST39SF" {  } { { "../flashInterface/flashInterface/SST39SF.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/SST39SF.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-BHV " "Found design unit 1: mux8to1-BHV" {  } { { "../flashInterface/flashInterface/mux8to1.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/mux8to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824917 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../flashInterface/flashInterface/mux8to1.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/mux8to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-BHV " "Found design unit 1: mux2to1-BHV" {  } { { "../flashInterface/flashInterface/mux2to1.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/mux2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824918 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../flashInterface/flashInterface/mux2to1.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/memory_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/memory_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_register-BHV " "Found design unit 1: memory_register-BHV" {  } { { "../flashInterface/flashInterface/memory_register.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/memory_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824919 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_register " "Found entity 1: memory_register" {  } { { "../flashInterface/flashInterface/memory_register.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/memory_register.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-generic_register " "Found design unit 1: generic_register-generic_register" {  } { { "../flashInterface/flashInterface/generic_register.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/generic_register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824919 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "../flashInterface/flashInterface/generic_register.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/generic_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/ftdi_coms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/ftdi_coms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FTDI_coms-BHV " "Found design unit 1: FTDI_coms-BHV" {  } { { "../flashInterface/flashInterface/FTDI_coms.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FTDI_coms.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824920 ""} { "Info" "ISGN_ENTITY_NAME" "1 FTDI_coms " "Found entity 1: FTDI_coms" {  } { { "../flashInterface/flashInterface/FTDI_coms.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FTDI_coms.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/ft240x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/ft240x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT240X-BHV " "Found design unit 1: FT240X-BHV" {  } { { "../flashInterface/flashInterface/FT240X.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FT240X.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824921 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT240X " "Found entity 1: FT240X" {  } { { "../flashInterface/flashInterface/FT240X.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FT240X.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/flashprogrammer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/flashprogrammer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flashProgrammer_controller-BHV " "Found design unit 1: flashProgrammer_controller-BHV" {  } { { "../flashInterface/flashInterface/flashProgrammer_controller.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashProgrammer_controller.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824922 ""} { "Info" "ISGN_ENTITY_NAME" "1 flashProgrammer_controller " "Found entity 1: flashProgrammer_controller" {  } { { "../flashInterface/flashInterface/flashProgrammer_controller.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashProgrammer_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/flashinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/flashinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flashInterface-TOP " "Found design unit 1: flashInterface-TOP" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824922 ""} { "Info" "ISGN_ENTITY_NAME" "1 flashInterface " "Found entity 1: flashInterface" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/flash_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/flash_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flash_module-BHV " "Found design unit 1: flash_module-BHV" {  } { { "../flashInterface/flashInterface/flash_module.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flash_module.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824923 ""} { "Info" "ISGN_ENTITY_NAME" "1 flash_module " "Found entity 1: flash_module" {  } { { "../flashInterface/flashInterface/flash_module.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flash_module.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/fifo8x8_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/fifo8x8_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo8x8_5-SYN " "Found design unit 1: fifo8x8_5-SYN" {  } { { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824924 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO8x8_5 " "Found entity 1: FIFO8x8_5" {  } { { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera sandbox/trunk/flashinterface/flashinterface/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera sandbox/trunk/flashinterface/flashinterface/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-BHV " "Found design unit 1: data_path-BHV" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824925 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashinterface_tutproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flashinterface_tutproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flashInterface_TutProject " "Found entity 1: flashInterface_TutProject" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253824925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253824925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flashInterface_TutProject " "Elaborating entity \"flashInterface_TutProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504253824958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashInterface flashInterface:inst2 " "Elaborating entity \"flashInterface\" for hierarchy \"flashInterface:inst2\"" {  } { { "flashInterface_TutProject.bdf" "inst2" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 424 336 560 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path flashInterface:inst2\|data_path:DP " "Elaborating entity \"data_path\" for hierarchy \"flashInterface:inst2\|data_path:DP\"" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "DP" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 flashInterface:inst2\|data_path:DP\|mux8to1:DP_MUX " "Elaborating entity \"mux8to1\" for hierarchy \"flashInterface:inst2\|data_path:DP\|mux8to1:DP_MUX\"" {  } { { "../flashInterface/flashInterface/data_path.vhd" "DP_MUX" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 flashInterface:inst2\|data_path:DP\|mux2to1:ADDR_MUX " "Elaborating entity \"mux2to1\" for hierarchy \"flashInterface:inst2\|data_path:DP\|mux2to1:ADDR_MUX\"" {  } { { "../flashInterface/flashInterface/data_path.vhd" "ADDR_MUX" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register flashInterface:inst2\|data_path:DP\|generic_register:PCKT_ID_REG " "Elaborating entity \"generic_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|generic_register:PCKT_ID_REG\"" {  } { { "../flashInterface/flashInterface/data_path.vhd" "PCKT_ID_REG" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_register flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG " "Elaborating entity \"memory_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\"" {  } { { "../flashInterface/flashInterface/data_path.vhd" "DP_ADDR_REG" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\|generic_register:ADDR_FULL_REG " "Elaborating entity \"generic_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\|generic_register:ADDR_FULL_REG\"" {  } { { "../flashInterface/flashInterface/memory_register.vhd" "ADDR_FULL_REG" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/memory_register.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTDI_coms flashInterface:inst2\|FTDI_coms:FTDI " "Elaborating entity \"FTDI_coms\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\"" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "FTDI" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT240X flashInterface:inst2\|FTDI_coms:FTDI\|FT240X:FTDI " "Elaborating entity \"FT240X\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FT240X:FTDI\"" {  } { { "../flashInterface/flashInterface/FTDI_coms.vhd" "FTDI" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FTDI_coms.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO8x8_5 flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF " "Elaborating entity \"FIFO8x8_5\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\"" {  } { { "../flashInterface/flashInterface/FTDI_coms.vhd" "RXBUF" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FTDI_coms.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253824970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "scfifo_component" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Instantiated megafunction \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX V " "Parameter \"intended_device_family\" = \"MAX V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504253825110 ""}  } { { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504253825110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Elaborating entity \"lpm_ff\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_17c " "Found entity 1: mux_17c" {  } { { "db/mux_17c.tdf" "" { Text "E:/altera sandbox/trunk/flashInterface_TutProject/db/mux_17c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253825163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253825163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_17c flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_17c:auto_generated " "Elaborating entity \"mux_17c\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_17c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dme.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dme.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dme " "Found entity 1: cntr_dme" {  } { { "db/cntr_dme.tdf" "" { Text "E:/altera sandbox/trunk/flashInterface_TutProject/db/cntr_dme.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253825202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253825202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dme flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_dme:auto_generated " "Elaborating entity \"cntr_dme\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_dme:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jqf " "Found entity 1: cmpr_jqf" {  } { { "db/cmpr_jqf.tdf" "" { Text "E:/altera sandbox/trunk/flashInterface_TutProject/db/cmpr_jqf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504253825243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253825243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jqf flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_jqf:auto_generated " "Elaborating entity \"cmpr_jqf\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_jqf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "../flashInterface/flashInterface/FIFO8x8_5.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_module flashInterface:inst2\|flash_module:FLASH_MOD " "Elaborating entity \"flash_module\" for hierarchy \"flashInterface:inst2\|flash_module:FLASH_MOD\"" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "FLASH_MOD" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SST39SF flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH " "Elaborating entity \"SST39SF\" for hierarchy \"flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\"" {  } { { "../flashInterface/flashInterface/flash_module.vhd" "FLASH" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flash_module.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashProgrammer_controller flashInterface:inst2\|flashProgrammer_controller:FP_CONTROLLER " "Elaborating entity \"flashProgrammer_controller\" for hierarchy \"flashInterface:inst2\|flashProgrammer_controller:FP_CONTROLLER\"" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "FP_CONTROLLER" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst3 " "Elaborating entity \"74161\" for hierarchy \"74161:inst3\"" {  } { { "flashInterface_TutProject.bdf" "inst3" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst3 " "Elaborated megafunction instantiation \"74161:inst3\"" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst3\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst3\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst3\|f74161:sub 74161:inst3 " "Elaborated megafunction instantiation \"74161:inst3\|f74161:sub\", which is child of megafunction instantiation \"74161:inst3\"" {  } { { "74161.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504253825262 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[7\] flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\|process_1 " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[7\]\" to the node \"flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\|process_1\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[6\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[6\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[6\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[6\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[5\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[5\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[5\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[5\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[4\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[4\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[4\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[4\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[3\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[3\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[3\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[3\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[2\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[2\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[2\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[2\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[1\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[1\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[1\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[1\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[0\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[0\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[0\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[0\]\" into an OR gate" {  } { { "../flashInterface/flashInterface/data_path.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504253825690 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1504253825690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FT_SIWU VCC " "Pin \"FT_SIWU\" is stuck at VCC" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 696 688 864 712 "FT_SIWU" "" } { 536 280 339 552 "FT_SIWU" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504253825795 "|flashInterface_TutProject|FT_SIWU"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[10\] GND " "Pin \"FL_addrOut\[10\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504253825795 "|flashInterface_TutProject|FL_addrOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[9\] GND " "Pin \"FL_addrOut\[9\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504253825795 "|flashInterface_TutProject|FL_addrOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[8\] GND " "Pin \"FL_addrOut\[8\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504253825795 "|flashInterface_TutProject|FL_addrOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[7\] GND " "Pin \"FL_addrOut\[7\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504253825795 "|flashInterface_TutProject|FL_addrOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504253825795 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../flashInterface/flashInterface/SST39SF.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/SST39SF.vhd" 76 -1 0 } } { "../flashInterface/flashInterface/FT240X.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/FT240X.vhd" 46 -1 0 } } { "../flashInterface/flashInterface/SST39SF.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/SST39SF.vhd" 54 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504253825798 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1504253825799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504253825954 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504253825954 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504253825954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "470 " "Implemented 470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504253825954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504253825954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504253826014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 04:17:06 2017 " "Processing ended: Fri Sep 01 04:17:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504253826014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504253826014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504253826014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504253826014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1504253826922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504253826926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 04:17:06 2017 " "Processing started: Fri Sep 01 04:17:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504253826926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504253826926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504253826926 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504253826970 ""}
{ "Info" "0" "" "Project  = flashInterface_TutProject" {  } {  } 0 0 "Project  = flashInterface_TutProject" 0 0 "Fitter" 0 0 1504253826970 ""}
{ "Info" "0" "" "Revision = flashInterface_TutProject" {  } {  } 0 0 "Revision = flashInterface_TutProject" 0 0 "Fitter" 0 0 1504253826970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1504253827013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504253827013 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flashInterface_TutProject 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"flashInterface_TutProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504253827014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504253827056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504253827056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504253827078 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504253827081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504253827125 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504253827125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flashInterface_TutProject.sdc " "Synopsys Design Constraints File file not found: 'flashInterface_TutProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1504253827173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1504253827173 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1504253827179 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1504253827179 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504253827179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504253827179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504253827179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       FI_CLK " "   1.000       FI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504253827179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 flashInterface:inst2\|div_clk " "   1.000 flashInterface:inst2\|div_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504253827179 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1504253827179 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504253827185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504253827186 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1504253827190 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "FI_CLK Global clock in PIN 64 " "Automatically promoted signal \"FI_CLK\" to use Global clock in PIN 64" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 448 688 856 464 "FI_CLK" "" } { 440 280 336 456 "FI_CLK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "flashInterface:inst2\|div_clk Global clock " "Automatically promoted some destinations of signal \"flashInterface:inst2\|div_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "flashInterface:inst2\|div_clk " "Destination \"flashInterface:inst2\|div_clk\" may be non-global or may not use global clock" {  } { { "../flashInterface/flashInterface/flashInterface.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 61 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1504253827202 ""}  } { { "../flashInterface/flashInterface/flashInterface.vhd" "" { Text "E:/altera sandbox/trunk/flashInterface/flashInterface/flashInterface.vhd" 61 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock " "Automatically promoted signal \"CLK\" to use Global clock" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 528 1368 1536 544 "CLK" "" } { 816 1112 1152 832 "CLK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK " "Pin \"CLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 528 1368 1536 544 "CLK" "" } { 816 1112 1152 832 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/altera sandbox/trunk/flashInterface_TutProject/" { { 0 { 0 ""} 0 1868 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FI_RST Global clock " "Automatically promoted some destinations of signal \"FI_RST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "flashInterface:inst2\|FTDI_coms:FTDI\|process_2~0 " "Destination \"flashInterface:inst2\|FTDI_coms:FTDI\|process_2~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1504253827202 ""}  } { { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 464 688 856 480 "FI_RST" "" } { 456 280 336 472 "FI_RST" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "FI_RST " "Pin \"FI_RST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FI_RST } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FI_RST" } } } } { "flashInterface_TutProject.bdf" "" { Schematic "E:/altera sandbox/trunk/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 464 688 856 480 "FI_RST" "" } { 456 280 336 472 "FI_RST" "" } } } } { "temporary_test_loc" "" { Generic "E:/altera sandbox/trunk/flashInterface_TutProject/" { { 0 { 0 ""} 0 1863 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1504253827202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1504253827205 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1504253827224 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1504253827255 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1504253827255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1504253827256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504253827256 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504253827274 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1504253827275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504253827342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504253827468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504253827470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504253827924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504253827924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504253827948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "E:/altera sandbox/trunk/flashInterface_TutProject/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1504253828092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504253828092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1504253828866 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504253828866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504253828866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504253828875 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504253828878 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1504253828905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera sandbox/trunk/flashInterface_TutProject/output_files/flashInterface_TutProject.fit.smsg " "Generated suppressed messages file E:/altera sandbox/trunk/flashInterface_TutProject/output_files/flashInterface_TutProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504253828931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1363 " "Peak virtual memory: 1363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504253828952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 04:17:08 2017 " "Processing ended: Fri Sep 01 04:17:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504253828952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504253828952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504253828952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504253828952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504253829764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504253829768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 04:17:09 2017 " "Processing started: Fri Sep 01 04:17:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504253829768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504253829768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504253829768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1504253829916 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504253829938 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504253829941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504253830012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 04:17:10 2017 " "Processing ended: Fri Sep 01 04:17:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504253830012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504253830012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504253830012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504253830012 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504253830596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504253830922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504253830926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 04:17:10 2017 " "Processing started: Fri Sep 01 04:17:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504253830926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253830926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_sta flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253830926 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1504253830975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flashInterface_TutProject.sdc " "Synopsys Design Constraints File file not found: 'flashInterface_TutProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flashInterface:inst2\|div_clk flashInterface:inst2\|div_clk " "create_clock -period 1.000 -name flashInterface:inst2\|div_clk flashInterface:inst2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1504253831541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FI_CLK FI_CLK " "create_clock -period 1.000 -name FI_CLK FI_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1504253831541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1504253831541 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831541 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1504253831544 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1504253831552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.498 " "Worst-case setup slack is -42.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.498           -4630.941 flashInterface:inst2\|div_clk  " "  -42.498           -4630.941 flashInterface:inst2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.139             -22.714 CLK  " "   -6.139             -22.714 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954             -12.211 FI_CLK  " "   -5.954             -12.211 FI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 FI_CLK  " "    0.013               0.000 FI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440               0.000 flashInterface:inst2\|div_clk  " "    2.440               0.000 flashInterface:inst2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.382               0.000 CLK  " "    3.382               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.821 " "Worst-case recovery slack is -7.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.821              -7.821 flashInterface:inst2\|div_clk  " "   -7.821              -7.821 flashInterface:inst2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.503 " "Worst-case removal slack is 6.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.503               0.000 flashInterface:inst2\|div_clk  " "    6.503               0.000 flashInterface:inst2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 FI_CLK  " "   -2.289              -2.289 FI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 flashInterface:inst2\|div_clk  " "    0.161               0.000 flashInterface:inst2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504253831559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831559 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504253831612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 04:17:11 2017 " "Processing ended: Fri Sep 01 04:17:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504253831612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504253831612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504253831612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253831612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504253832473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504253832476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 04:17:12 2017 " "Processing started: Fri Sep 01 04:17:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504253832476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504253832476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504253832476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1504253832684 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "flashInterface_TutProject.vo flashInterface_TutProject_v.sdo E:/altera sandbox/trunk/flashInterface_TutProject/simulation/modelsim/ simulation " "Generated files \"flashInterface_TutProject.vo\" and \"flashInterface_TutProject_v.sdo\" in directory \"E:/altera sandbox/trunk/flashInterface_TutProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504253832819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504253832837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 04:17:12 2017 " "Processing ended: Fri Sep 01 04:17:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504253832837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504253832837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504253832837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504253832837 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504253833410 ""}
