Classic Timing Analyzer report for lab02
Sat Jan 13 16:06:45 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.923 ns                        ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[2]                                                                                             ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 357.14 MHz ( period = 2.800 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                    ;                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 380.52 MHz ( period = 2.628 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; 380.52 MHz ( period = 2.628 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; 380.52 MHz ( period = 2.628 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; 430.66 MHz ( period = 2.322 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 430.66 MHz ( period = 2.322 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 430.66 MHz ( period = 2.322 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; 477.10 MHz ( period = 2.096 ns )               ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; BlockB:inst1|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; BlockB:inst1|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; 490.20 MHz ( period = 2.040 ns )               ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; BlockB:inst1|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockB:inst1|inst5                                                                                  ; BlockB:inst1|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|inst2                                                                                   ; BlockA:inst|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]   ; BlockA:inst|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]   ; BlockA:inst|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; BlockA:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]   ; BlockA:inst|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                               ; To       ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 13.923 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[2]  ; clk        ;
; N/A   ; None         ; 13.889 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[2]  ; clk        ;
; N/A   ; None         ; 13.724 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[2]  ; clk        ;
; N/A   ; None         ; 13.507 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[11] ; clk        ;
; N/A   ; None         ; 13.420 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[11] ; clk        ;
; N/A   ; None         ; 13.391 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[11] ; clk        ;
; N/A   ; None         ; 13.331 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[0]  ; clk        ;
; N/A   ; None         ; 13.282 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[0]  ; clk        ;
; N/A   ; None         ; 13.223 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[11] ; clk        ;
; N/A   ; None         ; 13.117 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[0]  ; clk        ;
; N/A   ; None         ; 12.883 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[5]  ; clk        ;
; N/A   ; None         ; 12.857 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[2]  ; clk        ;
; N/A   ; None         ; 12.827 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[1]  ; clk        ;
; N/A   ; None         ; 12.815 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[5]  ; clk        ;
; N/A   ; None         ; 12.778 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[1]  ; clk        ;
; N/A   ; None         ; 12.697 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[5]  ; clk        ;
; N/A   ; None         ; 12.647 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[1]  ; clk        ;
; N/A   ; None         ; 12.552 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[3]  ; clk        ;
; N/A   ; None         ; 12.524 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[5]  ; clk        ;
; N/A   ; None         ; 12.518 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[3]  ; clk        ;
; N/A   ; None         ; 12.387 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[3]  ; clk        ;
; N/A   ; None         ; 12.258 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[0]  ; clk        ;
; N/A   ; None         ; 11.755 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[1]  ; clk        ;
; N/A   ; None         ; 11.584 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[10] ; clk        ;
; N/A   ; None         ; 11.553 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[8]  ; clk        ;
; N/A   ; None         ; 11.512 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[10] ; clk        ;
; N/A   ; None         ; 11.487 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[3]  ; clk        ;
; N/A   ; None         ; 11.481 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[8]  ; clk        ;
; N/A   ; None         ; 11.447 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[13] ; clk        ;
; N/A   ; None         ; 11.398 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[10] ; clk        ;
; N/A   ; None         ; 11.385 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[14] ; clk        ;
; N/A   ; None         ; 11.367 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[8]  ; clk        ;
; N/A   ; None         ; 11.359 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[13] ; clk        ;
; N/A   ; None         ; 11.346 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[15] ; clk        ;
; N/A   ; None         ; 11.329 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[13] ; clk        ;
; N/A   ; None         ; 11.323 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[7]  ; clk        ;
; N/A   ; None         ; 11.318 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[14] ; clk        ;
; N/A   ; None         ; 11.279 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[15] ; clk        ;
; N/A   ; None         ; 11.252 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[7]  ; clk        ;
; N/A   ; None         ; 11.250 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[9]  ; clk        ;
; N/A   ; None         ; 11.227 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[10] ; clk        ;
; N/A   ; None         ; 11.197 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[14] ; clk        ;
; N/A   ; None         ; 11.196 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[8]  ; clk        ;
; N/A   ; None         ; 11.195 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[15] ; clk        ;
; N/A   ; None         ; 11.163 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[9]  ; clk        ;
; N/A   ; None         ; 11.160 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[13] ; clk        ;
; N/A   ; None         ; 11.137 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[7]  ; clk        ;
; N/A   ; None         ; 11.134 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[9]  ; clk        ;
; N/A   ; None         ; 11.080 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[6]  ; clk        ;
; N/A   ; None         ; 11.069 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[12] ; clk        ;
; N/A   ; None         ; 11.062 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DATA[4]  ; clk        ;
; N/A   ; None         ; 11.025 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[14] ; clk        ;
; N/A   ; None         ; 11.009 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[6]  ; clk        ;
; N/A   ; None         ; 10.998 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[12] ; clk        ;
; N/A   ; None         ; 10.994 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DATA[4]  ; clk        ;
; N/A   ; None         ; 10.988 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[15] ; clk        ;
; N/A   ; None         ; 10.966 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[7]  ; clk        ;
; N/A   ; None         ; 10.966 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[9]  ; clk        ;
; N/A   ; None         ; 10.893 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[6]  ; clk        ;
; N/A   ; None         ; 10.881 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[12] ; clk        ;
; N/A   ; None         ; 10.874 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DATA[4]  ; clk        ;
; N/A   ; None         ; 10.724 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[6]  ; clk        ;
; N/A   ; None         ; 10.709 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[12] ; clk        ;
; N/A   ; None         ; 10.705 ns  ; BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DATA[4]  ; clk        ;
; N/A   ; None         ; 9.027 ns   ; BlockB:inst1|inst5                                                                                 ; clk_D    ; clk        ;
; N/A   ; None         ; 7.173 ns   ; BlockA:inst|inst2                                                                                  ; clk_in   ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Jan 13 16:06:45 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab02 -c lab02 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "BlockA:inst|inst2" as buffer
    Info: Detected ripple clock "BlockB:inst1|inst5" as buffer
Info: Clock "clk" has Internal fmax of 357.14 MHz between source register "BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" and destination register "BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]" (period= 2.8 ns)
    Info: + Longest register to register delay is 1.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 3; REG Node = 'BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.325 ns) + CELL(0.272 ns) = 0.597 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 8; COMB Node = 'BlockB:inst1|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.222 ns) + CELL(0.397 ns) = 1.216 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 3; REG Node = 'BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.669 ns ( 55.02 % )
        Info: Total interconnect delay = 0.547 ns ( 44.98 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst|inst2'
            Info: 3: + IC(1.448 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'BlockA:inst|inst2~clkctrl'
            Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.833 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 3; REG Node = 'BlockB:inst1|lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.184 ns ( 37.44 % )
            Info: Total interconnect delay = 3.649 ns ( 62.56 % )
        Info: - Longest clock path from clock "clk" to source register is 5.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst|inst2'
            Info: 3: + IC(1.448 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'BlockA:inst|inst2~clkctrl'
            Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.833 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 3; REG Node = 'BlockB:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.184 ns ( 37.44 % )
            Info: Total interconnect delay = 3.649 ns ( 62.56 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "DATA[2]" through register "BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" is 13.923 ns
    Info: + Longest clock path from clock "clk" to source register is 7.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.546 ns) + CELL(0.712 ns) = 3.112 ns; Loc. = LCFF_X21_Y15_N15; Fanout = 4; REG Node = 'BlockA:inst|inst2'
        Info: 3: + IC(0.950 ns) + CELL(0.712 ns) = 4.774 ns; Loc. = LCFF_X29_Y16_N21; Fanout = 3; REG Node = 'BlockB:inst1|inst5'
        Info: 4: + IC(1.588 ns) + CELL(0.000 ns) = 6.362 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BlockB:inst1|inst5~clkctrl'
        Info: 5: + IC(0.671 ns) + CELL(0.618 ns) = 7.651 ns; Loc. = LCFF_X37_Y1_N7; Fanout = 17; REG Node = 'BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 2.896 ns ( 37.85 % )
        Info: Total interconnect delay = 4.755 ns ( 62.15 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N7; Fanout = 17; REG Node = 'BlockC:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: 2: + IC(2.006 ns) + CELL(0.366 ns) = 2.372 ns; Loc. = LCCOMB_X7_Y1_N18; Fanout = 1; COMB Node = 'BlockC:inst3|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0'
        Info: 3: + IC(1.814 ns) + CELL(1.992 ns) = 6.178 ns; Loc. = PIN_AB5; Fanout = 0; PIN Node = 'DATA[2]'
        Info: Total cell delay = 2.358 ns ( 38.17 % )
        Info: Total interconnect delay = 3.820 ns ( 61.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Sat Jan 13 16:06:45 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


