Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Wed May 10 23:51:00 2017
| Host         : SakinderLaptop1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_soc_wrapper_control_sets_placed.rpt
| Design       : zynq_soc_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   159 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             240 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             270 |           80 |
| Yes          | No                    | No                     |             469 |           98 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             286 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch20_reg[23]                                                                                           |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                2 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                   |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                               | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                             |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch20_reg[22]                                                                                           |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch21_reg[21]                                                                                           |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch21_reg[22]                                                                                           |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                   | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                               | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                1 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/axi_arready_i_1_n_0                                                                                                                | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]            |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/axi_awready0                                                                                                                       | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                1 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch17_reg[17]                                                                                           |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch17_reg[18]                                                                                           |                1 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch15_reg[18]                                                                                           |                1 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u4_sine/analog_ch15_reg[17]                                                                                           |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | zynq_soc_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                4 |              7 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[23]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                3 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[15]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]               |                3 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u2_freq_ce/E[0]                                                                                                                            | zynq_soc_i/Sine/U0/u3_counterampl/cnt_out_s                                                                                              |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                       |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                          | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                  | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                   |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                      | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                   |                3 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                              | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg2[7]_i_1_n_0                                                                                                                | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg2[31]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                5 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg2[23]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                3 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg2[15]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                4 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[7]_i_1_n_0                                                                                                                | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[31]_i_1_n_0                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |                4 |              8 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/analog_ch1_reg[31]                                                                                            |                3 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u1_Sine/dir                                                                                                           |                4 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                          |                6 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                6 |             12 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             13 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                2 |             14 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                2 |             14 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/PUSH_BUTTONS_POSITION/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                |                5 |             16 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/LEDS_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             19 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                   |                3 |             19 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                8 |             20 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                5 |             20 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                          |                8 |             20 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               10 |             22 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/axi_rdata[31]_i_1_n_0                                                                                                              | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |               10 |             32 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                          |                6 |             32 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0                                                                                          |                8 |             32 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                          |                7 |             35 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                7 |             47 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                7 |             47 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |                9 |             48 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                7 |             48 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |                9 |             48 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |                8 |             48 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             58 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 | zynq_soc_i/Sine/U0/u1_Sine/slv_reg_wren                                                                                                                       | zynq_soc_i/Sine/U0/u1_Sine/axi_awready_i_1_n_0                                                                                           |               21 |             66 |
|  zynq_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                          |               80 |            241 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    14 |
| 5      |                    10 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                    17 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    21 |
+--------+-----------------------+


