
prog_Mini-projSlave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d62c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002028  0800d7fc  0800d7fc  0001d7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f824  0800f824  00020058  2**0
                  CONTENTS
  4 .ARM          00000008  0800f824  0800f824  0001f824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f82c  0800f82c  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f82c  0800f82c  0001f82c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f830  0800f830  0001f830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  0800f834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c80  20000058  0800f88c  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008cd8  0800f88c  00028cd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e44c  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005aa6  00000000  00000000  0004e4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025d0  00000000  00000000  00053f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002348  00000000  00000000  00056550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dfb0  00000000  00000000  00058898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a1b0  00000000  00000000  00086848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114881  00000000  00000000  000b09f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001c5279  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a02c  00000000  00000000  001c52cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000058 	.word	0x20000058
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d7e4 	.word	0x0800d7e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000005c 	.word	0x2000005c
 800020c:	0800d7e4 	.word	0x0800d7e4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr

08000516 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000516:	b480      	push	{r7}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
 800051e:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
	...

0800053c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a07      	ldr	r2, [pc, #28]	; (8000568 <vApplicationGetIdleTaskMemory+0x2c>)
 800054c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	; (800056c <vApplicationGetIdleTaskMemory+0x30>)
 8000552:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2280      	movs	r2, #128	; 0x80
 8000558:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000074 	.word	0x20000074
 800056c:	200000cc 	.word	0x200000cc

08000570 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 800057a:	20c8      	movs	r0, #200	; 0xc8
 800057c:	f001 ffa4 	bl	80024c8 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000580:	f000 f9b4 	bl	80008ec <ft5336_I2C_InitializeIfRequired>
}
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000596:	bf00      	nop
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	b084      	sub	sp, #16
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	4603      	mov	r3, r0
 80005aa:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80005b4:	2300      	movs	r3, #0
 80005b6:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80005b8:	f000 f998 	bl	80008ec <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005bc:	2300      	movs	r3, #0
 80005be:	73fb      	strb	r3, [r7, #15]
 80005c0:	e010      	b.n	80005e4 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80005c2:	88fb      	ldrh	r3, [r7, #6]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	21a8      	movs	r1, #168	; 0xa8
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 ff5f 	bl	800248c <TS_IO_Read>
 80005ce:	4603      	mov	r3, r0
 80005d0:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 80005d2:	7b7b      	ldrb	r3, [r7, #13]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b51      	cmp	r3, #81	; 0x51
 80005d8:	d101      	bne.n	80005de <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005da:	2301      	movs	r3, #1
 80005dc:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005de:	7bfb      	ldrb	r3, [r7, #15]
 80005e0:	3301      	adds	r3, #1
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	d802      	bhi.n	80005f0 <ft5336_ReadID+0x4e>
 80005ea:	7bbb      	ldrb	r3, [r7, #14]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0e8      	beq.n	80005c2 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005f0:	7b7b      	ldrb	r3, [r7, #13]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	b29b      	uxth	r3, r3
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}

080005fe <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b082      	sub	sp, #8
 8000602:	af00      	add	r7, sp, #0
 8000604:	4603      	mov	r3, r0
 8000606:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000608:	88fb      	ldrh	r3, [r7, #6]
 800060a:	4618      	mov	r0, r3
 800060c:	f000 f97e 	bl	800090c <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f932 	bl	800087c <ft5336_TS_DisableIT>
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 800062e:	88fb      	ldrh	r3, [r7, #6]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2102      	movs	r1, #2
 8000634:	4618      	mov	r0, r3
 8000636:	f001 ff29 	bl	800248c <TS_IO_Read>
 800063a:	4603      	mov	r3, r0
 800063c:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	b2db      	uxtb	r3, r3
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	b2db      	uxtb	r3, r3
 8000648:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	2b05      	cmp	r3, #5
 8000650:	d901      	bls.n	8000656 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <ft5336_TS_DetectTouch+0x50>)
 800065c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800065e:	4b04      	ldr	r3, [pc, #16]	; (8000670 <ft5336_TS_DetectTouch+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	b2db      	uxtb	r3, r3
}
 8000668:	4618      	mov	r0, r3
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200002cc 	.word	0x200002cc

08000674 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000686:	2300      	movs	r3, #0
 8000688:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000696:	4b6d      	ldr	r3, [pc, #436]	; (800084c <ft5336_TS_GetXY+0x1d8>)
 8000698:	789a      	ldrb	r2, [r3, #2]
 800069a:	4b6c      	ldr	r3, [pc, #432]	; (800084c <ft5336_TS_GetXY+0x1d8>)
 800069c:	785b      	ldrb	r3, [r3, #1]
 800069e:	429a      	cmp	r2, r3
 80006a0:	f080 80cf 	bcs.w	8000842 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80006a4:	4b69      	ldr	r3, [pc, #420]	; (800084c <ft5336_TS_GetXY+0x1d8>)
 80006a6:	789b      	ldrb	r3, [r3, #2]
 80006a8:	2b09      	cmp	r3, #9
 80006aa:	d871      	bhi.n	8000790 <ft5336_TS_GetXY+0x11c>
 80006ac:	a201      	add	r2, pc, #4	; (adr r2, 80006b4 <ft5336_TS_GetXY+0x40>)
 80006ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b2:	bf00      	nop
 80006b4:	080006dd 	.word	0x080006dd
 80006b8:	080006ef 	.word	0x080006ef
 80006bc:	08000701 	.word	0x08000701
 80006c0:	08000713 	.word	0x08000713
 80006c4:	08000725 	.word	0x08000725
 80006c8:	08000737 	.word	0x08000737
 80006cc:	08000749 	.word	0x08000749
 80006d0:	0800075b 	.word	0x0800075b
 80006d4:	0800076d 	.word	0x0800076d
 80006d8:	0800077f 	.word	0x0800077f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006dc:	2304      	movs	r3, #4
 80006de:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006e0:	2303      	movs	r3, #3
 80006e2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006e4:	2306      	movs	r3, #6
 80006e6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006e8:	2305      	movs	r3, #5
 80006ea:	753b      	strb	r3, [r7, #20]
      break;
 80006ec:	e051      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006ee:	230a      	movs	r3, #10
 80006f0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006f2:	2309      	movs	r3, #9
 80006f4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006f6:	230c      	movs	r3, #12
 80006f8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80006fa:	230b      	movs	r3, #11
 80006fc:	753b      	strb	r3, [r7, #20]
      break;
 80006fe:	e048      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8000700:	2310      	movs	r3, #16
 8000702:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8000704:	230f      	movs	r3, #15
 8000706:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000708:	2312      	movs	r3, #18
 800070a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 800070c:	2311      	movs	r3, #17
 800070e:	753b      	strb	r3, [r7, #20]
      break;
 8000710:	e03f      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8000712:	2316      	movs	r3, #22
 8000714:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8000716:	2315      	movs	r3, #21
 8000718:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 800071a:	2318      	movs	r3, #24
 800071c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 800071e:	2317      	movs	r3, #23
 8000720:	753b      	strb	r3, [r7, #20]
      break;
 8000722:	e036      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8000724:	231c      	movs	r3, #28
 8000726:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000728:	231b      	movs	r3, #27
 800072a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 800072c:	231e      	movs	r3, #30
 800072e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8000730:	231d      	movs	r3, #29
 8000732:	753b      	strb	r3, [r7, #20]
      break;
 8000734:	e02d      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000736:	2322      	movs	r3, #34	; 0x22
 8000738:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 800073a:	2321      	movs	r3, #33	; 0x21
 800073c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800073e:	2324      	movs	r3, #36	; 0x24
 8000740:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8000742:	2323      	movs	r3, #35	; 0x23
 8000744:	753b      	strb	r3, [r7, #20]
      break;
 8000746:	e024      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000748:	2328      	movs	r3, #40	; 0x28
 800074a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 800074c:	2327      	movs	r3, #39	; 0x27
 800074e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000750:	232a      	movs	r3, #42	; 0x2a
 8000752:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000754:	2329      	movs	r3, #41	; 0x29
 8000756:	753b      	strb	r3, [r7, #20]
      break;
 8000758:	e01b      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800075a:	232e      	movs	r3, #46	; 0x2e
 800075c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800075e:	232d      	movs	r3, #45	; 0x2d
 8000760:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000762:	2330      	movs	r3, #48	; 0x30
 8000764:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000766:	232f      	movs	r3, #47	; 0x2f
 8000768:	753b      	strb	r3, [r7, #20]
      break;
 800076a:	e012      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 800076c:	2334      	movs	r3, #52	; 0x34
 800076e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000770:	2333      	movs	r3, #51	; 0x33
 8000772:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000774:	2336      	movs	r3, #54	; 0x36
 8000776:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000778:	2335      	movs	r3, #53	; 0x35
 800077a:	753b      	strb	r3, [r7, #20]
      break;
 800077c:	e009      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800077e:	233a      	movs	r3, #58	; 0x3a
 8000780:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8000782:	2339      	movs	r3, #57	; 0x39
 8000784:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000786:	233c      	movs	r3, #60	; 0x3c
 8000788:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800078a:	233b      	movs	r3, #59	; 0x3b
 800078c:	753b      	strb	r3, [r7, #20]
      break;
 800078e:	e000      	b.n	8000792 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000790:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8000792:	89fb      	ldrh	r3, [r7, #14]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	7dfa      	ldrb	r2, [r7, #23]
 8000798:	4611      	mov	r1, r2
 800079a:	4618      	mov	r0, r3
 800079c:	f001 fe76 	bl	800248c <TS_IO_Read>
 80007a0:	4603      	mov	r3, r0
 80007a2:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007a4:	7cfb      	ldrb	r3, [r7, #19]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	4b29      	ldr	r3, [pc, #164]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 80007ac:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	7dba      	ldrb	r2, [r7, #22]
 80007b4:	4611      	mov	r1, r2
 80007b6:	4618      	mov	r0, r3
 80007b8:	f001 fe68 	bl	800248c <TS_IO_Read>
 80007bc:	4603      	mov	r3, r0
 80007be:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007c0:	7cfb      	ldrb	r3, [r7, #19]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	021b      	lsls	r3, r3, #8
 80007c6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	4b20      	ldr	r3, [pc, #128]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	b21b      	sxth	r3, r3
 80007d2:	4313      	orrs	r3, r2
 80007d4:	b21b      	sxth	r3, r3
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 80007da:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007dc:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 80007de:	881a      	ldrh	r2, [r3, #0]
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007e4:	89fb      	ldrh	r3, [r7, #14]
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	7d7a      	ldrb	r2, [r7, #21]
 80007ea:	4611      	mov	r1, r2
 80007ec:	4618      	mov	r0, r3
 80007ee:	f001 fe4d 	bl	800248c <TS_IO_Read>
 80007f2:	4603      	mov	r3, r0
 80007f4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007f6:	7cfb      	ldrb	r3, [r7, #19]
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 80007fe:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8000800:	89fb      	ldrh	r3, [r7, #14]
 8000802:	b2db      	uxtb	r3, r3
 8000804:	7d3a      	ldrb	r2, [r7, #20]
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fe3f 	bl	800248c <TS_IO_Read>
 800080e:	4603      	mov	r3, r0
 8000810:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000812:	7cfb      	ldrb	r3, [r7, #19]
 8000814:	b2db      	uxtb	r3, r3
 8000816:	021b      	lsls	r3, r3, #8
 8000818:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800081c:	b21a      	sxth	r2, r3
 800081e:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	b21b      	sxth	r3, r3
 8000824:	4313      	orrs	r3, r2
 8000826:	b21b      	sxth	r3, r3
 8000828:	b29a      	uxth	r2, r3
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 800082c:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <ft5336_TS_GetXY+0x1dc>)
 8000830:	881a      	ldrh	r2, [r3, #0]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000836:	4b05      	ldr	r3, [pc, #20]	; (800084c <ft5336_TS_GetXY+0x1d8>)
 8000838:	789b      	ldrb	r3, [r3, #2]
 800083a:	3301      	adds	r3, #1
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4b03      	ldr	r3, [pc, #12]	; (800084c <ft5336_TS_GetXY+0x1d8>)
 8000840:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200002cc 	.word	0x200002cc
 8000850:	200002d0 	.word	0x200002d0

08000854 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000862:	2301      	movs	r3, #1
 8000864:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000866:	88fb      	ldrh	r3, [r7, #6]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	7bfa      	ldrb	r2, [r7, #15]
 800086c:	21a4      	movs	r1, #164	; 0xa4
 800086e:	4618      	mov	r0, r3
 8000870:	f001 fdf2 	bl	8002458 <TS_IO_Write>
}
 8000874:	bf00      	nop
 8000876:	3710      	adds	r7, #16
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800088a:	2300      	movs	r3, #0
 800088c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800088e:	88fb      	ldrh	r3, [r7, #6]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	7bfa      	ldrb	r2, [r7, #15]
 8000894:	21a4      	movs	r1, #164	; 0xa4
 8000896:	4618      	mov	r0, r3
 8000898:	f001 fdde 	bl	8002458 <TS_IO_Write>
}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 80008d8:	4b03      	ldr	r3, [pc, #12]	; (80008e8 <ft5336_Get_I2C_InitializedStatus+0x14>)
 80008da:	781b      	ldrb	r3, [r3, #0]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	200002cc 	.word	0x200002cc

080008ec <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80008f0:	f7ff fff0 	bl	80008d4 <ft5336_Get_I2C_InitializedStatus>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d104      	bne.n	8000904 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 80008fa:	f001 fda3 	bl	8002444 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 80008fe:	4b02      	ldr	r3, [pc, #8]	; (8000908 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000900:	2201      	movs	r2, #1
 8000902:	701a      	strb	r2, [r3, #0]
  }
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}
 8000908:	200002cc 	.word	0x200002cc

0800090c <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 800091a:	68fb      	ldr	r3, [r7, #12]
}
 800091c:	4618      	mov	r0, r3
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b5b0      	push	{r4, r5, r7, lr}
 800092a:	b0aa      	sub	sp, #168	; 0xa8
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800092e:	f003 fdac 	bl	800448a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000932:	f000 f8ff 	bl	8000b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000936:	f000 ff71 	bl	800181c <MX_GPIO_Init>
  MX_ADC3_Init();
 800093a:	f000 f9fd 	bl	8000d38 <MX_ADC3_Init>
  MX_I2C1_Init();
 800093e:	f000 faa9 	bl	8000e94 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000942:	f000 fae7 	bl	8000f14 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000946:	f000 fb25 	bl	8000f94 <MX_LTDC_Init>
  MX_RTC_Init();
 800094a:	f000 fba5 	bl	8001098 <MX_RTC_Init>
  MX_SPI2_Init();
 800094e:	f000 fc49 	bl	80011e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000952:	f000 fc85 	bl	8001260 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000956:	f000 fcd7 	bl	8001308 <MX_TIM2_Init>
  MX_TIM3_Init();
 800095a:	f000 fd23 	bl	80013a4 <MX_TIM3_Init>
  MX_TIM5_Init();
 800095e:	f000 fd87 	bl	8001470 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000962:	f000 fdd3 	bl	800150c <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000966:	f000 feab 	bl	80016c0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800096a:	f000 fed9 	bl	8001720 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800096e:	f000 f991 	bl	8000c94 <MX_ADC1_Init>
  MX_DAC_Init();
 8000972:	f000 fa33 	bl	8000ddc <MX_DAC_Init>
  MX_UART7_Init();
 8000976:	f000 fe73 	bl	8001660 <MX_UART7_Init>
  MX_FMC_Init();
 800097a:	f000 ff01 	bl	8001780 <MX_FMC_Init>
  MX_DMA2D_Init();
 800097e:	f000 fa57 	bl	8000e30 <MX_DMA2D_Init>
  /* USER CODE BEGIN 2 */
	BSP_LCD_Init();
 8000982:	f001 fdad 	bl	80024e0 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000986:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800098a:	2000      	movs	r0, #0
 800098c:	f001 fe40 	bl	8002610 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(1,
			LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 8000990:	f001 fe16 	bl	80025c0 <BSP_LCD_GetXSize>
 8000994:	4604      	mov	r4, r0
 8000996:	f001 fe27 	bl	80025e8 <BSP_LCD_GetYSize>
 800099a:	4603      	mov	r3, r0
 800099c:	fb03 f304 	mul.w	r3, r3, r4
 80009a0:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
	BSP_LCD_LayerDefaultInit(1,
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	4619      	mov	r1, r3
 80009a8:	2001      	movs	r0, #1
 80009aa:	f001 fe31 	bl	8002610 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 80009ae:	f002 fb6d 	bl	800308c <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(1);
 80009b2:	2001      	movs	r0, #1
 80009b4:	f001 fe8c 	bl	80026d0 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 80009b8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80009bc:	f001 fee4 	bl	8002788 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font12);
 80009c0:	484c      	ldr	r0, [pc, #304]	; (8000af4 <main+0x1cc>)
 80009c2:	f001 fec7 	bl	8002754 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80009c6:	f04f 30ff 	mov.w	r0, #4294967295
 80009ca:	f001 fe91 	bl	80026f0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80009ce:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80009d2:	f001 fea5 	bl	8002720 <BSP_LCD_SetBackColor>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80009d6:	f001 fdf3 	bl	80025c0 <BSP_LCD_GetXSize>
 80009da:	4603      	mov	r3, r0
 80009dc:	b29c      	uxth	r4, r3
 80009de:	f001 fe03 	bl	80025e8 <BSP_LCD_GetYSize>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	4619      	mov	r1, r3
 80009e8:	4620      	mov	r0, r4
 80009ea:	f002 ff25 	bl	8003838 <BSP_TS_Init>
	HAL_UART_Receive_IT(&huart1,rxbuffer,1);
 80009ee:	2201      	movs	r2, #1
 80009f0:	4941      	ldr	r1, [pc, #260]	; (8000af8 <main+0x1d0>)
 80009f2:	4842      	ldr	r0, [pc, #264]	; (8000afc <main+0x1d4>)
 80009f4:	f009 fb5c 	bl	800a0b0 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex_LCD */
  osMutexDef(myMutex_LCD);
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80009fe:	2300      	movs	r3, #0
 8000a00:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  myMutex_LCDHandle = osMutexCreate(osMutex(myMutex_LCD));
 8000a04:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f00a fc40 	bl	800b28e <osMutexCreate>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4a3b      	ldr	r2, [pc, #236]	; (8000b00 <main+0x1d8>)
 8000a12:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueU2H */
  osMessageQDef(myQueueU2H, 1, uint8_t);
 8000a14:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <main+0x1dc>)
 8000a16:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000a1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueU2HHandle = osMessageCreate(osMessageQ(myQueueU2H), NULL);
 8000a20:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f00a fc49 	bl	800b2be <osMessageCreate>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	4a36      	ldr	r2, [pc, #216]	; (8000b08 <main+0x1e0>)
 8000a30:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000a32:	4b36      	ldr	r3, [pc, #216]	; (8000b0c <main+0x1e4>)
 8000a34:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000a38:	461d      	mov	r5, r3
 8000a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000a46:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f00a fbbe 	bl	800b1ce <osThreadCreate>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4a2e      	ldr	r2, [pc, #184]	; (8000b10 <main+0x1e8>)
 8000a56:	6013      	str	r3, [r2, #0]

  /* definition and creation of RRacket */
  osThreadDef(RRacket, StartRRacket, osPriorityAboveNormal, 0, 1024);
 8000a58:	4b2e      	ldr	r3, [pc, #184]	; (8000b14 <main+0x1ec>)
 8000a5a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000a5e:	461d      	mov	r5, r3
 8000a60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RRacketHandle = osThreadCreate(osThread(RRacket), NULL);
 8000a6c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f00a fbab 	bl	800b1ce <osThreadCreate>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4a27      	ldr	r2, [pc, #156]	; (8000b18 <main+0x1f0>)
 8000a7c:	6013      	str	r3, [r2, #0]

  /* definition and creation of BallDisplay */
  osThreadDef(BallDisplay, StartBall, osPriorityHigh, 0, 1024);
 8000a7e:	4b27      	ldr	r3, [pc, #156]	; (8000b1c <main+0x1f4>)
 8000a80:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000a84:	461d      	mov	r5, r3
 8000a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BallDisplayHandle = osThreadCreate(osThread(BallDisplay), NULL);
 8000a92:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a96:	2100      	movs	r1, #0
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f00a fb98 	bl	800b1ce <osThreadCreate>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a1f      	ldr	r2, [pc, #124]	; (8000b20 <main+0x1f8>)
 8000aa2:	6013      	str	r3, [r2, #0]

  /* definition and creation of BgChanger */
  osThreadDef(BgChanger, StartBgChanger, osPriorityBelowNormal, 0, 1024);
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	; (8000b24 <main+0x1fc>)
 8000aa6:	f107 0420 	add.w	r4, r7, #32
 8000aaa:	461d      	mov	r5, r3
 8000aac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ab4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BgChangerHandle = osThreadCreate(osThread(BgChanger), NULL);
 8000ab8:	f107 0320 	add.w	r3, r7, #32
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f00a fb85 	bl	800b1ce <osThreadCreate>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	4a18      	ldr	r2, [pc, #96]	; (8000b28 <main+0x200>)
 8000ac8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Transmitter */
  osThreadDef(Transmitter, StartTransmitter, osPriorityHigh, 0, 128);
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <main+0x204>)
 8000acc:	1d3c      	adds	r4, r7, #4
 8000ace:	461d      	mov	r5, r3
 8000ad0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ad2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ad4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ad8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TransmitterHandle = osThreadCreate(osThread(Transmitter), NULL);
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f00a fb74 	bl	800b1ce <osThreadCreate>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a11      	ldr	r2, [pc, #68]	; (8000b30 <main+0x208>)
 8000aea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000aec:	f00a fb68 	bl	800b1c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000af0:	e7fe      	b.n	8000af0 <main+0x1c8>
 8000af2:	bf00      	nop
 8000af4:	2000003c 	.word	0x2000003c
 8000af8:	20008ba4 	.word	0x20008ba4
 8000afc:	20008968 	.word	0x20008968
 8000b00:	20008ba0 	.word	0x20008ba0
 8000b04:	0800d834 	.word	0x0800d834
 8000b08:	20008bb4 	.word	0x20008bb4
 8000b0c:	0800d844 	.word	0x0800d844
 8000b10:	200085e8 	.word	0x200085e8
 8000b14:	0800d860 	.word	0x0800d860
 8000b18:	20008a1c 	.word	0x20008a1c
 8000b1c:	0800d87c 	.word	0x0800d87c
 8000b20:	20008bb0 	.word	0x20008bb0
 8000b24:	0800d898 	.word	0x0800d898
 8000b28:	20008964 	.word	0x20008964
 8000b2c:	0800d8b4 	.word	0x0800d8b4
 8000b30:	200087a8 	.word	0x200087a8

08000b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b0b4      	sub	sp, #208	; 0xd0
 8000b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000b3e:	2230      	movs	r2, #48	; 0x30
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f00c fe46 	bl	800d7d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b48:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b58:	f107 0308 	add.w	r3, r7, #8
 8000b5c:	2284      	movs	r2, #132	; 0x84
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f00c fe37 	bl	800d7d4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b66:	f006 fae9 	bl	800713c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	4b47      	ldr	r3, [pc, #284]	; (8000c88 <SystemClock_Config+0x154>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	4a46      	ldr	r2, [pc, #280]	; (8000c88 <SystemClock_Config+0x154>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b74:	6413      	str	r3, [r2, #64]	; 0x40
 8000b76:	4b44      	ldr	r3, [pc, #272]	; (8000c88 <SystemClock_Config+0x154>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b82:	4b42      	ldr	r3, [pc, #264]	; (8000c8c <SystemClock_Config+0x158>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a41      	ldr	r2, [pc, #260]	; (8000c8c <SystemClock_Config+0x158>)
 8000b88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b8c:	6013      	str	r3, [r2, #0]
 8000b8e:	4b3f      	ldr	r3, [pc, #252]	; (8000c8c <SystemClock_Config+0x158>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b9a:	2309      	movs	r3, #9
 8000b9c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ba0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000bb8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000bbc:	2319      	movs	r3, #25
 8000bbe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000bc2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000bc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000bd0:	2309      	movs	r3, #9
 8000bd2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f006 fb0e 	bl	80071fc <HAL_RCC_OscConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000be6:	f001 fad1 	bl	800218c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000bea:	f006 fab7 	bl	800715c <HAL_PWREx_EnableOverDrive>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bf4:	f001 faca 	bl	800218c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c0a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000c1a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000c1e:	2106      	movs	r1, #6
 8000c20:	4618      	mov	r0, r3
 8000c22:	f006 fd8f 	bl	8007744 <HAL_RCC_ClockConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000c2c:	f001 faae 	bl	800218c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <SystemClock_Config+0x15c>)
 8000c32:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000c34:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000c38:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000c3a:	2305      	movs	r3, #5
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000c42:	2303      	movs	r3, #3
 8000c44:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000c4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c4e:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c54:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c56:	2300      	movs	r3, #0
 8000c58:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c62:	2300      	movs	r3, #0
 8000c64:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c6a:	f107 0308 	add.w	r3, r7, #8
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f006 ff70 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x14a>
  {
    Error_Handler();
 8000c7a:	f001 fa87 	bl	800218c <Error_Handler>
  }
}
 8000c7e:	bf00      	nop
 8000c80:	37d0      	adds	r7, #208	; 0xd0
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40007000 	.word	0x40007000
 8000c90:	00015868 	.word	0x00015868

08000c94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ca6:	4b21      	ldr	r3, [pc, #132]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000ca8:	4a21      	ldr	r2, [pc, #132]	; (8000d30 <MX_ADC1_Init+0x9c>)
 8000caa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cac:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cb2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cb4:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cba:	4b1c      	ldr	r3, [pc, #112]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cc0:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cce:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cd6:	4a17      	ldr	r2, [pc, #92]	; (8000d34 <MX_ADC1_Init+0xa0>)
 8000cd8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cee:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cf4:	480d      	ldr	r0, [pc, #52]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000cf6:	f003 fc19 	bl	800452c <HAL_ADC_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d00:	f001 fa44 	bl	800218c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d10:	463b      	mov	r3, r7
 8000d12:	4619      	mov	r1, r3
 8000d14:	4805      	ldr	r0, [pc, #20]	; (8000d2c <MX_ADC1_Init+0x98>)
 8000d16:	f003 fd9f 	bl	8004858 <HAL_ADC_ConfigChannel>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d20:	f001 fa34 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	200088d4 	.word	0x200088d4
 8000d30:	40012000 	.word	0x40012000
 8000d34:	0f000001 	.word	0x0f000001

08000d38 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d3e:	463b      	mov	r3, r7
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d4c:	4a21      	ldr	r2, [pc, #132]	; (8000dd4 <MX_ADC3_Init+0x9c>)
 8000d4e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d56:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d58:	4b1d      	ldr	r3, [pc, #116]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000d64:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000d6a:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d78:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d7a:	4a17      	ldr	r2, [pc, #92]	; (8000dd8 <MX_ADC3_Init+0xa0>)
 8000d7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000d9a:	f003 fbc7 	bl	800452c <HAL_ADC_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000da4:	f001 f9f2 	bl	800218c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000da8:	2306      	movs	r3, #6
 8000daa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dac:	2301      	movs	r3, #1
 8000dae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000db4:	463b      	mov	r3, r7
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_ADC3_Init+0x98>)
 8000dba:	f003 fd4d 	bl	8004858 <HAL_ADC_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000dc4:	f001 f9e2 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	2000891c 	.word	0x2000891c
 8000dd4:	40012200 	.word	0x40012200
 8000dd8:	0f000001 	.word	0x0f000001

08000ddc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000de2:	463b      	mov	r3, r7
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000dea:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <MX_DAC_Init+0x4c>)
 8000dec:	4a0f      	ldr	r2, [pc, #60]	; (8000e2c <MX_DAC_Init+0x50>)
 8000dee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000df0:	480d      	ldr	r0, [pc, #52]	; (8000e28 <MX_DAC_Init+0x4c>)
 8000df2:	f004 f857 	bl	8004ea4 <HAL_DAC_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000dfc:	f001 f9c6 	bl	800218c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e08:	463b      	mov	r3, r7
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4806      	ldr	r0, [pc, #24]	; (8000e28 <MX_DAC_Init+0x4c>)
 8000e10:	f004 f8be 	bl	8004f90 <HAL_DAC_ConfigChannel>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000e1a:	f001 f9b7 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200089e8 	.word	0x200089e8
 8000e2c:	40007400 	.word	0x40007400

08000e30 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000e34:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e36:	4a16      	ldr	r2, [pc, #88]	; (8000e90 <MX_DMA2D_Init+0x60>)
 8000e38:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000e3a:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000e40:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000e64:	4809      	ldr	r0, [pc, #36]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e66:	f004 facb 	bl	8005400 <HAL_DMA2D_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000e70:	f001 f98c 	bl	800218c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000e74:	2101      	movs	r1, #1
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <MX_DMA2D_Init+0x5c>)
 8000e78:	f004 fc20 	bl	80056bc <HAL_DMA2D_ConfigLayer>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000e82:	f001 f983 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20008aec 	.word	0x20008aec
 8000e90:	4002b000 	.word	0x4002b000

08000e94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e98:	4b1b      	ldr	r3, [pc, #108]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000e9a:	4a1c      	ldr	r2, [pc, #112]	; (8000f0c <MX_I2C1_Init+0x78>)
 8000e9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ea0:	4a1b      	ldr	r2, [pc, #108]	; (8000f10 <MX_I2C1_Init+0x7c>)
 8000ea2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ea4:	4b18      	ldr	r3, [pc, #96]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ece:	480e      	ldr	r0, [pc, #56]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ed0:	f005 f80c 	bl	8005eec <HAL_I2C_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eda:	f001 f957 	bl	800218c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ee2:	f005 fd1b 	bl	800691c <HAL_I2CEx_ConfigAnalogFilter>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000eec:	f001 f94e 	bl	800218c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4805      	ldr	r0, [pc, #20]	; (8000f08 <MX_I2C1_Init+0x74>)
 8000ef4:	f005 fd5d 	bl	80069b2 <HAL_I2CEx_ConfigDigitalFilter>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000efe:	f001 f945 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	2000875c 	.word	0x2000875c
 8000f0c:	40005400 	.word	0x40005400
 8000f10:	00c0eaff 	.word	0x00c0eaff

08000f14 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f1a:	4a1c      	ldr	r2, [pc, #112]	; (8000f8c <MX_I2C3_Init+0x78>)
 8000f1c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f20:	4a1b      	ldr	r2, [pc, #108]	; (8000f90 <MX_I2C3_Init+0x7c>)
 8000f22:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f30:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f4e:	480e      	ldr	r0, [pc, #56]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f50:	f004 ffcc 	bl	8005eec <HAL_I2C_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000f5a:	f001 f917 	bl	800218c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4809      	ldr	r0, [pc, #36]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f62:	f005 fcdb 	bl	800691c <HAL_I2CEx_ConfigAnalogFilter>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000f6c:	f001 f90e 	bl	800218c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000f70:	2100      	movs	r1, #0
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_I2C3_Init+0x74>)
 8000f74:	f005 fd1d 	bl	80069b2 <HAL_I2CEx_ConfigDigitalFilter>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000f7e:	f001 f905 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200085ec 	.word	0x200085ec
 8000f8c:	40005c00 	.word	0x40005c00
 8000f90:	00c0eaff 	.word	0x00c0eaff

08000f94 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08e      	sub	sp, #56	; 0x38
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2234      	movs	r2, #52	; 0x34
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f00c fc17 	bl	800d7d4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000fa6:	4b3a      	ldr	r3, [pc, #232]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fa8:	4a3a      	ldr	r2, [pc, #232]	; (8001094 <MX_LTDC_Init+0x100>)
 8000faa:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000fac:	4b38      	ldr	r3, [pc, #224]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000fb2:	4b37      	ldr	r3, [pc, #220]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000fb8:	4b35      	ldr	r3, [pc, #212]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000fbe:	4b34      	ldr	r3, [pc, #208]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000fc4:	4b32      	ldr	r3, [pc, #200]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fc6:	2228      	movs	r2, #40	; 0x28
 8000fc8:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000fca:	4b31      	ldr	r3, [pc, #196]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fcc:	2209      	movs	r2, #9
 8000fce:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000fd0:	4b2f      	ldr	r3, [pc, #188]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fd2:	2235      	movs	r2, #53	; 0x35
 8000fd4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000fd6:	4b2e      	ldr	r3, [pc, #184]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fd8:	220b      	movs	r2, #11
 8000fda:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fde:	f240 2215 	movw	r2, #533	; 0x215
 8000fe2:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000fe4:	4b2a      	ldr	r3, [pc, #168]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fe6:	f240 121b 	movw	r2, #283	; 0x11b
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8000fec:	4b28      	ldr	r3, [pc, #160]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000fee:	f240 2235 	movw	r2, #565	; 0x235
 8000ff2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000ff6:	f240 121d 	movw	r2, #285	; 0x11d
 8000ffa:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	; (8001090 <MX_LTDC_Init+0xfc>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001004:	4b22      	ldr	r3, [pc, #136]	; (8001090 <MX_LTDC_Init+0xfc>)
 8001006:	2200      	movs	r2, #0
 8001008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800100c:	4b20      	ldr	r3, [pc, #128]	; (8001090 <MX_LTDC_Init+0xfc>)
 800100e:	2200      	movs	r2, #0
 8001010:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001014:	481e      	ldr	r0, [pc, #120]	; (8001090 <MX_LTDC_Init+0xfc>)
 8001016:	f005 fd19 	bl	8006a4c <HAL_LTDC_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001020:	f001 f8b4 	bl	800218c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001028:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800102c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001032:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001036:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001038:	2302      	movs	r3, #2
 800103a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800103c:	23ff      	movs	r3, #255	; 0xff
 800103e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001044:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001048:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800104a:	2307      	movs	r3, #7
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800104e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001054:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001058:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800105a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800105e:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_LTDC_Init+0xfc>)
 800107a:	f005 fe79 	bl	8006d70 <HAL_LTDC_ConfigLayer>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001084:	f001 f882 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3738      	adds	r7, #56	; 0x38
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	2000882c 	.word	0x2000882c
 8001094:	40016800 	.word	0x40016800

08001098 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b092      	sub	sp, #72	; 0x48
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800109e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
 80010ac:	611a      	str	r2, [r3, #16]
 80010ae:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 80010b0:	2300      	movs	r3, #0
 80010b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 80010b4:	463b      	mov	r3, r7
 80010b6:	222c      	movs	r2, #44	; 0x2c
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f00c fb8a 	bl	800d7d4 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010c0:	4b46      	ldr	r3, [pc, #280]	; (80011dc <MX_RTC_Init+0x144>)
 80010c2:	4a47      	ldr	r2, [pc, #284]	; (80011e0 <MX_RTC_Init+0x148>)
 80010c4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010c6:	4b45      	ldr	r3, [pc, #276]	; (80011dc <MX_RTC_Init+0x144>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010cc:	4b43      	ldr	r3, [pc, #268]	; (80011dc <MX_RTC_Init+0x144>)
 80010ce:	227f      	movs	r2, #127	; 0x7f
 80010d0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010d2:	4b42      	ldr	r3, [pc, #264]	; (80011dc <MX_RTC_Init+0x144>)
 80010d4:	22ff      	movs	r2, #255	; 0xff
 80010d6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010d8:	4b40      	ldr	r3, [pc, #256]	; (80011dc <MX_RTC_Init+0x144>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010de:	4b3f      	ldr	r3, [pc, #252]	; (80011dc <MX_RTC_Init+0x144>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010e4:	4b3d      	ldr	r3, [pc, #244]	; (80011dc <MX_RTC_Init+0x144>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010ea:	483c      	ldr	r0, [pc, #240]	; (80011dc <MX_RTC_Init+0x144>)
 80010ec:	f007 f920 	bl	8008330 <HAL_RTC_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80010f6:	f001 f849 	bl	800218c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001100:	2300      	movs	r3, #0
 8001102:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 8001106:	2300      	movs	r3, #0
 8001108:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800110c:	2300      	movs	r3, #0
 800110e:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001110:	2300      	movs	r3, #0
 8001112:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001114:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001118:	2201      	movs	r2, #1
 800111a:	4619      	mov	r1, r3
 800111c:	482f      	ldr	r0, [pc, #188]	; (80011dc <MX_RTC_Init+0x144>)
 800111e:	f007 f983 	bl	8008428 <HAL_RTC_SetTime>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001128:	f001 f830 	bl	800218c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800112c:	2301      	movs	r3, #1
 800112e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001132:	2301      	movs	r3, #1
 8001134:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001138:	2301      	movs	r3, #1
 800113a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001144:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001148:	2201      	movs	r2, #1
 800114a:	4619      	mov	r1, r3
 800114c:	4823      	ldr	r0, [pc, #140]	; (80011dc <MX_RTC_Init+0x144>)
 800114e:	f007 fa29 	bl	80085a4 <HAL_RTC_SetDate>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001158:	f001 f818 	bl	800218c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800115c:	2300      	movs	r3, #0
 800115e:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001160:	2300      	movs	r3, #0
 8001162:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001164:	2300      	movs	r3, #0
 8001166:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001174:	2300      	movs	r3, #0
 8001176:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001180:	2301      	movs	r3, #1
 8001182:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001186:	f44f 7380 	mov.w	r3, #256	; 0x100
 800118a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800118c:	463b      	mov	r3, r7
 800118e:	2201      	movs	r2, #1
 8001190:	4619      	mov	r1, r3
 8001192:	4812      	ldr	r0, [pc, #72]	; (80011dc <MX_RTC_Init+0x144>)
 8001194:	f007 faae 	bl	80086f4 <HAL_RTC_SetAlarm>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800119e:	f000 fff5 	bl	800218c <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80011a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80011a8:	463b      	mov	r3, r7
 80011aa:	2201      	movs	r2, #1
 80011ac:	4619      	mov	r1, r3
 80011ae:	480b      	ldr	r0, [pc, #44]	; (80011dc <MX_RTC_Init+0x144>)
 80011b0:	f007 faa0 	bl	80086f4 <HAL_RTC_SetAlarm>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_RTC_Init+0x126>
  {
    Error_Handler();
 80011ba:	f000 ffe7 	bl	800218c <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80011be:	2202      	movs	r2, #2
 80011c0:	2100      	movs	r1, #0
 80011c2:	4806      	ldr	r0, [pc, #24]	; (80011dc <MX_RTC_Init+0x144>)
 80011c4:	f007 fc20 	bl	8008a08 <HAL_RTCEx_SetTimeStamp>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80011ce:	f000 ffdd 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	3748      	adds	r7, #72	; 0x48
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200089fc 	.word	0x200089fc
 80011e0:	40002800 	.word	0x40002800

080011e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <MX_SPI2_Init+0x74>)
 80011ea:	4a1c      	ldr	r2, [pc, #112]	; (800125c <MX_SPI2_Init+0x78>)
 80011ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <MX_SPI2_Init+0x74>)
 80011f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <MX_SPI2_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011fc:	4b16      	ldr	r3, [pc, #88]	; (8001258 <MX_SPI2_Init+0x74>)
 80011fe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001202:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001204:	4b14      	ldr	r3, [pc, #80]	; (8001258 <MX_SPI2_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800120a:	4b13      	ldr	r3, [pc, #76]	; (8001258 <MX_SPI2_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_SPI2_Init+0x74>)
 8001212:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001216:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001218:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <MX_SPI2_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_SPI2_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_SPI2_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_SPI2_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_SPI2_Init+0x74>)
 8001232:	2207      	movs	r2, #7
 8001234:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_SPI2_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_SPI2_Init+0x74>)
 800123e:	2208      	movs	r2, #8
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_SPI2_Init+0x74>)
 8001244:	f007 fcb5 	bl	8008bb2 <HAL_SPI_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800124e:	f000 ff9d 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20008638 	.word	0x20008638
 800125c:	40003800 	.word	0x40003800

08001260 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <MX_TIM1_Init+0xa0>)
 8001280:	4a20      	ldr	r2, [pc, #128]	; (8001304 <MX_TIM1_Init+0xa4>)
 8001282:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001284:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <MX_TIM1_Init+0xa0>)
 8001286:	2200      	movs	r2, #0
 8001288:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <MX_TIM1_Init+0xa0>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001290:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <MX_TIM1_Init+0xa0>)
 8001292:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001296:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001298:	4b19      	ldr	r3, [pc, #100]	; (8001300 <MX_TIM1_Init+0xa0>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <MX_TIM1_Init+0xa0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <MX_TIM1_Init+0xa0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012aa:	4815      	ldr	r0, [pc, #84]	; (8001300 <MX_TIM1_Init+0xa0>)
 80012ac:	f007 fd13 	bl	8008cd6 <HAL_TIM_Base_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80012b6:	f000 ff69 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012c0:	f107 0310 	add.w	r3, r7, #16
 80012c4:	4619      	mov	r1, r3
 80012c6:	480e      	ldr	r0, [pc, #56]	; (8001300 <MX_TIM1_Init+0xa0>)
 80012c8:	f007 ffc6 	bl	8009258 <HAL_TIM_ConfigClockSource>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80012d2:	f000 ff5b 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_TIM1_Init+0xa0>)
 80012e8:	f008 fd0e 	bl	8009d08 <HAL_TIMEx_MasterConfigSynchronization>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80012f2:	f000 ff4b 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3720      	adds	r7, #32
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20008a20 	.word	0x20008a20
 8001304:	40010000 	.word	0x40010000

08001308 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001326:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001328:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800132c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800132e:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001330:	2200      	movs	r2, #0
 8001332:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001334:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800133a:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_TIM2_Init+0x98>)
 800133c:	f04f 32ff 	mov.w	r2, #4294967295
 8001340:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001342:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001348:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <MX_TIM2_Init+0x98>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800134e:	4814      	ldr	r0, [pc, #80]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001350:	f007 fcc1 	bl	8008cd6 <HAL_TIM_Base_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800135a:	f000 ff17 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001362:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	4619      	mov	r1, r3
 800136a:	480d      	ldr	r0, [pc, #52]	; (80013a0 <MX_TIM2_Init+0x98>)
 800136c:	f007 ff74 	bl	8009258 <HAL_TIM_ConfigClockSource>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001376:	f000 ff09 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4806      	ldr	r0, [pc, #24]	; (80013a0 <MX_TIM2_Init+0x98>)
 8001388:	f008 fcbe 	bl	8009d08 <HAL_TIMEx_MasterConfigSynchronization>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001392:	f000 fefb 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	3720      	adds	r7, #32
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20008b2c 	.word	0x20008b2c

080013a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08c      	sub	sp, #48	; 0x30
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0320 	add.w	r3, r7, #32
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013b8:	f107 030c 	add.w	r3, r7, #12
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	463b      	mov	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d2:	4b25      	ldr	r3, [pc, #148]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013d4:	4a25      	ldr	r2, [pc, #148]	; (800146c <MX_TIM3_Init+0xc8>)
 80013d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013d8:	4b23      	ldr	r3, [pc, #140]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013de:	4b22      	ldr	r3, [pc, #136]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013e4:	4b20      	ldr	r3, [pc, #128]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ec:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013f8:	481b      	ldr	r0, [pc, #108]	; (8001468 <MX_TIM3_Init+0xc4>)
 80013fa:	f007 fc6c 	bl	8008cd6 <HAL_TIM_Base_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001404:	f000 fec2 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800140e:	f107 0320 	add.w	r3, r7, #32
 8001412:	4619      	mov	r1, r3
 8001414:	4814      	ldr	r0, [pc, #80]	; (8001468 <MX_TIM3_Init+0xc4>)
 8001416:	f007 ff1f 	bl	8009258 <HAL_TIM_ConfigClockSource>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001420:	f000 feb4 	bl	800218c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001428:	2300      	movs	r3, #0
 800142a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	4619      	mov	r1, r3
 8001432:	480d      	ldr	r0, [pc, #52]	; (8001468 <MX_TIM3_Init+0xc4>)
 8001434:	f007 ffd6 	bl	80093e4 <HAL_TIM_SlaveConfigSynchro>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800143e:	f000 fea5 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800144a:	463b      	mov	r3, r7
 800144c:	4619      	mov	r1, r3
 800144e:	4806      	ldr	r0, [pc, #24]	; (8001468 <MX_TIM3_Init+0xc4>)
 8001450:	f008 fc5a 	bl	8009d08 <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 800145a:	f000 fe97 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	3730      	adds	r7, #48	; 0x30
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200087ec 	.word	0x200087ec
 800146c:	40000400 	.word	0x40000400

08001470 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <MX_TIM5_Init+0x94>)
 8001490:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <MX_TIM5_Init+0x98>)
 8001492:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001494:	4b1b      	ldr	r3, [pc, #108]	; (8001504 <MX_TIM5_Init+0x94>)
 8001496:	2200      	movs	r2, #0
 8001498:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <MX_TIM5_Init+0x94>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <MX_TIM5_Init+0x94>)
 80014a2:	f04f 32ff 	mov.w	r2, #4294967295
 80014a6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a8:	4b16      	ldr	r3, [pc, #88]	; (8001504 <MX_TIM5_Init+0x94>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ae:	4b15      	ldr	r3, [pc, #84]	; (8001504 <MX_TIM5_Init+0x94>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80014b4:	4813      	ldr	r0, [pc, #76]	; (8001504 <MX_TIM5_Init+0x94>)
 80014b6:	f007 fc0e 	bl	8008cd6 <HAL_TIM_Base_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80014c0:	f000 fe64 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	4619      	mov	r1, r3
 80014d0:	480c      	ldr	r0, [pc, #48]	; (8001504 <MX_TIM5_Init+0x94>)
 80014d2:	f007 fec1 	bl	8009258 <HAL_TIM_ConfigClockSource>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80014dc:	f000 fe56 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_TIM5_Init+0x94>)
 80014ee:	f008 fc0b 	bl	8009d08 <HAL_TIMEx_MasterConfigSynchronization>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80014f8:	f000 fe48 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200087ac 	.word	0x200087ac
 8001508:	40000c00 	.word	0x40000c00

0800150c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b09a      	sub	sp, #104	; 0x68
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800152c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
 800153c:	615a      	str	r2, [r3, #20]
 800153e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	222c      	movs	r2, #44	; 0x2c
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f00c f944 	bl	800d7d4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800154c:	4b42      	ldr	r3, [pc, #264]	; (8001658 <MX_TIM8_Init+0x14c>)
 800154e:	4a43      	ldr	r2, [pc, #268]	; (800165c <MX_TIM8_Init+0x150>)
 8001550:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001552:	4b41      	ldr	r3, [pc, #260]	; (8001658 <MX_TIM8_Init+0x14c>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <MX_TIM8_Init+0x14c>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800155e:	4b3e      	ldr	r3, [pc, #248]	; (8001658 <MX_TIM8_Init+0x14c>)
 8001560:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001564:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001566:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <MX_TIM8_Init+0x14c>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800156c:	4b3a      	ldr	r3, [pc, #232]	; (8001658 <MX_TIM8_Init+0x14c>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001572:	4b39      	ldr	r3, [pc, #228]	; (8001658 <MX_TIM8_Init+0x14c>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001578:	4837      	ldr	r0, [pc, #220]	; (8001658 <MX_TIM8_Init+0x14c>)
 800157a:	f007 fbac 	bl	8008cd6 <HAL_TIM_Base_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001584:	f000 fe02 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001588:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800158c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800158e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001592:	4619      	mov	r1, r3
 8001594:	4830      	ldr	r0, [pc, #192]	; (8001658 <MX_TIM8_Init+0x14c>)
 8001596:	f007 fe5f 	bl	8009258 <HAL_TIM_ConfigClockSource>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80015a0:	f000 fdf4 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80015a4:	482c      	ldr	r0, [pc, #176]	; (8001658 <MX_TIM8_Init+0x14c>)
 80015a6:	f007 fbeb 	bl	8008d80 <HAL_TIM_PWM_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80015b0:	f000 fdec 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b4:	2300      	movs	r3, #0
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015c4:	4619      	mov	r1, r3
 80015c6:	4824      	ldr	r0, [pc, #144]	; (8001658 <MX_TIM8_Init+0x14c>)
 80015c8:	f008 fb9e 	bl	8009d08 <HAL_TIMEx_MasterConfigSynchronization>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80015d2:	f000 fddb 	bl	800218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d6:	2360      	movs	r3, #96	; 0x60
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015de:	2300      	movs	r3, #0
 80015e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015ea:	2300      	movs	r3, #0
 80015ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015f2:	220c      	movs	r2, #12
 80015f4:	4619      	mov	r1, r3
 80015f6:	4818      	ldr	r0, [pc, #96]	; (8001658 <MX_TIM8_Init+0x14c>)
 80015f8:	f007 fd16 	bl	8009028 <HAL_TIM_PWM_ConfigChannel>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001602:	f000 fdc3 	bl	800218c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800161a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800161e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001628:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	4619      	mov	r1, r3
 800163a:	4807      	ldr	r0, [pc, #28]	; (8001658 <MX_TIM8_Init+0x14c>)
 800163c:	f008 fbf2 	bl	8009e24 <HAL_TIMEx_ConfigBreakDeadTime>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001646:	f000 fda1 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800164a:	4803      	ldr	r0, [pc, #12]	; (8001658 <MX_TIM8_Init+0x14c>)
 800164c:	f002 fca8 	bl	8003fa0 <HAL_TIM_MspPostInit>

}
 8001650:	bf00      	nop
 8001652:	3768      	adds	r7, #104	; 0x68
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	2000871c 	.word	0x2000871c
 800165c:	40010400 	.word	0x40010400

08001660 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001664:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <MX_UART7_Init+0x58>)
 8001666:	4a15      	ldr	r2, [pc, #84]	; (80016bc <MX_UART7_Init+0x5c>)
 8001668:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800166a:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <MX_UART7_Init+0x58>)
 800166c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001670:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <MX_UART7_Init+0x58>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <MX_UART7_Init+0x58>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <MX_UART7_Init+0x58>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <MX_UART7_Init+0x58>)
 8001686:	220c      	movs	r2, #12
 8001688:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <MX_UART7_Init+0x58>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <MX_UART7_Init+0x58>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <MX_UART7_Init+0x58>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <MX_UART7_Init+0x58>)
 800169e:	2200      	movs	r2, #0
 80016a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_UART7_Init+0x58>)
 80016a4:	f008 fc5a 	bl	8009f5c <HAL_UART_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 80016ae:	f000 fd6d 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2000869c 	.word	0x2000869c
 80016bc:	40007800 	.word	0x40007800

080016c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016c6:	4a15      	ldr	r2, [pc, #84]	; (800171c <MX_USART1_UART_Init+0x5c>)
 80016c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ca:	4b13      	ldr	r3, [pc, #76]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016d2:	4b11      	ldr	r3, [pc, #68]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016d8:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016e6:	220c      	movs	r2, #12
 80016e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ea:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f0:	4b09      	ldr	r3, [pc, #36]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016fc:	4b06      	ldr	r3, [pc, #24]	; (8001718 <MX_USART1_UART_Init+0x58>)
 80016fe:	2200      	movs	r2, #0
 8001700:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001702:	4805      	ldr	r0, [pc, #20]	; (8001718 <MX_USART1_UART_Init+0x58>)
 8001704:	f008 fc2a 	bl	8009f5c <HAL_UART_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800170e:	f000 fd3d 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20008968 	.word	0x20008968
 800171c:	40011000 	.word	0x40011000

08001720 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001724:	4b14      	ldr	r3, [pc, #80]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001726:	4a15      	ldr	r2, [pc, #84]	; (800177c <MX_USART6_UART_Init+0x5c>)
 8001728:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800172a:	4b13      	ldr	r3, [pc, #76]	; (8001778 <MX_USART6_UART_Init+0x58>)
 800172c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001730:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <MX_USART6_UART_Init+0x58>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <MX_USART6_UART_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <MX_USART6_UART_Init+0x58>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_USART6_UART_Init+0x58>)
 8001764:	f008 fbfa 	bl	8009f5c <HAL_UART_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800176e:	f000 fd0d 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20008a6c 	.word	0x20008a6c
 800177c:	40011400 	.word	0x40011400

08001780 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
 8001794:	615a      	str	r2, [r3, #20]
 8001796:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001798:	4b1e      	ldr	r3, [pc, #120]	; (8001814 <MX_FMC_Init+0x94>)
 800179a:	4a1f      	ldr	r2, [pc, #124]	; (8001818 <MX_FMC_Init+0x98>)
 800179c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800179e:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <MX_FMC_Init+0x94>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80017a4:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <MX_FMC_Init+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80017aa:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <MX_FMC_Init+0x94>)
 80017ac:	2204      	movs	r2, #4
 80017ae:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80017b0:	4b18      	ldr	r3, [pc, #96]	; (8001814 <MX_FMC_Init+0x94>)
 80017b2:	2210      	movs	r2, #16
 80017b4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80017b6:	4b17      	ldr	r3, [pc, #92]	; (8001814 <MX_FMC_Init+0x94>)
 80017b8:	2240      	movs	r2, #64	; 0x40
 80017ba:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80017bc:	4b15      	ldr	r3, [pc, #84]	; (8001814 <MX_FMC_Init+0x94>)
 80017be:	2280      	movs	r2, #128	; 0x80
 80017c0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <MX_FMC_Init+0x94>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <MX_FMC_Init+0x94>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <MX_FMC_Init+0x94>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <MX_FMC_Init+0x94>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80017da:	2310      	movs	r3, #16
 80017dc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80017de:	2310      	movs	r3, #16
 80017e0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80017e2:	2310      	movs	r3, #16
 80017e4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80017e6:	2310      	movs	r3, #16
 80017e8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80017ea:	2310      	movs	r3, #16
 80017ec:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80017ee:	2310      	movs	r3, #16
 80017f0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80017f2:	2310      	movs	r3, #16
 80017f4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	4619      	mov	r1, r3
 80017fa:	4806      	ldr	r0, [pc, #24]	; (8001814 <MX_FMC_Init+0x94>)
 80017fc:	f007 f95a 	bl	8008ab4 <HAL_SDRAM_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001806:	f000 fcc1 	bl	800218c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20008b6c 	.word	0x20008b6c
 8001818:	a0000140 	.word	0xa0000140

0800181c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b090      	sub	sp, #64	; 0x40
 8001820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001822:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	60da      	str	r2, [r3, #12]
 8001830:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001832:	4bb0      	ldr	r3, [pc, #704]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4aaf      	ldr	r2, [pc, #700]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001838:	f043 0310 	orr.w	r3, r3, #16
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4bad      	ldr	r3, [pc, #692]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0310 	and.w	r3, r3, #16
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28
 8001848:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184a:	4baa      	ldr	r3, [pc, #680]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4aa9      	ldr	r2, [pc, #676]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001850:	f043 0302 	orr.w	r3, r3, #2
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4ba7      	ldr	r3, [pc, #668]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001862:	4ba4      	ldr	r3, [pc, #656]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4aa3      	ldr	r2, [pc, #652]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4ba1      	ldr	r3, [pc, #644]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800187a:	4b9e      	ldr	r3, [pc, #632]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a9d      	ldr	r2, [pc, #628]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b9b      	ldr	r3, [pc, #620]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800188e:	61fb      	str	r3, [r7, #28]
 8001890:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001892:	4b98      	ldr	r3, [pc, #608]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a97      	ldr	r2, [pc, #604]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001898:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b95      	ldr	r3, [pc, #596]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018aa:	4b92      	ldr	r3, [pc, #584]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a91      	ldr	r2, [pc, #580]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018b0:	f043 0308 	orr.w	r3, r3, #8
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b8f      	ldr	r3, [pc, #572]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80018c2:	4b8c      	ldr	r3, [pc, #560]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a8b      	ldr	r2, [pc, #556]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b89      	ldr	r3, [pc, #548]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80018da:	4b86      	ldr	r3, [pc, #536]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a85      	ldr	r2, [pc, #532]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b83      	ldr	r3, [pc, #524]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	4b80      	ldr	r3, [pc, #512]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a7f      	ldr	r2, [pc, #508]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 80018f8:	f043 0304 	orr.w	r3, r3, #4
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b7d      	ldr	r3, [pc, #500]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800190a:	4b7a      	ldr	r3, [pc, #488]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a79      	ldr	r2, [pc, #484]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001910:	f043 0320 	orr.w	r3, r3, #32
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b77      	ldr	r3, [pc, #476]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0320 	and.w	r3, r3, #32
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001922:	4b74      	ldr	r3, [pc, #464]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a73      	ldr	r2, [pc, #460]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b71      	ldr	r3, [pc, #452]	; (8001af4 <MX_GPIO_Init+0x2d8>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	2110      	movs	r1, #16
 800193e:	486e      	ldr	r0, [pc, #440]	; (8001af8 <MX_GPIO_Init+0x2dc>)
 8001940:	f004 faba 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	2160      	movs	r1, #96	; 0x60
 8001948:	486c      	ldr	r0, [pc, #432]	; (8001afc <MX_GPIO_Init+0x2e0>)
 800194a:	f004 fab5 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800194e:	2201      	movs	r2, #1
 8001950:	2120      	movs	r1, #32
 8001952:	486b      	ldr	r0, [pc, #428]	; (8001b00 <MX_GPIO_Init+0x2e4>)
 8001954:	f004 fab0 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001958:	2200      	movs	r2, #0
 800195a:	2108      	movs	r1, #8
 800195c:	4868      	ldr	r0, [pc, #416]	; (8001b00 <MX_GPIO_Init+0x2e4>)
 800195e:	f004 faab 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2108      	movs	r1, #8
 8001966:	4867      	ldr	r0, [pc, #412]	; (8001b04 <MX_GPIO_Init+0x2e8>)
 8001968:	f004 faa6 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800196c:	2201      	movs	r2, #1
 800196e:	2108      	movs	r1, #8
 8001970:	4865      	ldr	r0, [pc, #404]	; (8001b08 <MX_GPIO_Init+0x2ec>)
 8001972:	f004 faa1 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001976:	2201      	movs	r2, #1
 8001978:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800197c:	4861      	ldr	r0, [pc, #388]	; (8001b04 <MX_GPIO_Init+0x2e8>)
 800197e:	f004 fa9b 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001982:	2200      	movs	r2, #0
 8001984:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001988:	4860      	ldr	r0, [pc, #384]	; (8001b0c <MX_GPIO_Init+0x2f0>)
 800198a:	f004 fa95 	bl	8005eb8 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	2108      	movs	r1, #8
 8001992:	485f      	ldr	r0, [pc, #380]	; (8001b10 <MX_GPIO_Init+0x2f4>)
 8001994:	f004 fa90 	bl	8005eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001998:	2308      	movs	r3, #8
 800199a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019a8:	4619      	mov	r1, r3
 80019aa:	4854      	ldr	r0, [pc, #336]	; (8001afc <MX_GPIO_Init+0x2e0>)
 80019ac:	f003 ffb4 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 80019b0:	f643 0323 	movw	r3, #14371	; 0x3823
 80019b4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019be:	2303      	movs	r3, #3
 80019c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019c2:	230a      	movs	r3, #10
 80019c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019ca:	4619      	mov	r1, r3
 80019cc:	484a      	ldr	r0, [pc, #296]	; (8001af8 <MX_GPIO_Init+0x2dc>)
 80019ce:	f003 ffa3 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80019d2:	2310      	movs	r3, #16
 80019d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d6:	2301      	movs	r3, #1
 80019d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80019e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019e6:	4619      	mov	r1, r3
 80019e8:	4843      	ldr	r0, [pc, #268]	; (8001af8 <MX_GPIO_Init+0x2dc>)
 80019ea:	f003 ff95 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 80019ee:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f4:	2300      	movs	r3, #0
 80019f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a00:	4619      	mov	r1, r3
 8001a02:	4844      	ldr	r0, [pc, #272]	; (8001b14 <MX_GPIO_Init+0x2f8>)
 8001a04:	f003 ff88 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001a08:	2360      	movs	r3, #96	; 0x60
 8001a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4837      	ldr	r0, [pc, #220]	; (8001afc <MX_GPIO_Init+0x2e0>)
 8001a20:	f003 ff7a 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a36:	4619      	mov	r1, r3
 8001a38:	4837      	ldr	r0, [pc, #220]	; (8001b18 <MX_GPIO_Init+0x2fc>)
 8001a3a:	f003 ff6d 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001a3e:	2340      	movs	r3, #64	; 0x40
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a42:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <MX_GPIO_Init+0x300>)
 8001a44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a4e:	4619      	mov	r1, r3
 8001a50:	482b      	ldr	r0, [pc, #172]	; (8001b00 <MX_GPIO_Init+0x2e4>)
 8001a52:	f003 ff61 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001a56:	2328      	movs	r3, #40	; 0x28
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2300      	movs	r3, #0
 8001a64:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4824      	ldr	r0, [pc, #144]	; (8001b00 <MX_GPIO_Init+0x2e4>)
 8001a6e:	f003 ff53 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8001a72:	f241 0308 	movw	r3, #4104	; 0x1008
 8001a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001a84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a88:	4619      	mov	r1, r3
 8001a8a:	481e      	ldr	r0, [pc, #120]	; (8001b04 <MX_GPIO_Init+0x2e8>)
 8001a8c:	f003 ff44 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001a90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a96:	2300      	movs	r3, #0
 8001a98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001a9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	481e      	ldr	r0, [pc, #120]	; (8001b20 <MX_GPIO_Init+0x304>)
 8001aa6:	f003 ff37 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001aaa:	2308      	movs	r3, #8
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001aba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4811      	ldr	r0, [pc, #68]	; (8001b08 <MX_GPIO_Init+0x2ec>)
 8001ac2:	f003 ff29 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ac6:	2310      	movs	r3, #16
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aca:	2300      	movs	r3, #0
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ad2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4809      	ldr	r0, [pc, #36]	; (8001b00 <MX_GPIO_Init+0x2e4>)
 8001ada:	f003 ff1d 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001ade:	f248 0304 	movw	r3, #32772	; 0x8004
 8001ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001aec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001af0:	4619      	mov	r1, r3
 8001af2:	e017      	b.n	8001b24 <MX_GPIO_Init+0x308>
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40020400 	.word	0x40020400
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40020c00 	.word	0x40020c00
 8001b04:	40022000 	.word	0x40022000
 8001b08:	40022800 	.word	0x40022800
 8001b0c:	40021c00 	.word	0x40021c00
 8001b10:	40021800 	.word	0x40021800
 8001b14:	40020000 	.word	0x40020000
 8001b18:	40022400 	.word	0x40022400
 8001b1c:	10120000 	.word	0x10120000
 8001b20:	40020800 	.word	0x40020800
 8001b24:	4836      	ldr	r0, [pc, #216]	; (8001c00 <MX_GPIO_Init+0x3e4>)
 8001b26:	f003 fef7 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001b2a:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b30:	2301      	movs	r3, #1
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b40:	4619      	mov	r1, r3
 8001b42:	482f      	ldr	r0, [pc, #188]	; (8001c00 <MX_GPIO_Init+0x3e4>)
 8001b44:	f003 fee8 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001b48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <MX_GPIO_Init+0x3e8>)
 8001b50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001b56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	482a      	ldr	r0, [pc, #168]	; (8001c08 <MX_GPIO_Init+0x3ec>)
 8001b5e:	f003 fedb 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001b62:	2310      	movs	r3, #16
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b72:	230a      	movs	r3, #10
 8001b74:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001b76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4820      	ldr	r0, [pc, #128]	; (8001c00 <MX_GPIO_Init+0x3e4>)
 8001b7e:	f003 fecb 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8001b82:	2384      	movs	r3, #132	; 0x84
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b86:	2300      	movs	r3, #0
 8001b88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b92:	4619      	mov	r1, r3
 8001b94:	481d      	ldr	r0, [pc, #116]	; (8001c0c <MX_GPIO_Init+0x3f0>)
 8001b96:	f003 febf 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001b9a:	2305      	movs	r3, #5
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001baa:	230a      	movs	r3, #10
 8001bac:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4816      	ldr	r0, [pc, #88]	; (8001c10 <MX_GPIO_Init+0x3f4>)
 8001bb6:	f003 feaf 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001bba:	2308      	movs	r3, #8
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bce:	4619      	mov	r1, r3
 8001bd0:	480e      	ldr	r0, [pc, #56]	; (8001c0c <MX_GPIO_Init+0x3f0>)
 8001bd2:	f003 fea1 	bl	8005918 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001bd6:	2328      	movs	r3, #40	; 0x28
 8001bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be2:	2303      	movs	r3, #3
 8001be4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001be6:	230a      	movs	r3, #10
 8001be8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4808      	ldr	r0, [pc, #32]	; (8001c14 <MX_GPIO_Init+0x3f8>)
 8001bf2:	f003 fe91 	bl	8005918 <HAL_GPIO_Init>

}
 8001bf6:	bf00      	nop
 8001bf8:	3740      	adds	r7, #64	; 0x40
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40021c00 	.word	0x40021c00
 8001c04:	10120000 	.word	0x10120000
 8001c08:	40022000 	.word	0x40022000
 8001c0c:	40021800 	.word	0x40021800
 8001c10:	40020800 	.word	0x40020800
 8001c14:	40020000 	.word	0x40020000

08001c18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart7, rxbuffer, 6);
 8001c20:	2206      	movs	r2, #6
 8001c22:	4914      	ldr	r1, [pc, #80]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c24:	4814      	ldr	r0, [pc, #80]	; (8001c78 <HAL_UART_RxCpltCallback+0x60>)
 8001c26:	f008 fa43 	bl	800a0b0 <HAL_UART_Receive_IT>
	x_balle=rxbuffer[1] << 8 | rxbuffer[2];
 8001c2a:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c2c:	785b      	ldrb	r3, [r3, #1]
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	b21a      	sxth	r2, r3
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c34:	789b      	ldrb	r3, [r3, #2]
 8001c36:	b21b      	sxth	r3, r3
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	b21a      	sxth	r2, r3
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_UART_RxCpltCallback+0x64>)
 8001c3e:	801a      	strh	r2, [r3, #0]
	y_balle=rxbuffer[3] << 8 | rxbuffer[4];
 8001c40:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c42:	78db      	ldrb	r3, [r3, #3]
 8001c44:	021b      	lsls	r3, r3, #8
 8001c46:	b21a      	sxth	r2, r3
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c4a:	791b      	ldrb	r3, [r3, #4]
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	b21a      	sxth	r2, r3
 8001c52:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <HAL_UART_RxCpltCallback+0x68>)
 8001c54:	801a      	strh	r2, [r3, #0]
	lost=rxbuffer[5];
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c58:	795b      	ldrb	r3, [r3, #5]
 8001c5a:	b25a      	sxtb	r2, r3
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <HAL_UART_RxCpltCallback+0x6c>)
 8001c5e:	701a      	strb	r2, [r3, #0]
	r_balle=rxbuffer[0];
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <HAL_UART_RxCpltCallback+0x5c>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b21a      	sxth	r2, r3
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <HAL_UART_RxCpltCallback+0x70>)
 8001c68:	801a      	strh	r2, [r3, #0]


}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20008ba4 	.word	0x20008ba4
 8001c78:	2000869c 	.word	0x2000869c
 8001c7c:	2000002c 	.word	0x2000002c
 8001c80:	2000002e 	.word	0x2000002e
 8001c84:	200002d2 	.word	0x200002d2
 8001c88:	20000030 	.word	0x20000030

08001c8c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 8001c94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c98:	f009 fae5 	bl	800b266 <osDelay>
 8001c9c:	e7fa      	b.n	8001c94 <StartDefaultTask+0x8>
	...

08001ca0 <StartRRacket>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRRacket */
void StartRRacket(void const * argument)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	; 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRRacket */
	int32_t joystick_h, joystick_v;
	joystick_h = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
	joystick_v = 0;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
	int16_t x_RRacket_hold;
	int16_t y_RRacket_hold;

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001cb0:	f107 030c 	add.w	r3, r7, #12
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]


	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001cc6:	f107 030c 	add.w	r3, r7, #12
 8001cca:	4619      	mov	r1, r3
 8001ccc:	485b      	ldr	r0, [pc, #364]	; (8001e3c <StartRRacket+0x19c>)
 8001cce:	f002 fdc3 	bl	8004858 <HAL_ADC_ConfigChannel>
	/* Infinite loop */
	for (;;) {
		x_RRacket_hold = x_RRacket;
 8001cd2:	4b5b      	ldr	r3, [pc, #364]	; (8001e40 <StartRRacket+0x1a0>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	83fb      	strh	r3, [r7, #30]
		y_RRacket_hold = y_RRacket;
 8001cd8:	4b5a      	ldr	r3, [pc, #360]	; (8001e44 <StartRRacket+0x1a4>)
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	83bb      	strh	r3, [r7, #28]


		//Capture des valeurs des joysticks
		sConfig.Channel = ADC_CHANNEL_8;
 8001cde:	2308      	movs	r3, #8
 8001ce0:	60fb      	str	r3, [r7, #12]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4854      	ldr	r0, [pc, #336]	; (8001e3c <StartRRacket+0x19c>)
 8001cea:	f002 fdb5 	bl	8004858 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8001cee:	4853      	ldr	r0, [pc, #332]	; (8001e3c <StartRRacket+0x19c>)
 8001cf0:	f002 fc60 	bl	80045b4 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8001cf4:	bf00      	nop
 8001cf6:	2164      	movs	r1, #100	; 0x64
 8001cf8:	4850      	ldr	r0, [pc, #320]	; (8001e3c <StartRRacket+0x19c>)
 8001cfa:	f002 fd1b 	bl	8004734 <HAL_ADC_PollForConversion>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f8      	bne.n	8001cf6 <StartRRacket+0x56>
			;
		joystick_v = HAL_ADC_GetValue(&hadc3);
 8001d04:	484d      	ldr	r0, [pc, #308]	; (8001e3c <StartRRacket+0x19c>)
 8001d06:	f002 fd99 	bl	800483c <HAL_ADC_GetValue>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	623b      	str	r3, [r7, #32]

		HAL_ADC_Start(&hadc1);
 8001d0e:	484e      	ldr	r0, [pc, #312]	; (8001e48 <StartRRacket+0x1a8>)
 8001d10:	f002 fc50 	bl	80045b4 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 8001d14:	bf00      	nop
 8001d16:	2164      	movs	r1, #100	; 0x64
 8001d18:	484b      	ldr	r0, [pc, #300]	; (8001e48 <StartRRacket+0x1a8>)
 8001d1a:	f002 fd0b 	bl	8004734 <HAL_ADC_PollForConversion>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f8      	bne.n	8001d16 <StartRRacket+0x76>
			;
		joystick_h = HAL_ADC_GetValue(&hadc1);
 8001d24:	4848      	ldr	r0, [pc, #288]	; (8001e48 <StartRRacket+0x1a8>)
 8001d26:	f002 fd89 	bl	800483c <HAL_ADC_GetValue>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24

		//Actualisation des coordonnées
		x_RRacket -= (joystick_h - 2080)/100;
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8001d34:	4a45      	ldr	r2, [pc, #276]	; (8001e4c <StartRRacket+0x1ac>)
 8001d36:	fb82 1203 	smull	r1, r2, r2, r3
 8001d3a:	1152      	asrs	r2, r2, #5
 8001d3c:	17db      	asrs	r3, r3, #31
 8001d3e:	1a9b      	subs	r3, r3, r2
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b3f      	ldr	r3, [pc, #252]	; (8001e40 <StartRRacket+0x1a0>)
 8001d44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	4413      	add	r3, r2
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	4b3b      	ldr	r3, [pc, #236]	; (8001e40 <StartRRacket+0x1a0>)
 8001d52:	801a      	strh	r2, [r3, #0]
		y_RRacket -= (joystick_v - 2080)/150;
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8001d5a:	4a3d      	ldr	r2, [pc, #244]	; (8001e50 <StartRRacket+0x1b0>)
 8001d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d60:	1112      	asrs	r2, r2, #4
 8001d62:	17db      	asrs	r3, r3, #31
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	4b36      	ldr	r3, [pc, #216]	; (8001e44 <StartRRacket+0x1a4>)
 8001d6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	4413      	add	r3, r2
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	b21a      	sxth	r2, r3
 8001d76:	4b33      	ldr	r3, [pc, #204]	; (8001e44 <StartRRacket+0x1a4>)
 8001d78:	801a      	strh	r2, [r3, #0]

		// Cadrage des coordonnées RRacket
		if (x_RRacket <= 479+241) x_RRacket = 479+241;
 8001d7a:	4b31      	ldr	r3, [pc, #196]	; (8001e40 <StartRRacket+0x1a0>)
 8001d7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d80:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8001d84:	dc03      	bgt.n	8001d8e <StartRRacket+0xee>
 8001d86:	4b2e      	ldr	r3, [pc, #184]	; (8001e40 <StartRRacket+0x1a0>)
 8001d88:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001d8c:	801a      	strh	r2, [r3, #0]

		if (x_RRacket >= 959 - width_rackets) x_RRacket = 959 - width_rackets;
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	; (8001e40 <StartRRacket+0x1a0>)
 8001d90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d94:	f240 32b6 	movw	r2, #950	; 0x3b6
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	dd03      	ble.n	8001da4 <StartRRacket+0x104>
 8001d9c:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <StartRRacket+0x1a0>)
 8001d9e:	f240 32b7 	movw	r2, #951	; 0x3b7
 8001da2:	801a      	strh	r2, [r3, #0]

		if (y_RRacket <= 0) y_RRacket = 0;
 8001da4:	4b27      	ldr	r3, [pc, #156]	; (8001e44 <StartRRacket+0x1a4>)
 8001da6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	dc02      	bgt.n	8001db4 <StartRRacket+0x114>
 8001dae:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <StartRRacket+0x1a4>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	801a      	strh	r2, [r3, #0]

		if (y_RRacket + height_rackets > 271) y_RRacket = 271 - height_rackets;
 8001db4:	4b23      	ldr	r3, [pc, #140]	; (8001e44 <StartRRacket+0x1a4>)
 8001db6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dba:	2be7      	cmp	r3, #231	; 0xe7
 8001dbc:	dd02      	ble.n	8001dc4 <StartRRacket+0x124>
 8001dbe:	4b21      	ldr	r3, [pc, #132]	; (8001e44 <StartRRacket+0x1a4>)
 8001dc0:	22e7      	movs	r2, #231	; 0xe7
 8001dc2:	801a      	strh	r2, [r3, #0]

		//Tracé de RRacket
		// Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001dc4:	4b23      	ldr	r3, [pc, #140]	; (8001e54 <StartRRacket+0x1b4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f009 fdf3 	bl	800b9b8 <xQueueSemaphoreTake>

		// Effaçage du précedent rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001dd2:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <StartRRacket+0x1b8>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <StartRRacket+0x140>
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	e001      	b.n	8001de4 <StartRRacket+0x144>
 8001de0:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 fc83 	bl	80026f0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_RRacket_hold, y_RRacket_hold, width_rackets,
 8001dea:	8bf8      	ldrh	r0, [r7, #30]
 8001dec:	8bb9      	ldrh	r1, [r7, #28]
 8001dee:	2328      	movs	r3, #40	; 0x28
 8001df0:	2208      	movs	r2, #8
 8001df2:	f000 ff4d 	bl	8002c90 <BSP_LCD_FillRect>
				height_rackets);

		// Création du nouveau rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001df6:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <StartRRacket+0x1b8>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d102      	bne.n	8001e04 <StartRRacket+0x164>
 8001dfe:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001e02:	e001      	b.n	8001e08 <StartRRacket+0x168>
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f000 fc71 	bl	80026f0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_RRacket, y_RRacket, width_rackets, height_rackets);
 8001e0e:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <StartRRacket+0x1a0>)
 8001e10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e14:	b298      	uxth	r0, r3
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <StartRRacket+0x1a4>)
 8001e18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e1c:	b299      	uxth	r1, r3
 8001e1e:	2328      	movs	r3, #40	; 0x28
 8001e20:	2208      	movs	r2, #8
 8001e22:	f000 ff35 	bl	8002c90 <BSP_LCD_FillRect>

		//Libération de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <StartRRacket+0x1b4>)
 8001e28:	6818      	ldr	r0, [r3, #0]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	f009 fcbc 	bl	800b7ac <xQueueGenericSend>

		osDelay(40);
 8001e34:	2028      	movs	r0, #40	; 0x28
 8001e36:	f009 fa16 	bl	800b266 <osDelay>
		x_RRacket_hold = x_RRacket;
 8001e3a:	e74a      	b.n	8001cd2 <StartRRacket+0x32>
 8001e3c:	2000891c 	.word	0x2000891c
 8001e40:	20000028 	.word	0x20000028
 8001e44:	2000002a 	.word	0x2000002a
 8001e48:	200088d4 	.word	0x200088d4
 8001e4c:	51eb851f 	.word	0x51eb851f
 8001e50:	1b4e81b5 	.word	0x1b4e81b5
 8001e54:	20008ba0 	.word	0x20008ba0
 8001e58:	20000032 	.word	0x20000032

08001e5c <StartBall>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBall */
void StartBall(void const * argument)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b092      	sub	sp, #72	; 0x48
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBall */
	TickType_t xFrequency=10;
 8001e64:	230a      	movs	r3, #10
 8001e66:	647b      	str	r3, [r7, #68]	; 0x44
	TickType_t xLastWakeTime=xTaskGetTickCount();
 8001e68:	f00a fb2c 	bl	800c4c4 <xTaskGetTickCount>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint16_t x_balle_hold = 480;
 8001e70:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001e74:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint16_t y_balle_hold = 136;
 8001e78:	2388      	movs	r3, #136	; 0x88
 8001e7a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* Infinite loop */
  for(;;)
  {
	  x_balle_hold=x_balle;
 8001e7e:	4b61      	ldr	r3, [pc, #388]	; (8002004 <StartBall+0x1a8>)
 8001e80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e84:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	  y_balle_hold=y_balle;
 8001e88:	4b5f      	ldr	r3, [pc, #380]	; (8002008 <StartBall+0x1ac>)
 8001e8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e8e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001e92:	4b5e      	ldr	r3, [pc, #376]	; (800200c <StartBall+0x1b0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f04f 31ff 	mov.w	r1, #4294967295
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f009 fd8c 	bl	800b9b8 <xQueueSemaphoreTake>

	 	  if(x_balle_hold <=479){
 8001ea0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001ea4:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001ea8:	d21a      	bcs.n	8001ee0 <StartBall+0x84>
	 		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001eaa:	4b59      	ldr	r3, [pc, #356]	; (8002010 <StartBall+0x1b4>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <StartBall+0x5c>
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	e001      	b.n	8001ebc <StartBall+0x60>
 8001eb8:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 fc17 	bl	80026f0 <BSP_LCD_SetTextColor>
	 		  BSP_LCD_FillCircle(x_balle_hold - 480, y_balle_hold, r_balle);
 8001ec2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001ec6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	4a51      	ldr	r2, [pc, #324]	; (8002014 <StartBall+0x1b8>)
 8001ece:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ed2:	b292      	uxth	r2, r2
 8001ed4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 ff53 	bl	8002d84 <BSP_LCD_FillCircle>
 8001ede:	e02c      	b.n	8001f3a <StartBall+0xde>
	 	  }
	 	  else{
	 		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001ee0:	4b4b      	ldr	r3, [pc, #300]	; (8002010 <StartBall+0x1b4>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d102      	bne.n	8001eee <StartBall+0x92>
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eec:	e001      	b.n	8001ef2 <StartBall+0x96>
 8001eee:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 fbfc 	bl	80026f0 <BSP_LCD_SetTextColor>
	 		  Point Point1 = {6,y_balle_hold+3};
 8001ef8:	2306      	movs	r3, #6
 8001efa:	873b      	strh	r3, [r7, #56]	; 0x38
 8001efc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001f00:	3303      	adds	r3, #3
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	b21b      	sxth	r3, r3
 8001f06:	877b      	strh	r3, [r7, #58]	; 0x3a
	 		  Point Point2 = {0,y_balle_hold};
 8001f08:	2300      	movs	r3, #0
 8001f0a:	86bb      	strh	r3, [r7, #52]	; 0x34
 8001f0c:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001f10:	86fb      	strh	r3, [r7, #54]	; 0x36
	 		  Point Point3 = {6,y_balle_hold-3};
 8001f12:	2306      	movs	r3, #6
 8001f14:	863b      	strh	r3, [r7, #48]	; 0x30
 8001f16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001f1a:	3b03      	subs	r3, #3
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	b21b      	sxth	r3, r3
 8001f20:	867b      	strh	r3, [r7, #50]	; 0x32

	 		  Point Points[3] = {Point1, Point2, Point3};
 8001f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
 8001f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	 		  BSP_LCD_FillPolygon(Points,3);
 8001f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f32:	2103      	movs	r1, #3
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 ffc5 	bl	8002ec4 <BSP_LCD_FillPolygon>
	 	  }

	 	  if(x_balle > 479){
 8001f3a:	4b32      	ldr	r3, [pc, #200]	; (8002004 <StartBall+0x1a8>)
 8001f3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f40:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001f44:	db1e      	blt.n	8001f84 <StartBall+0x128>
	 		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001f46:	4b32      	ldr	r3, [pc, #200]	; (8002010 <StartBall+0x1b4>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d102      	bne.n	8001f54 <StartBall+0xf8>
 8001f4e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f52:	e001      	b.n	8001f58 <StartBall+0xfc>
 8001f54:	f04f 33ff 	mov.w	r3, #4294967295
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f000 fbc9 	bl	80026f0 <BSP_LCD_SetTextColor>
	 		  BSP_LCD_FillCircle(x_balle - 480, y_balle, r_balle);
 8001f5e:	4b29      	ldr	r3, [pc, #164]	; (8002004 <StartBall+0x1a8>)
 8001f60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	4a26      	ldr	r2, [pc, #152]	; (8002008 <StartBall+0x1ac>)
 8001f6e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f72:	b291      	uxth	r1, r2
 8001f74:	4a27      	ldr	r2, [pc, #156]	; (8002014 <StartBall+0x1b8>)
 8001f76:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f7a:	b292      	uxth	r2, r2
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f000 ff01 	bl	8002d84 <BSP_LCD_FillCircle>
 8001f82:	e031      	b.n	8001fe8 <StartBall+0x18c>
	 	  }
	 	  else{
	 		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001f84:	4b22      	ldr	r3, [pc, #136]	; (8002010 <StartBall+0x1b4>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d102      	bne.n	8001f92 <StartBall+0x136>
 8001f8c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f90:	e001      	b.n	8001f96 <StartBall+0x13a>
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 fbaa 	bl	80026f0 <BSP_LCD_SetTextColor>
	 		  Point Point1 = {6,y_balle+3};
 8001f9c:	2306      	movs	r3, #6
 8001f9e:	843b      	strh	r3, [r7, #32]
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <StartBall+0x1ac>)
 8001fa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3303      	adds	r3, #3
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	b21b      	sxth	r3, r3
 8001fae:	847b      	strh	r3, [r7, #34]	; 0x22
	 		  Point Point2 = {0,y_balle};
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	83bb      	strh	r3, [r7, #28]
 8001fb4:	4b14      	ldr	r3, [pc, #80]	; (8002008 <StartBall+0x1ac>)
 8001fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fba:	83fb      	strh	r3, [r7, #30]
	 		  Point Point3 = {6,y_balle-3};
 8001fbc:	2306      	movs	r3, #6
 8001fbe:	833b      	strh	r3, [r7, #24]
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <StartBall+0x1ac>)
 8001fc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	3b03      	subs	r3, #3
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	837b      	strh	r3, [r7, #26]

	 		  Point Points[3] = {Point1, Point2, Point3};
 8001fd0:	6a3b      	ldr	r3, [r7, #32]
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	617b      	str	r3, [r7, #20]
	 		  BSP_LCD_FillPolygon(Points,3);
 8001fdc:	f107 030c 	add.w	r3, r7, #12
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 ff6e 	bl	8002ec4 <BSP_LCD_FillPolygon>
	 	  }

	 	  //Libération de la ressource
	 	  xSemaphoreGive(myMutex_LCDHandle);
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <StartBall+0x1b0>)
 8001fea:	6818      	ldr	r0, [r3, #0]
 8001fec:	2300      	movs	r3, #0
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	f009 fbdb 	bl	800b7ac <xQueueGenericSend>
	 	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001ff6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ffa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f00a f897 	bl	800c130 <vTaskDelayUntil>
	  x_balle_hold=x_balle;
 8002002:	e73c      	b.n	8001e7e <StartBall+0x22>
 8002004:	2000002c 	.word	0x2000002c
 8002008:	2000002e 	.word	0x2000002e
 800200c:	20008ba0 	.word	0x20008ba0
 8002010:	20000032 	.word	0x20000032
 8002014:	20000030 	.word	0x20000030

08002018 <StartBgChanger>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBgChanger */
void StartBgChanger(void const * argument)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBgChanger */
//	uint8_t Message;
	uint8_t BP1=1;
 8002020:	2301      	movs	r3, #1
 8002022:	73bb      	strb	r3, [r7, #14]
	uint8_t state=0;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
//	  xQueueReceive(myQueueU2HHandle, &Message, portMAX_DELAY);
	  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 8002028:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202c:	4833      	ldr	r0, [pc, #204]	; (80020fc <StartBgChanger+0xe4>)
 800202e:	f003 ff2b 	bl	8005e88 <HAL_GPIO_ReadPin>
 8002032:	4603      	mov	r3, r0
 8002034:	73bb      	strb	r3, [r7, #14]
	  switch(state){
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d052      	beq.n	80020e2 <StartBgChanger+0xca>
 800203c:	2b02      	cmp	r3, #2
 800203e:	dc59      	bgt.n	80020f4 <StartBgChanger+0xdc>
 8002040:	2b00      	cmp	r3, #0
 8002042:	d002      	beq.n	800204a <StartBgChanger+0x32>
 8002044:	2b01      	cmp	r3, #1
 8002046:	d006      	beq.n	8002056 <StartBgChanger+0x3e>
 8002048:	e054      	b.n	80020f4 <StartBgChanger+0xdc>
	  case 0:
		  if(!BP1) state = 1;
 800204a:	7bbb      	ldrb	r3, [r7, #14]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d14e      	bne.n	80020ee <StartBgChanger+0xd6>
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
		  break;
 8002054:	e04b      	b.n	80020ee <StartBgChanger+0xd6>
	  case 1:
		  couleur = !couleur;
 8002056:	4b2a      	ldr	r3, [pc, #168]	; (8002100 <StartBgChanger+0xe8>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	bf0c      	ite	eq
 800205e:	2301      	moveq	r3, #1
 8002060:	2300      	movne	r3, #0
 8002062:	b2db      	uxtb	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	4b26      	ldr	r3, [pc, #152]	; (8002100 <StartBgChanger+0xe8>)
 8002068:	701a      	strb	r2, [r3, #0]
		  if(couleur==0){
 800206a:	4b25      	ldr	r3, [pc, #148]	; (8002100 <StartBgChanger+0xe8>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d11a      	bne.n	80020a8 <StartBgChanger+0x90>
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002072:	4b24      	ldr	r3, [pc, #144]	; (8002104 <StartBgChanger+0xec>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f04f 31ff 	mov.w	r1, #4294967295
 800207a:	4618      	mov	r0, r3
 800207c:	f009 fc9c 	bl	800b9b8 <xQueueSemaphoreTake>
			  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f000 fb80 	bl	8002788 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002088:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800208c:	f000 fb30 	bl	80026f0 <BSP_LCD_SetTextColor>
			  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002090:	f04f 30ff 	mov.w	r0, #4294967295
 8002094:	f000 fb44 	bl	8002720 <BSP_LCD_SetBackColor>
			  xSemaphoreGive(myMutex_LCDHandle);
 8002098:	4b1a      	ldr	r3, [pc, #104]	; (8002104 <StartBgChanger+0xec>)
 800209a:	6818      	ldr	r0, [r3, #0]
 800209c:	2300      	movs	r3, #0
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	f009 fb83 	bl	800b7ac <xQueueGenericSend>
 80020a6:	e019      	b.n	80020dc <StartBgChanger+0xc4>
		  }
		  else{
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 80020a8:	4b16      	ldr	r3, [pc, #88]	; (8002104 <StartBgChanger+0xec>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f04f 31ff 	mov.w	r1, #4294967295
 80020b0:	4618      	mov	r0, r3
 80020b2:	f009 fc81 	bl	800b9b8 <xQueueSemaphoreTake>
			  BSP_LCD_Clear(LCD_COLOR_BLACK);
 80020b6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80020ba:	f000 fb65 	bl	8002788 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80020be:	f04f 30ff 	mov.w	r0, #4294967295
 80020c2:	f000 fb15 	bl	80026f0 <BSP_LCD_SetTextColor>
			  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80020c6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80020ca:	f000 fb29 	bl	8002720 <BSP_LCD_SetBackColor>
			  xSemaphoreGive(myMutex_LCDHandle);
 80020ce:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <StartBgChanger+0xec>)
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	2300      	movs	r3, #0
 80020d4:	2200      	movs	r2, #0
 80020d6:	2100      	movs	r1, #0
 80020d8:	f009 fb68 	bl	800b7ac <xQueueGenericSend>
		  }
		  state = 2;
 80020dc:	2302      	movs	r3, #2
 80020de:	73fb      	strb	r3, [r7, #15]
		  break;
 80020e0:	e008      	b.n	80020f4 <StartBgChanger+0xdc>
	  case 2:
		  if(BP1) state = 0;
 80020e2:	7bbb      	ldrb	r3, [r7, #14]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <StartBgChanger+0xda>
 80020e8:	2300      	movs	r3, #0
 80020ea:	73fb      	strb	r3, [r7, #15]
		  break;
 80020ec:	e001      	b.n	80020f2 <StartBgChanger+0xda>
		  break;
 80020ee:	bf00      	nop
 80020f0:	e000      	b.n	80020f4 <StartBgChanger+0xdc>
		  break;
 80020f2:	bf00      	nop
//		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
//		  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
//	  }
//	  xSemaphoreGive(myMutex_LCDHandle);
//	  FlagBgChanger = 1;
  osDelay(100);
 80020f4:	2064      	movs	r0, #100	; 0x64
 80020f6:	f009 f8b6 	bl	800b266 <osDelay>
	  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 80020fa:	e795      	b.n	8002028 <StartBgChanger+0x10>
 80020fc:	40020000 	.word	0x40020000
 8002100:	20000032 	.word	0x20000032
 8002104:	20008ba0 	.word	0x20008ba0

08002108 <StartTransmitter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmitter */
void StartTransmitter(void const * argument)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTransmitter */
  /* Infinite loop */
  for(;;)
  {
		txbuffer[0]=(x_RRacket & 0xFF00) >> 8;
 8002110:	4b11      	ldr	r3, [pc, #68]	; (8002158 <StartTransmitter+0x50>)
 8002112:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002116:	121b      	asrs	r3, r3, #8
 8002118:	b2da      	uxtb	r2, r3
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <StartTransmitter+0x54>)
 800211c:	701a      	strb	r2, [r3, #0]
		txbuffer[1]= x_RRacket & 0x00FF;
 800211e:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <StartTransmitter+0x50>)
 8002120:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002124:	b2da      	uxtb	r2, r3
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <StartTransmitter+0x54>)
 8002128:	705a      	strb	r2, [r3, #1]
		txbuffer[2]=(y_RRacket & 0xFF00) >> 8;
 800212a:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <StartTransmitter+0x58>)
 800212c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002130:	121b      	asrs	r3, r3, #8
 8002132:	b2da      	uxtb	r2, r3
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <StartTransmitter+0x54>)
 8002136:	709a      	strb	r2, [r3, #2]
		txbuffer[3]=y_RRacket & 0x00FF;
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <StartTransmitter+0x58>)
 800213a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800213e:	b2da      	uxtb	r2, r3
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <StartTransmitter+0x54>)
 8002142:	70da      	strb	r2, [r3, #3]

		HAL_UART_Transmit_IT(&huart7,txbuffer,4);
 8002144:	2204      	movs	r2, #4
 8002146:	4905      	ldr	r1, [pc, #20]	; (800215c <StartTransmitter+0x54>)
 8002148:	4806      	ldr	r0, [pc, #24]	; (8002164 <StartTransmitter+0x5c>)
 800214a:	f007 ff55 	bl	8009ff8 <HAL_UART_Transmit_IT>

    osDelay(10);
 800214e:	200a      	movs	r0, #10
 8002150:	f009 f889 	bl	800b266 <osDelay>
		txbuffer[0]=(x_RRacket & 0xFF00) >> 8;
 8002154:	e7dc      	b.n	8002110 <StartTransmitter+0x8>
 8002156:	bf00      	nop
 8002158:	20000028 	.word	0x20000028
 800215c:	20008a60 	.word	0x20008a60
 8002160:	2000002a 	.word	0x2000002a
 8002164:	2000869c 	.word	0x2000869c

08002168 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a04      	ldr	r2, [pc, #16]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d101      	bne.n	800217e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800217a:	f002 f993 	bl	80044a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40001000 	.word	0x40001000

0800218c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002190:	b672      	cpsid	i
}
 8002192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002194:	e7fe      	b.n	8002194 <Error_Handler+0x8>
	...

08002198 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08c      	sub	sp, #48	; 0x30
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a51      	ldr	r2, [pc, #324]	; (80022e8 <I2Cx_MspInit+0x150>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d14d      	bne.n	8002244 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80021a8:	4b50      	ldr	r3, [pc, #320]	; (80022ec <I2Cx_MspInit+0x154>)
 80021aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ac:	4a4f      	ldr	r2, [pc, #316]	; (80022ec <I2Cx_MspInit+0x154>)
 80021ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b2:	6313      	str	r3, [r2, #48]	; 0x30
 80021b4:	4b4d      	ldr	r3, [pc, #308]	; (80022ec <I2Cx_MspInit+0x154>)
 80021b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80021c0:	2380      	movs	r3, #128	; 0x80
 80021c2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80021c4:	2312      	movs	r3, #18
 80021c6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80021cc:	2302      	movs	r3, #2
 80021ce:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80021d0:	2304      	movs	r3, #4
 80021d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80021d4:	f107 031c 	add.w	r3, r7, #28
 80021d8:	4619      	mov	r1, r3
 80021da:	4845      	ldr	r0, [pc, #276]	; (80022f0 <I2Cx_MspInit+0x158>)
 80021dc:	f003 fb9c 	bl	8005918 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80021e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	4619      	mov	r1, r3
 80021ec:	4840      	ldr	r0, [pc, #256]	; (80022f0 <I2Cx_MspInit+0x158>)
 80021ee:	f003 fb93 	bl	8005918 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80021f2:	4b3e      	ldr	r3, [pc, #248]	; (80022ec <I2Cx_MspInit+0x154>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a3d      	ldr	r2, [pc, #244]	; (80022ec <I2Cx_MspInit+0x154>)
 80021f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <I2Cx_MspInit+0x154>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800220a:	4b38      	ldr	r3, [pc, #224]	; (80022ec <I2Cx_MspInit+0x154>)
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	4a37      	ldr	r2, [pc, #220]	; (80022ec <I2Cx_MspInit+0x154>)
 8002210:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002214:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002216:	4b35      	ldr	r3, [pc, #212]	; (80022ec <I2Cx_MspInit+0x154>)
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a34      	ldr	r2, [pc, #208]	; (80022ec <I2Cx_MspInit+0x154>)
 800221c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002220:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8002222:	2200      	movs	r2, #0
 8002224:	210f      	movs	r1, #15
 8002226:	2048      	movs	r0, #72	; 0x48
 8002228:	f002 fe12 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 800222c:	2048      	movs	r0, #72	; 0x48
 800222e:	f002 fe2b 	bl	8004e88 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	210f      	movs	r1, #15
 8002236:	2049      	movs	r0, #73	; 0x49
 8002238:	f002 fe0a 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 800223c:	2049      	movs	r0, #73	; 0x49
 800223e:	f002 fe23 	bl	8004e88 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8002242:	e04d      	b.n	80022e0 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <I2Cx_MspInit+0x154>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	4a28      	ldr	r2, [pc, #160]	; (80022ec <I2Cx_MspInit+0x154>)
 800224a:	f043 0302 	orr.w	r3, r3, #2
 800224e:	6313      	str	r3, [r2, #48]	; 0x30
 8002250:	4b26      	ldr	r3, [pc, #152]	; (80022ec <I2Cx_MspInit+0x154>)
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800225c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002260:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002262:	2312      	movs	r3, #18
 8002264:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800226a:	2302      	movs	r3, #2
 800226c:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800226e:	2304      	movs	r3, #4
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	4619      	mov	r1, r3
 8002278:	481e      	ldr	r0, [pc, #120]	; (80022f4 <I2Cx_MspInit+0x15c>)
 800227a:	f003 fb4d 	bl	8005918 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800227e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002282:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002284:	f107 031c 	add.w	r3, r7, #28
 8002288:	4619      	mov	r1, r3
 800228a:	481a      	ldr	r0, [pc, #104]	; (80022f4 <I2Cx_MspInit+0x15c>)
 800228c:	f003 fb44 	bl	8005918 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8002290:	4b16      	ldr	r3, [pc, #88]	; (80022ec <I2Cx_MspInit+0x154>)
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	4a15      	ldr	r2, [pc, #84]	; (80022ec <I2Cx_MspInit+0x154>)
 8002296:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800229a:	6413      	str	r3, [r2, #64]	; 0x40
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <I2Cx_MspInit+0x154>)
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80022a8:	4b10      	ldr	r3, [pc, #64]	; (80022ec <I2Cx_MspInit+0x154>)
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <I2Cx_MspInit+0x154>)
 80022ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022b2:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <I2Cx_MspInit+0x154>)
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	4a0c      	ldr	r2, [pc, #48]	; (80022ec <I2Cx_MspInit+0x154>)
 80022ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80022be:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80022c0:	2200      	movs	r2, #0
 80022c2:	210f      	movs	r1, #15
 80022c4:	201f      	movs	r0, #31
 80022c6:	f002 fdc3 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80022ca:	201f      	movs	r0, #31
 80022cc:	f002 fddc 	bl	8004e88 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80022d0:	2200      	movs	r2, #0
 80022d2:	210f      	movs	r1, #15
 80022d4:	2020      	movs	r0, #32
 80022d6:	f002 fdbb 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80022da:	2020      	movs	r0, #32
 80022dc:	f002 fdd4 	bl	8004e88 <HAL_NVIC_EnableIRQ>
}
 80022e0:	bf00      	nop
 80022e2:	3730      	adds	r7, #48	; 0x30
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	200002d4 	.word	0x200002d4
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40021c00 	.word	0x40021c00
 80022f4:	40020400 	.word	0x40020400

080022f8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f004 f8e1 	bl	80064c8 <HAL_I2C_GetState>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d125      	bne.n	8002358 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a14      	ldr	r2, [pc, #80]	; (8002360 <I2Cx_Init+0x68>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d103      	bne.n	800231c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a13      	ldr	r2, [pc, #76]	; (8002364 <I2Cx_Init+0x6c>)
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	e002      	b.n	8002322 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a12      	ldr	r2, [pc, #72]	; (8002368 <I2Cx_Init+0x70>)
 8002320:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a11      	ldr	r2, [pc, #68]	; (800236c <I2Cx_Init+0x74>)
 8002326:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff23 	bl	8002198 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f003 fdca 	bl	8005eec <HAL_I2C_Init>
  }
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200002d4 	.word	0x200002d4
 8002364:	40005c00 	.word	0x40005c00
 8002368:	40005400 	.word	0x40005400
 800236c:	40912732 	.word	0x40912732

08002370 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08a      	sub	sp, #40	; 0x28
 8002374:	af04      	add	r7, sp, #16
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	4608      	mov	r0, r1
 800237a:	4611      	mov	r1, r2
 800237c:	461a      	mov	r2, r3
 800237e:	4603      	mov	r3, r0
 8002380:	72fb      	strb	r3, [r7, #11]
 8002382:	460b      	mov	r3, r1
 8002384:	813b      	strh	r3, [r7, #8]
 8002386:	4613      	mov	r3, r2
 8002388:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800238e:	7afb      	ldrb	r3, [r7, #11]
 8002390:	b299      	uxth	r1, r3
 8002392:	88f8      	ldrh	r0, [r7, #6]
 8002394:	893a      	ldrh	r2, [r7, #8]
 8002396:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	4603      	mov	r3, r0
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f003 ff74 	bl	8006294 <HAL_I2C_Mem_Read>
 80023ac:	4603      	mov	r3, r0
 80023ae:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80023b0:	7dfb      	ldrb	r3, [r7, #23]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d004      	beq.n	80023c0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80023b6:	7afb      	ldrb	r3, [r7, #11]
 80023b8:	4619      	mov	r1, r3
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f000 f832 	bl	8002424 <I2Cx_Error>
  }
  return status;    
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b08a      	sub	sp, #40	; 0x28
 80023ce:	af04      	add	r7, sp, #16
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	4608      	mov	r0, r1
 80023d4:	4611      	mov	r1, r2
 80023d6:	461a      	mov	r2, r3
 80023d8:	4603      	mov	r3, r0
 80023da:	72fb      	strb	r3, [r7, #11]
 80023dc:	460b      	mov	r3, r1
 80023de:	813b      	strh	r3, [r7, #8]
 80023e0:	4613      	mov	r3, r2
 80023e2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80023e8:	7afb      	ldrb	r3, [r7, #11]
 80023ea:	b299      	uxth	r1, r3
 80023ec:	88f8      	ldrh	r0, [r7, #6]
 80023ee:	893a      	ldrh	r2, [r7, #8]
 80023f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023f4:	9302      	str	r3, [sp, #8]
 80023f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	6a3b      	ldr	r3, [r7, #32]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	4603      	mov	r3, r0
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f003 fe33 	bl	800606c <HAL_I2C_Mem_Write>
 8002406:	4603      	mov	r3, r0
 8002408:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d004      	beq.n	800241a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002410:	7afb      	ldrb	r3, [r7, #11]
 8002412:	4619      	mov	r1, r3
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f805 	bl	8002424 <I2Cx_Error>
  }
  return status;
 800241a:	7dfb      	ldrb	r3, [r7, #23]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f003 fdeb 	bl	800600c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ff5e 	bl	80022f8 <I2Cx_Init>
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <TS_IO_Init+0x10>)
 800244a:	f7ff ff55 	bl	80022f8 <I2Cx_Init>
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200002d4 	.word	0x200002d4

08002458 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af02      	add	r7, sp, #8
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
 8002462:	460b      	mov	r3, r1
 8002464:	71bb      	strb	r3, [r7, #6]
 8002466:	4613      	mov	r3, r2
 8002468:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800246a:	79bb      	ldrb	r3, [r7, #6]
 800246c:	b29a      	uxth	r2, r3
 800246e:	79f9      	ldrb	r1, [r7, #7]
 8002470:	2301      	movs	r3, #1
 8002472:	9301      	str	r3, [sp, #4]
 8002474:	1d7b      	adds	r3, r7, #5
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	2301      	movs	r3, #1
 800247a:	4803      	ldr	r0, [pc, #12]	; (8002488 <TS_IO_Write+0x30>)
 800247c:	f7ff ffa5 	bl	80023ca <I2Cx_WriteMultiple>
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	200002d4 	.word	0x200002d4

0800248c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af02      	add	r7, sp, #8
 8002492:	4603      	mov	r3, r0
 8002494:	460a      	mov	r2, r1
 8002496:	71fb      	strb	r3, [r7, #7]
 8002498:	4613      	mov	r3, r2
 800249a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800249c:	2300      	movs	r3, #0
 800249e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80024a0:	79bb      	ldrb	r3, [r7, #6]
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	79f9      	ldrb	r1, [r7, #7]
 80024a6:	2301      	movs	r3, #1
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	f107 030f 	add.w	r3, r7, #15
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	2301      	movs	r3, #1
 80024b2:	4804      	ldr	r0, [pc, #16]	; (80024c4 <TS_IO_Read+0x38>)
 80024b4:	f7ff ff5c 	bl	8002370 <I2Cx_ReadMultiple>

  return read_value;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200002d4 	.word	0x200002d4

080024c8 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f002 f807 	bl	80044e4 <HAL_Delay>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80024e4:	4b31      	ldr	r3, [pc, #196]	; (80025ac <BSP_LCD_Init+0xcc>)
 80024e6:	2228      	movs	r2, #40	; 0x28
 80024e8:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80024ea:	4b30      	ldr	r3, [pc, #192]	; (80025ac <BSP_LCD_Init+0xcc>)
 80024ec:	2209      	movs	r2, #9
 80024ee:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80024f0:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <BSP_LCD_Init+0xcc>)
 80024f2:	2235      	movs	r2, #53	; 0x35
 80024f4:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80024f6:	4b2d      	ldr	r3, [pc, #180]	; (80025ac <BSP_LCD_Init+0xcc>)
 80024f8:	220b      	movs	r2, #11
 80024fa:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80024fc:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <BSP_LCD_Init+0xcc>)
 80024fe:	f240 121b 	movw	r2, #283	; 0x11b
 8002502:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002504:	4b29      	ldr	r3, [pc, #164]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002506:	f240 2215 	movw	r2, #533	; 0x215
 800250a:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 800250c:	4b27      	ldr	r3, [pc, #156]	; (80025ac <BSP_LCD_Init+0xcc>)
 800250e:	f240 121d 	movw	r2, #285	; 0x11d
 8002512:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002514:	4b25      	ldr	r3, [pc, #148]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002516:	f240 2235 	movw	r2, #565	; 0x235
 800251a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 800251c:	2100      	movs	r1, #0
 800251e:	4823      	ldr	r0, [pc, #140]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002520:	f000 feac 	bl	800327c <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002524:	4b21      	ldr	r3, [pc, #132]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002526:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800252a:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 800252c:	4b1f      	ldr	r3, [pc, #124]	; (80025ac <BSP_LCD_Init+0xcc>)
 800252e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002532:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002534:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 800253c:	4b1b      	ldr	r3, [pc, #108]	; (80025ac <BSP_LCD_Init+0xcc>)
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002544:	4b19      	ldr	r3, [pc, #100]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800254c:	4b17      	ldr	r3, [pc, #92]	; (80025ac <BSP_LCD_Init+0xcc>)
 800254e:	2200      	movs	r2, #0
 8002550:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002552:	4b16      	ldr	r3, [pc, #88]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <BSP_LCD_Init+0xcc>)
 800255a:	2200      	movs	r2, #0
 800255c:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800255e:	4b13      	ldr	r3, [pc, #76]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002560:	2200      	movs	r2, #0
 8002562:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002564:	4b11      	ldr	r3, [pc, #68]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002566:	4a12      	ldr	r2, [pc, #72]	; (80025b0 <BSP_LCD_Init+0xd0>)
 8002568:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 800256a:	4810      	ldr	r0, [pc, #64]	; (80025ac <BSP_LCD_Init+0xcc>)
 800256c:	f004 fc3e 	bl	8006dec <HAL_LTDC_GetState>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d103      	bne.n	800257e <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002576:	2100      	movs	r1, #0
 8002578:	480c      	ldr	r0, [pc, #48]	; (80025ac <BSP_LCD_Init+0xcc>)
 800257a:	f000 fda5 	bl	80030c8 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800257e:	480b      	ldr	r0, [pc, #44]	; (80025ac <BSP_LCD_Init+0xcc>)
 8002580:	f004 fa64 	bl	8006a4c <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002584:	2201      	movs	r2, #1
 8002586:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800258a:	480a      	ldr	r0, [pc, #40]	; (80025b4 <BSP_LCD_Init+0xd4>)
 800258c:	f003 fc94 	bl	8005eb8 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002590:	2201      	movs	r2, #1
 8002592:	2108      	movs	r1, #8
 8002594:	4808      	ldr	r0, [pc, #32]	; (80025b8 <BSP_LCD_Init+0xd8>)
 8002596:	f003 fc8f 	bl	8005eb8 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800259a:	f000 ff97 	bl	80034cc <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800259e:	4807      	ldr	r0, [pc, #28]	; (80025bc <BSP_LCD_Init+0xdc>)
 80025a0:	f000 f8d8 	bl	8002754 <BSP_LCD_SetFont>
  
  return LCD_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20008bb8 	.word	0x20008bb8
 80025b0:	40016800 	.word	0x40016800
 80025b4:	40022000 	.word	0x40022000
 80025b8:	40022800 	.word	0x40022800
 80025bc:	20000034 	.word	0x20000034

080025c0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <BSP_LCD_GetXSize+0x20>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a06      	ldr	r2, [pc, #24]	; (80025e4 <BSP_LCD_GetXSize+0x24>)
 80025ca:	2134      	movs	r1, #52	; 0x34
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
 80025d0:	4413      	add	r3, r2
 80025d2:	3360      	adds	r3, #96	; 0x60
 80025d4:	681b      	ldr	r3, [r3, #0]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	20000360 	.word	0x20000360
 80025e4:	20008bb8 	.word	0x20008bb8

080025e8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80025ec:	4b06      	ldr	r3, [pc, #24]	; (8002608 <BSP_LCD_GetYSize+0x20>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a06      	ldr	r2, [pc, #24]	; (800260c <BSP_LCD_GetYSize+0x24>)
 80025f2:	2134      	movs	r1, #52	; 0x34
 80025f4:	fb01 f303 	mul.w	r3, r1, r3
 80025f8:	4413      	add	r3, r2
 80025fa:	3364      	adds	r3, #100	; 0x64
 80025fc:	681b      	ldr	r3, [r3, #0]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	20000360 	.word	0x20000360
 800260c:	20008bb8 	.word	0x20008bb8

08002610 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002610:	b580      	push	{r7, lr}
 8002612:	b090      	sub	sp, #64	; 0x40
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002620:	f7ff ffce 	bl	80025c0 <BSP_LCD_GetXSize>
 8002624:	4603      	mov	r3, r0
 8002626:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 800262c:	f7ff ffdc 	bl	80025e8 <BSP_LCD_GetYSize>
 8002630:	4603      	mov	r3, r0
 8002632:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 800263c:	23ff      	movs	r3, #255	; 0xff
 800263e:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002656:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800265a:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800265c:	2307      	movs	r3, #7
 800265e:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002660:	f7ff ffae 	bl	80025c0 <BSP_LCD_GetXSize>
 8002664:	4603      	mov	r3, r0
 8002666:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002668:	f7ff ffbe 	bl	80025e8 <BSP_LCD_GetYSize>
 800266c:	4603      	mov	r3, r0
 800266e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002670:	88fa      	ldrh	r2, [r7, #6]
 8002672:	f107 030c 	add.w	r3, r7, #12
 8002676:	4619      	mov	r1, r3
 8002678:	4812      	ldr	r0, [pc, #72]	; (80026c4 <BSP_LCD_LayerDefaultInit+0xb4>)
 800267a:	f004 fb79 	bl	8006d70 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800267e:	88fa      	ldrh	r2, [r7, #6]
 8002680:	4911      	ldr	r1, [pc, #68]	; (80026c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002682:	4613      	mov	r3, r2
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	4413      	add	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	3304      	adds	r3, #4
 800268e:	f04f 32ff 	mov.w	r2, #4294967295
 8002692:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002694:	88fa      	ldrh	r2, [r7, #6]
 8002696:	490c      	ldr	r1, [pc, #48]	; (80026c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	3308      	adds	r3, #8
 80026a4:	4a09      	ldr	r2, [pc, #36]	; (80026cc <BSP_LCD_LayerDefaultInit+0xbc>)
 80026a6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80026a8:	88fa      	ldrh	r2, [r7, #6]
 80026aa:	4907      	ldr	r1, [pc, #28]	; (80026c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026ac:	4613      	mov	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	4413      	add	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80026ba:	601a      	str	r2, [r3, #0]
}
 80026bc:	bf00      	nop
 80026be:	3740      	adds	r7, #64	; 0x40
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20008bb8 	.word	0x20008bb8
 80026c8:	20000364 	.word	0x20000364
 80026cc:	20000034 	.word	0x20000034

080026d0 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80026d8:	4a04      	ldr	r2, [pc, #16]	; (80026ec <BSP_LCD_SelectLayer+0x1c>)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6013      	str	r3, [r2, #0]
} 
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	20000360 	.word	0x20000360

080026f0 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80026f8:	4b07      	ldr	r3, [pc, #28]	; (8002718 <BSP_LCD_SetTextColor+0x28>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4907      	ldr	r1, [pc, #28]	; (800271c <BSP_LCD_SetTextColor+0x2c>)
 80026fe:	4613      	mov	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4413      	add	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	20000360 	.word	0x20000360
 800271c:	20000364 	.word	0x20000364

08002720 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002728:	4b08      	ldr	r3, [pc, #32]	; (800274c <BSP_LCD_SetBackColor+0x2c>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4908      	ldr	r1, [pc, #32]	; (8002750 <BSP_LCD_SetBackColor+0x30>)
 800272e:	4613      	mov	r3, r2
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4413      	add	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	440b      	add	r3, r1
 8002738:	3304      	adds	r3, #4
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	601a      	str	r2, [r3, #0]
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000360 	.word	0x20000360
 8002750:	20000364 	.word	0x20000364

08002754 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 800275c:	4b08      	ldr	r3, [pc, #32]	; (8002780 <BSP_LCD_SetFont+0x2c>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4908      	ldr	r1, [pc, #32]	; (8002784 <BSP_LCD_SetFont+0x30>)
 8002762:	4613      	mov	r3, r2
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	3308      	adds	r3, #8
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	601a      	str	r2, [r3, #0]
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000360 	.word	0x20000360
 8002784:	20000364 	.word	0x20000364

08002788 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	b085      	sub	sp, #20
 800278c:	af02      	add	r7, sp, #8
 800278e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002790:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <BSP_LCD_Clear+0x48>)
 8002792:	681c      	ldr	r4, [r3, #0]
 8002794:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <BSP_LCD_Clear+0x48>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a0e      	ldr	r2, [pc, #56]	; (80027d4 <BSP_LCD_Clear+0x4c>)
 800279a:	2134      	movs	r1, #52	; 0x34
 800279c:	fb01 f303 	mul.w	r3, r1, r3
 80027a0:	4413      	add	r3, r2
 80027a2:	335c      	adds	r3, #92	; 0x5c
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	461e      	mov	r6, r3
 80027a8:	f7ff ff0a 	bl	80025c0 <BSP_LCD_GetXSize>
 80027ac:	4605      	mov	r5, r0
 80027ae:	f7ff ff1b 	bl	80025e8 <BSP_LCD_GetYSize>
 80027b2:	4602      	mov	r2, r0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	2300      	movs	r3, #0
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	462a      	mov	r2, r5
 80027c0:	4631      	mov	r1, r6
 80027c2:	4620      	mov	r0, r4
 80027c4:	f000 fe36 	bl	8003434 <LL_FillBuffer>
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d0:	20000360 	.word	0x20000360
 80027d4:	20008bb8 	.word	0x20008bb8

080027d8 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80027d8:	b5b0      	push	{r4, r5, r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af02      	add	r7, sp, #8
 80027de:	4603      	mov	r3, r0
 80027e0:	80fb      	strh	r3, [r7, #6]
 80027e2:	460b      	mov	r3, r1
 80027e4:	80bb      	strh	r3, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80027ee:	4b26      	ldr	r3, [pc, #152]	; (8002888 <BSP_LCD_DrawHLine+0xb0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a26      	ldr	r2, [pc, #152]	; (800288c <BSP_LCD_DrawHLine+0xb4>)
 80027f4:	2134      	movs	r1, #52	; 0x34
 80027f6:	fb01 f303 	mul.w	r3, r1, r3
 80027fa:	4413      	add	r3, r2
 80027fc:	3348      	adds	r3, #72	; 0x48
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d114      	bne.n	800282e <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002804:	4b20      	ldr	r3, [pc, #128]	; (8002888 <BSP_LCD_DrawHLine+0xb0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a20      	ldr	r2, [pc, #128]	; (800288c <BSP_LCD_DrawHLine+0xb4>)
 800280a:	2134      	movs	r1, #52	; 0x34
 800280c:	fb01 f303 	mul.w	r3, r1, r3
 8002810:	4413      	add	r3, r2
 8002812:	335c      	adds	r3, #92	; 0x5c
 8002814:	681c      	ldr	r4, [r3, #0]
 8002816:	f7ff fed3 	bl	80025c0 <BSP_LCD_GetXSize>
 800281a:	4602      	mov	r2, r0
 800281c:	88bb      	ldrh	r3, [r7, #4]
 800281e:	fb03 f202 	mul.w	r2, r3, r2
 8002822:	88fb      	ldrh	r3, [r7, #6]
 8002824:	4413      	add	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4423      	add	r3, r4
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	e013      	b.n	8002856 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800282e:	4b16      	ldr	r3, [pc, #88]	; (8002888 <BSP_LCD_DrawHLine+0xb0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a16      	ldr	r2, [pc, #88]	; (800288c <BSP_LCD_DrawHLine+0xb4>)
 8002834:	2134      	movs	r1, #52	; 0x34
 8002836:	fb01 f303 	mul.w	r3, r1, r3
 800283a:	4413      	add	r3, r2
 800283c:	335c      	adds	r3, #92	; 0x5c
 800283e:	681c      	ldr	r4, [r3, #0]
 8002840:	f7ff febe 	bl	80025c0 <BSP_LCD_GetXSize>
 8002844:	4602      	mov	r2, r0
 8002846:	88bb      	ldrh	r3, [r7, #4]
 8002848:	fb03 f202 	mul.w	r2, r3, r2
 800284c:	88fb      	ldrh	r3, [r7, #6]
 800284e:	4413      	add	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4423      	add	r3, r4
 8002854:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002856:	4b0c      	ldr	r3, [pc, #48]	; (8002888 <BSP_LCD_DrawHLine+0xb0>)
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	68f9      	ldr	r1, [r7, #12]
 800285c:	887c      	ldrh	r4, [r7, #2]
 800285e:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <BSP_LCD_DrawHLine+0xb0>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4d0b      	ldr	r5, [pc, #44]	; (8002890 <BSP_LCD_DrawHLine+0xb8>)
 8002864:	4613      	mov	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	442b      	add	r3, r5
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	2300      	movs	r3, #0
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2301      	movs	r3, #1
 8002878:	4622      	mov	r2, r4
 800287a:	f000 fddb 	bl	8003434 <LL_FillBuffer>
}
 800287e:	bf00      	nop
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bdb0      	pop	{r4, r5, r7, pc}
 8002886:	bf00      	nop
 8002888:	20000360 	.word	0x20000360
 800288c:	20008bb8 	.word	0x20008bb8
 8002890:	20000364 	.word	0x20000364

08002894 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b08b      	sub	sp, #44	; 0x2c
 8002898:	af00      	add	r7, sp, #0
 800289a:	4604      	mov	r4, r0
 800289c:	4608      	mov	r0, r1
 800289e:	4611      	mov	r1, r2
 80028a0:	461a      	mov	r2, r3
 80028a2:	4623      	mov	r3, r4
 80028a4:	80fb      	strh	r3, [r7, #6]
 80028a6:	4603      	mov	r3, r0
 80028a8:	80bb      	strh	r3, [r7, #4]
 80028aa:	460b      	mov	r3, r1
 80028ac:	807b      	strh	r3, [r7, #2]
 80028ae:	4613      	mov	r3, r2
 80028b0:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80028b2:	2300      	movs	r3, #0
 80028b4:	823b      	strh	r3, [r7, #16]
 80028b6:	2300      	movs	r3, #0
 80028b8:	81fb      	strh	r3, [r7, #14]
 80028ba:	2300      	movs	r3, #0
 80028bc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80028be:	2300      	movs	r3, #0
 80028c0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80028c2:	2300      	movs	r3, #0
 80028c4:	847b      	strh	r3, [r7, #34]	; 0x22
 80028c6:	2300      	movs	r3, #0
 80028c8:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 80028ca:	2300      	movs	r3, #0
 80028cc:	83fb      	strh	r3, [r7, #30]
 80028ce:	2300      	movs	r3, #0
 80028d0:	83bb      	strh	r3, [r7, #28]
 80028d2:	2300      	movs	r3, #0
 80028d4:	837b      	strh	r3, [r7, #26]
 80028d6:	2300      	movs	r3, #0
 80028d8:	833b      	strh	r3, [r7, #24]
 80028da:	2300      	movs	r3, #0
 80028dc:	82fb      	strh	r3, [r7, #22]
 80028de:	2300      	movs	r3, #0
 80028e0:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 80028e6:	887a      	ldrh	r2, [r7, #2]
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	bfb8      	it	lt
 80028f0:	425b      	neglt	r3, r3
 80028f2:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 80028f4:	883a      	ldrh	r2, [r7, #0]
 80028f6:	88bb      	ldrh	r3, [r7, #4]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bfb8      	it	lt
 80028fe:	425b      	neglt	r3, r3
 8002900:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8002906:	88bb      	ldrh	r3, [r7, #4]
 8002908:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 800290a:	887a      	ldrh	r2, [r7, #2]
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	429a      	cmp	r2, r3
 8002910:	d304      	bcc.n	800291c <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002912:	2301      	movs	r3, #1
 8002914:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002916:	2301      	movs	r3, #1
 8002918:	843b      	strh	r3, [r7, #32]
 800291a:	e005      	b.n	8002928 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 800291c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002920:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002922:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002926:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8002928:	883a      	ldrh	r2, [r7, #0]
 800292a:	88bb      	ldrh	r3, [r7, #4]
 800292c:	429a      	cmp	r2, r3
 800292e:	d304      	bcc.n	800293a <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002930:	2301      	movs	r3, #1
 8002932:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002934:	2301      	movs	r3, #1
 8002936:	83bb      	strh	r3, [r7, #28]
 8002938:	e005      	b.n	8002946 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 800293a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800293e:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002940:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002944:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002946:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800294a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800294e:	429a      	cmp	r2, r3
 8002950:	db11      	blt.n	8002976 <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002952:	2300      	movs	r3, #0
 8002954:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002956:	2300      	movs	r3, #0
 8002958:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 800295a:	8a3b      	ldrh	r3, [r7, #16]
 800295c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 800295e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002962:	2b00      	cmp	r3, #0
 8002964:	da00      	bge.n	8002968 <BSP_LCD_DrawLine+0xd4>
 8002966:	3301      	adds	r3, #1
 8002968:	105b      	asrs	r3, r3, #1
 800296a:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 800296c:	89fb      	ldrh	r3, [r7, #14]
 800296e:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8002970:	8a3b      	ldrh	r3, [r7, #16]
 8002972:	82bb      	strh	r3, [r7, #20]
 8002974:	e010      	b.n	8002998 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002976:	2300      	movs	r3, #0
 8002978:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 800297a:	2300      	movs	r3, #0
 800297c:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 800297e:	89fb      	ldrh	r3, [r7, #14]
 8002980:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002982:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002986:	2b00      	cmp	r3, #0
 8002988:	da00      	bge.n	800298c <BSP_LCD_DrawLine+0xf8>
 800298a:	3301      	adds	r3, #1
 800298c:	105b      	asrs	r3, r3, #1
 800298e:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8002990:	8a3b      	ldrh	r3, [r7, #16]
 8002992:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 8002994:	89fb      	ldrh	r3, [r7, #14]
 8002996:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8002998:	2300      	movs	r3, #0
 800299a:	827b      	strh	r3, [r7, #18]
 800299c:	e037      	b.n	8002a0e <BSP_LCD_DrawLine+0x17a>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 800299e:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80029a0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <BSP_LCD_DrawLine+0x190>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4c20      	ldr	r4, [pc, #128]	; (8002a28 <BSP_LCD_DrawLine+0x194>)
 80029a8:	4613      	mov	r3, r2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4423      	add	r3, r4
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	f000 f923 	bl	8002c00 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 80029ba:	8b3a      	ldrh	r2, [r7, #24]
 80029bc:	8afb      	ldrh	r3, [r7, #22]
 80029be:	4413      	add	r3, r2
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 80029c4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80029c8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	db0e      	blt.n	80029ee <BSP_LCD_DrawLine+0x15a>
    {
      num -= den;                             /* Calculate the new numerator value */
 80029d0:	8b3a      	ldrh	r2, [r7, #24]
 80029d2:	8b7b      	ldrh	r3, [r7, #26]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 80029da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80029dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029de:	4413      	add	r3, r2
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 80029e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80029e6:	8bfb      	ldrh	r3, [r7, #30]
 80029e8:	4413      	add	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 80029ee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80029f0:	8c3b      	ldrh	r3, [r7, #32]
 80029f2:	4413      	add	r3, r2
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 80029f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80029fa:	8bbb      	ldrh	r3, [r7, #28]
 80029fc:	4413      	add	r3, r2
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8002a02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	3301      	adds	r3, #1
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	827b      	strh	r3, [r7, #18]
 8002a0e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002a12:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	ddc1      	ble.n	800299e <BSP_LCD_DrawLine+0x10a>
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	bf00      	nop
 8002a1e:	372c      	adds	r7, #44	; 0x2c
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd90      	pop	{r4, r7, pc}
 8002a24:	20000360 	.word	0x20000360
 8002a28:	20000364 	.word	0x20000364

08002a2c <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002a2c:	b590      	push	{r4, r7, lr}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	80fb      	strh	r3, [r7, #6]
 8002a36:	460b      	mov	r3, r1
 8002a38:	80bb      	strh	r3, [r7, #4]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002a3e:	887b      	ldrh	r3, [r7, #2]
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	f1c3 0303 	rsb	r3, r3, #3
 8002a46:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002a4c:	887b      	ldrh	r3, [r7, #2]
 8002a4e:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8002a50:	e0c7      	b.n	8002be2 <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	88fb      	ldrh	r3, [r7, #6]
 8002a58:	4413      	add	r3, r2
 8002a5a:	b298      	uxth	r0, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	88ba      	ldrh	r2, [r7, #4]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	b299      	uxth	r1, r3
 8002a66:	4b64      	ldr	r3, [pc, #400]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	4c64      	ldr	r4, [pc, #400]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	4413      	add	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4423      	add	r3, r4
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	f000 f8c1 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	88fa      	ldrh	r2, [r7, #6]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	b298      	uxth	r0, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	88ba      	ldrh	r2, [r7, #4]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	b299      	uxth	r1, r3
 8002a92:	4b59      	ldr	r3, [pc, #356]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4c59      	ldr	r4, [pc, #356]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002a98:	4613      	mov	r3, r2
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	4413      	add	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4423      	add	r3, r4
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f000 f8ab 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	88fb      	ldrh	r3, [r7, #6]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	b298      	uxth	r0, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	88ba      	ldrh	r2, [r7, #4]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	b299      	uxth	r1, r3
 8002abe:	4b4e      	ldr	r3, [pc, #312]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4c4e      	ldr	r4, [pc, #312]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4423      	add	r3, r4
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	f000 f895 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	b298      	uxth	r0, r3
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	88ba      	ldrh	r2, [r7, #4]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	b299      	uxth	r1, r3
 8002aea:	4b43      	ldr	r3, [pc, #268]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	4c43      	ldr	r4, [pc, #268]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4423      	add	r3, r4
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	f000 f87f 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	4413      	add	r3, r2
 8002b0a:	b298      	uxth	r0, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	88bb      	ldrh	r3, [r7, #4]
 8002b12:	4413      	add	r3, r2
 8002b14:	b299      	uxth	r1, r3
 8002b16:	4b38      	ldr	r3, [pc, #224]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	4c38      	ldr	r4, [pc, #224]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4413      	add	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4423      	add	r3, r4
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f000 f869 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	b298      	uxth	r0, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	88bb      	ldrh	r3, [r7, #4]
 8002b3e:	4413      	add	r3, r2
 8002b40:	b299      	uxth	r1, r3
 8002b42:	4b2d      	ldr	r3, [pc, #180]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	4c2d      	ldr	r4, [pc, #180]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4423      	add	r3, r4
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	f000 f853 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	4413      	add	r3, r2
 8002b62:	b298      	uxth	r0, r3
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	88bb      	ldrh	r3, [r7, #4]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	b299      	uxth	r1, r3
 8002b6e:	4b22      	ldr	r3, [pc, #136]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	4c22      	ldr	r4, [pc, #136]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002b74:	4613      	mov	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4423      	add	r3, r4
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	f000 f83d 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	88fa      	ldrh	r2, [r7, #6]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	b298      	uxth	r0, r3
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	b29a      	uxth	r2, r3
 8002b94:	88bb      	ldrh	r3, [r7, #4]
 8002b96:	4413      	add	r3, r2
 8002b98:	b299      	uxth	r1, r3
 8002b9a:	4b17      	ldr	r3, [pc, #92]	; (8002bf8 <BSP_LCD_DrawCircle+0x1cc>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4c17      	ldr	r4, [pc, #92]	; (8002bfc <BSP_LCD_DrawCircle+0x1d0>)
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	4413      	add	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4423      	add	r3, r4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	f000 f827 	bl	8002c00 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	da06      	bge.n	8002bc6 <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	009a      	lsls	r2, r3, #2
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3306      	adds	r3, #6
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	e00a      	b.n	8002bdc <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	009a      	lsls	r2, r3, #2
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	330a      	adds	r3, #10
 8002bd4:	617b      	str	r3, [r7, #20]
      current_y--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	3301      	adds	r3, #1
 8002be0:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	f67f af33 	bls.w	8002a52 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	371c      	adds	r7, #28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd90      	pop	{r4, r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20000360 	.word	0x20000360
 8002bfc:	20000364 	.word	0x20000364

08002c00 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	603a      	str	r2, [r7, #0]
 8002c0a:	80fb      	strh	r3, [r7, #6]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002c10:	4b1d      	ldr	r3, [pc, #116]	; (8002c88 <BSP_LCD_DrawPixel+0x88>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a1d      	ldr	r2, [pc, #116]	; (8002c8c <BSP_LCD_DrawPixel+0x8c>)
 8002c16:	2134      	movs	r1, #52	; 0x34
 8002c18:	fb01 f303 	mul.w	r3, r1, r3
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3348      	adds	r3, #72	; 0x48
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d116      	bne.n	8002c54 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002c26:	4b18      	ldr	r3, [pc, #96]	; (8002c88 <BSP_LCD_DrawPixel+0x88>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a18      	ldr	r2, [pc, #96]	; (8002c8c <BSP_LCD_DrawPixel+0x8c>)
 8002c2c:	2134      	movs	r1, #52	; 0x34
 8002c2e:	fb01 f303 	mul.w	r3, r1, r3
 8002c32:	4413      	add	r3, r2
 8002c34:	335c      	adds	r3, #92	; 0x5c
 8002c36:	681c      	ldr	r4, [r3, #0]
 8002c38:	88bd      	ldrh	r5, [r7, #4]
 8002c3a:	f7ff fcc1 	bl	80025c0 <BSP_LCD_GetXSize>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	fb03 f205 	mul.w	r2, r3, r5
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	4413      	add	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4423      	add	r3, r4
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	b292      	uxth	r2, r2
 8002c50:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002c52:	e015      	b.n	8002c80 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <BSP_LCD_DrawPixel+0x88>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a0c      	ldr	r2, [pc, #48]	; (8002c8c <BSP_LCD_DrawPixel+0x8c>)
 8002c5a:	2134      	movs	r1, #52	; 0x34
 8002c5c:	fb01 f303 	mul.w	r3, r1, r3
 8002c60:	4413      	add	r3, r2
 8002c62:	335c      	adds	r3, #92	; 0x5c
 8002c64:	681c      	ldr	r4, [r3, #0]
 8002c66:	88bd      	ldrh	r5, [r7, #4]
 8002c68:	f7ff fcaa 	bl	80025c0 <BSP_LCD_GetXSize>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	fb03 f205 	mul.w	r2, r3, r5
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	4413      	add	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4423      	add	r3, r4
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	6013      	str	r3, [r2, #0]
}
 8002c80:	bf00      	nop
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bdb0      	pop	{r4, r5, r7, pc}
 8002c88:	20000360 	.word	0x20000360
 8002c8c:	20008bb8 	.word	0x20008bb8

08002c90 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af02      	add	r7, sp, #8
 8002c98:	4604      	mov	r4, r0
 8002c9a:	4608      	mov	r0, r1
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	4623      	mov	r3, r4
 8002ca2:	80fb      	strh	r3, [r7, #6]
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	80bb      	strh	r3, [r7, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	807b      	strh	r3, [r7, #2]
 8002cac:	4613      	mov	r3, r2
 8002cae:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002cb4:	4b30      	ldr	r3, [pc, #192]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4930      	ldr	r1, [pc, #192]	; (8002d7c <BSP_LCD_FillRect+0xec>)
 8002cba:	4613      	mov	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff fd12 	bl	80026f0 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002ccc:	4b2a      	ldr	r3, [pc, #168]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a2b      	ldr	r2, [pc, #172]	; (8002d80 <BSP_LCD_FillRect+0xf0>)
 8002cd2:	2134      	movs	r1, #52	; 0x34
 8002cd4:	fb01 f303 	mul.w	r3, r1, r3
 8002cd8:	4413      	add	r3, r2
 8002cda:	3348      	adds	r3, #72	; 0x48
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d114      	bne.n	8002d0c <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ce2:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a26      	ldr	r2, [pc, #152]	; (8002d80 <BSP_LCD_FillRect+0xf0>)
 8002ce8:	2134      	movs	r1, #52	; 0x34
 8002cea:	fb01 f303 	mul.w	r3, r1, r3
 8002cee:	4413      	add	r3, r2
 8002cf0:	335c      	adds	r3, #92	; 0x5c
 8002cf2:	681c      	ldr	r4, [r3, #0]
 8002cf4:	f7ff fc64 	bl	80025c0 <BSP_LCD_GetXSize>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	88bb      	ldrh	r3, [r7, #4]
 8002cfc:	fb03 f202 	mul.w	r2, r3, r2
 8002d00:	88fb      	ldrh	r3, [r7, #6]
 8002d02:	4413      	add	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4423      	add	r3, r4
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	e013      	b.n	8002d34 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002d0c:	4b1a      	ldr	r3, [pc, #104]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a1b      	ldr	r2, [pc, #108]	; (8002d80 <BSP_LCD_FillRect+0xf0>)
 8002d12:	2134      	movs	r1, #52	; 0x34
 8002d14:	fb01 f303 	mul.w	r3, r1, r3
 8002d18:	4413      	add	r3, r2
 8002d1a:	335c      	adds	r3, #92	; 0x5c
 8002d1c:	681c      	ldr	r4, [r3, #0]
 8002d1e:	f7ff fc4f 	bl	80025c0 <BSP_LCD_GetXSize>
 8002d22:	4602      	mov	r2, r0
 8002d24:	88bb      	ldrh	r3, [r7, #4]
 8002d26:	fb03 f202 	mul.w	r2, r3, r2
 8002d2a:	88fb      	ldrh	r3, [r7, #6]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4423      	add	r3, r4
 8002d32:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002d34:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002d36:	681c      	ldr	r4, [r3, #0]
 8002d38:	68fd      	ldr	r5, [r7, #12]
 8002d3a:	887e      	ldrh	r6, [r7, #2]
 8002d3c:	f8b7 8000 	ldrh.w	r8, [r7]
 8002d40:	f7ff fc3e 	bl	80025c0 <BSP_LCD_GetXSize>
 8002d44:	4602      	mov	r2, r0
 8002d46:	887b      	ldrh	r3, [r7, #2]
 8002d48:	1ad1      	subs	r1, r2, r3
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <BSP_LCD_FillRect+0xe8>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	480b      	ldr	r0, [pc, #44]	; (8002d7c <BSP_LCD_FillRect+0xec>)
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4403      	add	r3, r0
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	9301      	str	r3, [sp, #4]
 8002d5e:	9100      	str	r1, [sp, #0]
 8002d60:	4643      	mov	r3, r8
 8002d62:	4632      	mov	r2, r6
 8002d64:	4629      	mov	r1, r5
 8002d66:	4620      	mov	r0, r4
 8002d68:	f000 fb64 	bl	8003434 <LL_FillBuffer>
}
 8002d6c:	bf00      	nop
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d76:	bf00      	nop
 8002d78:	20000360 	.word	0x20000360
 8002d7c:	20000364 	.word	0x20000364
 8002d80:	20008bb8 	.word	0x20008bb8

08002d84 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	80fb      	strh	r3, [r7, #6]
 8002d8e:	460b      	mov	r3, r1
 8002d90:	80bb      	strh	r3, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002d96:	887b      	ldrh	r3, [r7, #2]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	f1c3 0303 	rsb	r3, r3, #3
 8002d9e:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8002da0:	2300      	movs	r3, #0
 8002da2:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002da4:	887b      	ldrh	r3, [r7, #2]
 8002da6:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002da8:	4b44      	ldr	r3, [pc, #272]	; (8002ebc <BSP_LCD_FillCircle+0x138>)
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	4944      	ldr	r1, [pc, #272]	; (8002ec0 <BSP_LCD_FillCircle+0x13c>)
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fc98 	bl	80026f0 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8002dc0:	e061      	b.n	8002e86 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d021      	beq.n	8002e0c <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	88fa      	ldrh	r2, [r7, #6]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	b298      	uxth	r0, r3
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	88bb      	ldrh	r3, [r7, #4]
 8002dd8:	4413      	add	r3, r2
 8002dda:	b299      	uxth	r1, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	461a      	mov	r2, r3
 8002de6:	f7ff fcf7 	bl	80027d8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	88fa      	ldrh	r2, [r7, #6]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	b298      	uxth	r0, r3
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	88ba      	ldrh	r2, [r7, #4]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	b299      	uxth	r1, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	f7ff fce6 	bl	80027d8 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d021      	beq.n	8002e56 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	b298      	uxth	r0, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	88ba      	ldrh	r2, [r7, #4]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	b299      	uxth	r1, r3
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	461a      	mov	r2, r3
 8002e30:	f7ff fcd2 	bl	80027d8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	88fa      	ldrh	r2, [r7, #6]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	b298      	uxth	r0, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	88bb      	ldrh	r3, [r7, #4]
 8002e44:	4413      	add	r3, r2
 8002e46:	b299      	uxth	r1, r3
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	f7ff fcc1 	bl	80027d8 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	da06      	bge.n	8002e6a <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	009a      	lsls	r2, r3, #2
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	4413      	add	r3, r2
 8002e64:	3306      	adds	r3, #6
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	e00a      	b.n	8002e80 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	009a      	lsls	r2, r3, #2
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	4413      	add	r3, r2
 8002e76:	330a      	adds	r3, #10
 8002e78:	617b      	str	r3, [r7, #20]
      current_y--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	3301      	adds	r3, #1
 8002e84:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d999      	bls.n	8002dc2 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002e8e:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <BSP_LCD_FillCircle+0x138>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	490b      	ldr	r1, [pc, #44]	; (8002ec0 <BSP_LCD_FillCircle+0x13c>)
 8002e94:	4613      	mov	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	4413      	add	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff fc25 	bl	80026f0 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8002ea6:	887a      	ldrh	r2, [r7, #2]
 8002ea8:	88b9      	ldrh	r1, [r7, #4]
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fdbd 	bl	8002a2c <BSP_LCD_DrawCircle>
}
 8002eb2:	bf00      	nop
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000360 	.word	0x20000360
 8002ec0:	20000364 	.word	0x20000364

08002ec4 <BSP_LCD_FillPolygon>:
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  * @retval None
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8002ec4:	b5b0      	push	{r4, r5, r7, lr}
 8002ec6:	b08c      	sub	sp, #48	; 0x30
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	807b      	strh	r3, [r7, #2]
  int16_t X = 0, Y = 0, X2 = 0, Y2 = 0, X_center = 0, Y_center = 0, X_first = 0, Y_first = 0, pixelX = 0, pixelY = 0, counter = 0;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	833b      	strh	r3, [r7, #24]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	82fb      	strh	r3, [r7, #22]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002edc:	2300      	movs	r3, #0
 8002ede:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	82bb      	strh	r3, [r7, #20]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	827b      	strh	r3, [r7, #18]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	823b      	strh	r3, [r7, #16]
 8002eec:	2300      	movs	r3, #0
 8002eee:	81fb      	strh	r3, [r7, #14]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	81bb      	strh	r3, [r7, #12]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	817b      	strh	r3, [r7, #10]
 8002ef8:	2300      	movs	r3, #0
 8002efa:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  image_left = 0, image_right = 0, image_top = 0, image_bottom = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	843b      	strh	r3, [r7, #32]
 8002f00:	2300      	movs	r3, #0
 8002f02:	83fb      	strh	r3, [r7, #30]
 8002f04:	2300      	movs	r3, #0
 8002f06:	83bb      	strh	r3, [r7, #28]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	837b      	strh	r3, [r7, #26]
  
  image_left = image_right = Points->X;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f12:	83fb      	strh	r3, [r7, #30]
 8002f14:	8bfb      	ldrh	r3, [r7, #30]
 8002f16:	843b      	strh	r3, [r7, #32]
  image_top= image_bottom = Points->Y;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002f1e:	837b      	strh	r3, [r7, #26]
 8002f20:	8b7b      	ldrh	r3, [r7, #26]
 8002f22:	83bb      	strh	r3, [r7, #28]
  
  for(counter = 1; counter < PointCount; counter++)
 8002f24:	2301      	movs	r3, #1
 8002f26:	847b      	strh	r3, [r7, #34]	; 0x22
 8002f28:	e02f      	b.n	8002f8a <BSP_LCD_FillPolygon+0xc6>
  {
    pixelX = POLY_X(counter);
 8002f2a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	4413      	add	r3, r2
 8002f34:	881b      	ldrh	r3, [r3, #0]
 8002f36:	81bb      	strh	r3, [r7, #12]
    if(pixelX < image_left)
 8002f38:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002f3c:	8c3b      	ldrh	r3, [r7, #32]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	da01      	bge.n	8002f46 <BSP_LCD_FillPolygon+0x82>
    {
      image_left = pixelX;
 8002f42:	89bb      	ldrh	r3, [r7, #12]
 8002f44:	843b      	strh	r3, [r7, #32]
    }
    if(pixelX > image_right)
 8002f46:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002f4a:	8bfb      	ldrh	r3, [r7, #30]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	dd01      	ble.n	8002f54 <BSP_LCD_FillPolygon+0x90>
    {
      image_right = pixelX;
 8002f50:	89bb      	ldrh	r3, [r7, #12]
 8002f52:	83fb      	strh	r3, [r7, #30]
    }
    
    pixelY = POLY_Y(counter);
 8002f54:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	885b      	ldrh	r3, [r3, #2]
 8002f60:	817b      	strh	r3, [r7, #10]
    if(pixelY < image_top)
 8002f62:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002f66:	8bbb      	ldrh	r3, [r7, #28]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	da01      	bge.n	8002f70 <BSP_LCD_FillPolygon+0xac>
    { 
      image_top = pixelY;
 8002f6c:	897b      	ldrh	r3, [r7, #10]
 8002f6e:	83bb      	strh	r3, [r7, #28]
    }
    if(pixelY > image_bottom)
 8002f70:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002f74:	8b7b      	ldrh	r3, [r7, #26]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	dd01      	ble.n	8002f7e <BSP_LCD_FillPolygon+0xba>
    {
      image_bottom = pixelY;
 8002f7a:	897b      	ldrh	r3, [r7, #10]
 8002f7c:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 8002f7e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	847b      	strh	r3, [r7, #34]	; 0x22
 8002f8a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002f8e:	887b      	ldrh	r3, [r7, #2]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	dbca      	blt.n	8002f2a <BSP_LCD_FillPolygon+0x66>
    }
  }  
  
  if(PointCount < 2)
 8002f94:	887b      	ldrh	r3, [r7, #2]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d974      	bls.n	8003084 <BSP_LCD_FillPolygon+0x1c0>
  {
    return;
  }
  
  X_center = (image_left + image_right)/2;
 8002f9a:	8c3a      	ldrh	r2, [r7, #32]
 8002f9c:	8bfb      	ldrh	r3, [r7, #30]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	da00      	bge.n	8002fa6 <BSP_LCD_FillPolygon+0xe2>
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	105b      	asrs	r3, r3, #1
 8002fa8:	82bb      	strh	r3, [r7, #20]
  Y_center = (image_bottom + image_top)/2;
 8002faa:	8b7a      	ldrh	r2, [r7, #26]
 8002fac:	8bbb      	ldrh	r3, [r7, #28]
 8002fae:	4413      	add	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	da00      	bge.n	8002fb6 <BSP_LCD_FillPolygon+0xf2>
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	105b      	asrs	r3, r3, #1
 8002fb8:	827b      	strh	r3, [r7, #18]
  
  X_first = Points->X;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	881b      	ldrh	r3, [r3, #0]
 8002fbe:	823b      	strh	r3, [r7, #16]
  Y_first = Points->Y;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	885b      	ldrh	r3, [r3, #2]
 8002fc4:	81fb      	strh	r3, [r7, #14]
  
  while(--PointCount)
 8002fc6:	e032      	b.n	800302e <BSP_LCD_FillPolygon+0x16a>
  {
    X = Points->X;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	833b      	strh	r3, [r7, #24]
    Y = Points->Y;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	885b      	ldrh	r3, [r3, #2]
 8002fd2:	82fb      	strh	r3, [r7, #22]
    Points++;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	607b      	str	r3, [r7, #4]
    X2 = Points->X;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	84fb      	strh	r3, [r7, #38]	; 0x26
    Y2 = Points->Y;    
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	885b      	ldrh	r3, [r3, #2]
 8002fe4:	84bb      	strh	r3, [r7, #36]	; 0x24
    
    FillTriangle(X, X2, X_center, Y, Y2, Y_center);
 8002fe6:	8b38      	ldrh	r0, [r7, #24]
 8002fe8:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8002fea:	8abc      	ldrh	r4, [r7, #20]
 8002fec:	8afd      	ldrh	r5, [r7, #22]
 8002fee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ff0:	8a7a      	ldrh	r2, [r7, #18]
 8002ff2:	9201      	str	r2, [sp, #4]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	462b      	mov	r3, r5
 8002ff8:	4622      	mov	r2, r4
 8002ffa:	f000 f95b 	bl	80032b4 <FillTriangle>
    FillTriangle(X, X_center, X2, Y, Y_center, Y2);
 8002ffe:	8b38      	ldrh	r0, [r7, #24]
 8003000:	8ab9      	ldrh	r1, [r7, #20]
 8003002:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8003004:	8afd      	ldrh	r5, [r7, #22]
 8003006:	8a7b      	ldrh	r3, [r7, #18]
 8003008:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800300a:	9201      	str	r2, [sp, #4]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	462b      	mov	r3, r5
 8003010:	4622      	mov	r2, r4
 8003012:	f000 f94f 	bl	80032b4 <FillTriangle>
    FillTriangle(X_center, X2, X, Y_center, Y2, Y);   
 8003016:	8ab8      	ldrh	r0, [r7, #20]
 8003018:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800301a:	8b3c      	ldrh	r4, [r7, #24]
 800301c:	8a7d      	ldrh	r5, [r7, #18]
 800301e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003020:	8afa      	ldrh	r2, [r7, #22]
 8003022:	9201      	str	r2, [sp, #4]
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	462b      	mov	r3, r5
 8003028:	4622      	mov	r2, r4
 800302a:	f000 f943 	bl	80032b4 <FillTriangle>
  while(--PointCount)
 800302e:	887b      	ldrh	r3, [r7, #2]
 8003030:	3b01      	subs	r3, #1
 8003032:	807b      	strh	r3, [r7, #2]
 8003034:	887b      	ldrh	r3, [r7, #2]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1c6      	bne.n	8002fc8 <BSP_LCD_FillPolygon+0x104>
  }
  
  FillTriangle(X_first, X2, X_center, Y_first, Y2, Y_center);
 800303a:	8a38      	ldrh	r0, [r7, #16]
 800303c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800303e:	8abc      	ldrh	r4, [r7, #20]
 8003040:	89fd      	ldrh	r5, [r7, #14]
 8003042:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003044:	8a7a      	ldrh	r2, [r7, #18]
 8003046:	9201      	str	r2, [sp, #4]
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	462b      	mov	r3, r5
 800304c:	4622      	mov	r2, r4
 800304e:	f000 f931 	bl	80032b4 <FillTriangle>
  FillTriangle(X_first, X_center, X2, Y_first, Y_center, Y2);
 8003052:	8a38      	ldrh	r0, [r7, #16]
 8003054:	8ab9      	ldrh	r1, [r7, #20]
 8003056:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8003058:	89fd      	ldrh	r5, [r7, #14]
 800305a:	8a7b      	ldrh	r3, [r7, #18]
 800305c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800305e:	9201      	str	r2, [sp, #4]
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	462b      	mov	r3, r5
 8003064:	4622      	mov	r2, r4
 8003066:	f000 f925 	bl	80032b4 <FillTriangle>
  FillTriangle(X_center, X2, X_first, Y_center, Y2, Y_first);   
 800306a:	8ab8      	ldrh	r0, [r7, #20]
 800306c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800306e:	8a3c      	ldrh	r4, [r7, #16]
 8003070:	8a7d      	ldrh	r5, [r7, #18]
 8003072:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003074:	89fa      	ldrh	r2, [r7, #14]
 8003076:	9201      	str	r2, [sp, #4]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	462b      	mov	r3, r5
 800307c:	4622      	mov	r2, r4
 800307e:	f000 f919 	bl	80032b4 <FillTriangle>
 8003082:	e000      	b.n	8003086 <BSP_LCD_FillPolygon+0x1c2>
    return;
 8003084:	bf00      	nop
}
 8003086:	3728      	adds	r7, #40	; 0x28
 8003088:	46bd      	mov	sp, r7
 800308a:	bdb0      	pop	{r4, r5, r7, pc}

0800308c <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8003090:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <BSP_LCD_DisplayOn+0x30>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699a      	ldr	r2, [r3, #24]
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <BSP_LCD_DisplayOn+0x30>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80030a0:	2201      	movs	r2, #1
 80030a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030a6:	4806      	ldr	r0, [pc, #24]	; (80030c0 <BSP_LCD_DisplayOn+0x34>)
 80030a8:	f002 ff06 	bl	8005eb8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80030ac:	2201      	movs	r2, #1
 80030ae:	2108      	movs	r1, #8
 80030b0:	4804      	ldr	r0, [pc, #16]	; (80030c4 <BSP_LCD_DisplayOn+0x38>)
 80030b2:	f002 ff01 	bl	8005eb8 <HAL_GPIO_WritePin>
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20008bb8 	.word	0x20008bb8
 80030c0:	40022000 	.word	0x40022000
 80030c4:	40022800 	.word	0x40022800

080030c8 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b090      	sub	sp, #64	; 0x40
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80030d2:	4b64      	ldr	r3, [pc, #400]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d6:	4a63      	ldr	r2, [pc, #396]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030dc:	6453      	str	r3, [r2, #68]	; 0x44
 80030de:	4b61      	ldr	r3, [pc, #388]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80030e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80030ea:	4b5e      	ldr	r3, [pc, #376]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	4a5d      	ldr	r2, [pc, #372]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80030f4:	6313      	str	r3, [r2, #48]	; 0x30
 80030f6:	4b5b      	ldr	r3, [pc, #364]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003102:	4b58      	ldr	r3, [pc, #352]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	4a57      	ldr	r2, [pc, #348]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003108:	f043 0310 	orr.w	r3, r3, #16
 800310c:	6313      	str	r3, [r2, #48]	; 0x30
 800310e:	4b55      	ldr	r3, [pc, #340]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f003 0310 	and.w	r3, r3, #16
 8003116:	623b      	str	r3, [r7, #32]
 8003118:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800311a:	4b52      	ldr	r3, [pc, #328]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	4a51      	ldr	r2, [pc, #324]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003124:	6313      	str	r3, [r2, #48]	; 0x30
 8003126:	4b4f      	ldr	r3, [pc, #316]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800312e:	61fb      	str	r3, [r7, #28]
 8003130:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003132:	4b4c      	ldr	r3, [pc, #304]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	4a4b      	ldr	r2, [pc, #300]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800313c:	6313      	str	r3, [r2, #48]	; 0x30
 800313e:	4b49      	ldr	r3, [pc, #292]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003146:	61bb      	str	r3, [r7, #24]
 8003148:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800314a:	4b46      	ldr	r3, [pc, #280]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a45      	ldr	r2, [pc, #276]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003150:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b43      	ldr	r3, [pc, #268]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003162:	4b40      	ldr	r3, [pc, #256]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	4a3f      	ldr	r2, [pc, #252]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003168:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800316c:	6313      	str	r3, [r2, #48]	; 0x30
 800316e:	4b3d      	ldr	r3, [pc, #244]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800317a:	4b3a      	ldr	r3, [pc, #232]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317e:	4a39      	ldr	r2, [pc, #228]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003184:	6313      	str	r3, [r2, #48]	; 0x30
 8003186:	4b37      	ldr	r3, [pc, #220]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003192:	4b34      	ldr	r3, [pc, #208]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	4a33      	ldr	r2, [pc, #204]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 8003198:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800319c:	6313      	str	r3, [r2, #48]	; 0x30
 800319e:	4b31      	ldr	r3, [pc, #196]	; (8003264 <BSP_LCD_MspInit+0x19c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	60bb      	str	r3, [r7, #8]
 80031a8:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80031aa:	2310      	movs	r3, #16
 80031ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80031ae:	2302      	movs	r3, #2
 80031b0:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80031b2:	2300      	movs	r3, #0
 80031b4:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80031b6:	2302      	movs	r3, #2
 80031b8:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80031ba:	230e      	movs	r3, #14
 80031bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80031be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031c2:	4619      	mov	r1, r3
 80031c4:	4828      	ldr	r0, [pc, #160]	; (8003268 <BSP_LCD_MspInit+0x1a0>)
 80031c6:	f002 fba7 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80031ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80031d0:	2302      	movs	r3, #2
 80031d2:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80031d4:	2309      	movs	r3, #9
 80031d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80031d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031dc:	4619      	mov	r1, r3
 80031de:	4823      	ldr	r0, [pc, #140]	; (800326c <BSP_LCD_MspInit+0x1a4>)
 80031e0:	f002 fb9a 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80031e4:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80031e8:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80031ea:	2302      	movs	r3, #2
 80031ec:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80031ee:	230e      	movs	r3, #14
 80031f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80031f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031f6:	4619      	mov	r1, r3
 80031f8:	481d      	ldr	r0, [pc, #116]	; (8003270 <BSP_LCD_MspInit+0x1a8>)
 80031fa:	f002 fb8d 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80031fe:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003204:	2302      	movs	r3, #2
 8003206:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003208:	230e      	movs	r3, #14
 800320a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 800320c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003210:	4619      	mov	r1, r3
 8003212:	4818      	ldr	r0, [pc, #96]	; (8003274 <BSP_LCD_MspInit+0x1ac>)
 8003214:	f002 fb80 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8003218:	23f7      	movs	r3, #247	; 0xf7
 800321a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800321c:	2302      	movs	r3, #2
 800321e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003220:	230e      	movs	r3, #14
 8003222:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003224:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003228:	4619      	mov	r1, r3
 800322a:	4813      	ldr	r0, [pc, #76]	; (8003278 <BSP_LCD_MspInit+0x1b0>)
 800322c:	f002 fb74 	bl	8005918 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003230:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003234:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003236:	2301      	movs	r3, #1
 8003238:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800323a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800323e:	4619      	mov	r1, r3
 8003240:	480b      	ldr	r0, [pc, #44]	; (8003270 <BSP_LCD_MspInit+0x1a8>)
 8003242:	f002 fb69 	bl	8005918 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8003246:	2308      	movs	r3, #8
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800324a:	2301      	movs	r3, #1
 800324c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800324e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003252:	4619      	mov	r1, r3
 8003254:	4808      	ldr	r0, [pc, #32]	; (8003278 <BSP_LCD_MspInit+0x1b0>)
 8003256:	f002 fb5f 	bl	8005918 <HAL_GPIO_Init>
}
 800325a:	bf00      	nop
 800325c:	3740      	adds	r7, #64	; 0x40
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800
 8003268:	40021000 	.word	0x40021000
 800326c:	40021800 	.word	0x40021800
 8003270:	40022000 	.word	0x40022000
 8003274:	40022400 	.word	0x40022400
 8003278:	40022800 	.word	0x40022800

0800327c <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <BSP_LCD_ClockConfig+0x34>)
 8003288:	2208      	movs	r2, #8
 800328a:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 800328c:	4b08      	ldr	r3, [pc, #32]	; (80032b0 <BSP_LCD_ClockConfig+0x34>)
 800328e:	22c0      	movs	r2, #192	; 0xc0
 8003290:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003292:	4b07      	ldr	r3, [pc, #28]	; (80032b0 <BSP_LCD_ClockConfig+0x34>)
 8003294:	2205      	movs	r2, #5
 8003296:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <BSP_LCD_ClockConfig+0x34>)
 800329a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800329e:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80032a0:	4803      	ldr	r0, [pc, #12]	; (80032b0 <BSP_LCD_ClockConfig+0x34>)
 80032a2:	f004 fc57 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	2000037c 	.word	0x2000037c

080032b4 <FillTriangle>:
  * @param  x3: Point 3 X position
  * @param  y3: Point 3 Y position
  * @retval None
  */
static void FillTriangle(uint16_t x1, uint16_t x2, uint16_t x3, uint16_t y1, uint16_t y2, uint16_t y3)
{ 
 80032b4:	b590      	push	{r4, r7, lr}
 80032b6:	b08b      	sub	sp, #44	; 0x2c
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4604      	mov	r4, r0
 80032bc:	4608      	mov	r0, r1
 80032be:	4611      	mov	r1, r2
 80032c0:	461a      	mov	r2, r3
 80032c2:	4623      	mov	r3, r4
 80032c4:	80fb      	strh	r3, [r7, #6]
 80032c6:	4603      	mov	r3, r0
 80032c8:	80bb      	strh	r3, [r7, #4]
 80032ca:	460b      	mov	r3, r1
 80032cc:	807b      	strh	r3, [r7, #2]
 80032ce:	4613      	mov	r3, r2
 80032d0:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80032d2:	2300      	movs	r3, #0
 80032d4:	823b      	strh	r3, [r7, #16]
 80032d6:	2300      	movs	r3, #0
 80032d8:	81fb      	strh	r3, [r7, #14]
 80032da:	2300      	movs	r3, #0
 80032dc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80032de:	2300      	movs	r3, #0
 80032e0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80032e2:	2300      	movs	r3, #0
 80032e4:	847b      	strh	r3, [r7, #34]	; 0x22
 80032e6:	2300      	movs	r3, #0
 80032e8:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0,
 80032ea:	2300      	movs	r3, #0
 80032ec:	83fb      	strh	r3, [r7, #30]
 80032ee:	2300      	movs	r3, #0
 80032f0:	83bb      	strh	r3, [r7, #28]
 80032f2:	2300      	movs	r3, #0
 80032f4:	837b      	strh	r3, [r7, #26]
 80032f6:	2300      	movs	r3, #0
 80032f8:	833b      	strh	r3, [r7, #24]
 80032fa:	2300      	movs	r3, #0
 80032fc:	82fb      	strh	r3, [r7, #22]
 80032fe:	2300      	movs	r3, #0
 8003300:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8003306:	88ba      	ldrh	r2, [r7, #4]
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	bfb8      	it	lt
 8003310:	425b      	neglt	r3, r3
 8003312:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8003314:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003316:	883b      	ldrh	r3, [r7, #0]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	bfb8      	it	lt
 800331e:	425b      	neglt	r3, r3
 8003320:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8003322:	88fb      	ldrh	r3, [r7, #6]
 8003324:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8003326:	883b      	ldrh	r3, [r7, #0]
 8003328:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 800332a:	88ba      	ldrh	r2, [r7, #4]
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	429a      	cmp	r2, r3
 8003330:	d304      	bcc.n	800333c <FillTriangle+0x88>
  {
    xinc1 = 1;
 8003332:	2301      	movs	r3, #1
 8003334:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8003336:	2301      	movs	r3, #1
 8003338:	843b      	strh	r3, [r7, #32]
 800333a:	e005      	b.n	8003348 <FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 800333c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003340:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8003342:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003346:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8003348:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800334a:	883b      	ldrh	r3, [r7, #0]
 800334c:	429a      	cmp	r2, r3
 800334e:	d304      	bcc.n	800335a <FillTriangle+0xa6>
  {
    yinc1 = 1;
 8003350:	2301      	movs	r3, #1
 8003352:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8003354:	2301      	movs	r3, #1
 8003356:	83bb      	strh	r3, [r7, #28]
 8003358:	e005      	b.n	8003366 <FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 800335a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800335e:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003360:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003364:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8003366:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800336a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800336e:	429a      	cmp	r2, r3
 8003370:	db11      	blt.n	8003396 <FillTriangle+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8003372:	2300      	movs	r3, #0
 8003374:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8003376:	2300      	movs	r3, #0
 8003378:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 800337a:	8a3b      	ldrh	r3, [r7, #16]
 800337c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 800337e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003382:	2b00      	cmp	r3, #0
 8003384:	da00      	bge.n	8003388 <FillTriangle+0xd4>
 8003386:	3301      	adds	r3, #1
 8003388:	105b      	asrs	r3, r3, #1
 800338a:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 800338c:	89fb      	ldrh	r3, [r7, #14]
 800338e:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8003390:	8a3b      	ldrh	r3, [r7, #16]
 8003392:	82bb      	strh	r3, [r7, #20]
 8003394:	e010      	b.n	80033b8 <FillTriangle+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003396:	2300      	movs	r3, #0
 8003398:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 800339a:	2300      	movs	r3, #0
 800339c:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 800339e:	89fb      	ldrh	r3, [r7, #14]
 80033a0:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 80033a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	da00      	bge.n	80033ac <FillTriangle+0xf8>
 80033aa:	3301      	adds	r3, #1
 80033ac:	105b      	asrs	r3, r3, #1
 80033ae:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 80033b0:	8a3b      	ldrh	r3, [r7, #16]
 80033b2:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 80033b4:	89fb      	ldrh	r3, [r7, #14]
 80033b6:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 80033b8:	2300      	movs	r3, #0
 80033ba:	827b      	strh	r3, [r7, #18]
 80033bc:	e02f      	b.n	800341e <FillTriangle+0x16a>
  {
    BSP_LCD_DrawLine(x, y, x3, y3);
 80033be:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80033c0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80033c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80033c4:	887a      	ldrh	r2, [r7, #2]
 80033c6:	f7ff fa65 	bl	8002894 <BSP_LCD_DrawLine>
    
    num += num_add;              /* Increase the numerator by the top of the fraction */
 80033ca:	8b3a      	ldrh	r2, [r7, #24]
 80033cc:	8afb      	ldrh	r3, [r7, #22]
 80033ce:	4413      	add	r3, r2
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 80033d4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80033d8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80033dc:	429a      	cmp	r2, r3
 80033de:	db0e      	blt.n	80033fe <FillTriangle+0x14a>
    {
      num -= den;               /* Calculate the new numerator value */
 80033e0:	8b3a      	ldrh	r2, [r7, #24]
 80033e2:	8b7b      	ldrh	r3, [r7, #26]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 80033ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80033ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80033ee:	4413      	add	r3, r2
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 80033f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033f6:	8bfb      	ldrh	r3, [r7, #30]
 80033f8:	4413      	add	r3, r2
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 80033fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003400:	8c3b      	ldrh	r3, [r7, #32]
 8003402:	4413      	add	r3, r2
 8003404:	b29b      	uxth	r3, r3
 8003406:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8003408:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800340a:	8bbb      	ldrh	r3, [r7, #28]
 800340c:	4413      	add	r3, r2
 800340e:	b29b      	uxth	r3, r3
 8003410:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8003412:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003416:	b29b      	uxth	r3, r3
 8003418:	3301      	adds	r3, #1
 800341a:	b29b      	uxth	r3, r3
 800341c:	827b      	strh	r3, [r7, #18]
 800341e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003422:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003426:	429a      	cmp	r2, r3
 8003428:	ddc9      	ble.n	80033be <FillTriangle+0x10a>
  } 
}
 800342a:	bf00      	nop
 800342c:	bf00      	nop
 800342e:	372c      	adds	r7, #44	; 0x2c
 8003430:	46bd      	mov	sp, r7
 8003432:	bd90      	pop	{r4, r7, pc}

08003434 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003442:	4b1e      	ldr	r3, [pc, #120]	; (80034bc <LL_FillBuffer+0x88>)
 8003444:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003448:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800344a:	4b1d      	ldr	r3, [pc, #116]	; (80034c0 <LL_FillBuffer+0x8c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1d      	ldr	r2, [pc, #116]	; (80034c4 <LL_FillBuffer+0x90>)
 8003450:	2134      	movs	r1, #52	; 0x34
 8003452:	fb01 f303 	mul.w	r3, r1, r3
 8003456:	4413      	add	r3, r2
 8003458:	3348      	adds	r3, #72	; 0x48
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d103      	bne.n	8003468 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003460:	4b16      	ldr	r3, [pc, #88]	; (80034bc <LL_FillBuffer+0x88>)
 8003462:	2202      	movs	r2, #2
 8003464:	609a      	str	r2, [r3, #8]
 8003466:	e002      	b.n	800346e <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003468:	4b14      	ldr	r3, [pc, #80]	; (80034bc <LL_FillBuffer+0x88>)
 800346a:	2200      	movs	r2, #0
 800346c:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800346e:	4a13      	ldr	r2, [pc, #76]	; (80034bc <LL_FillBuffer+0x88>)
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003474:	4b11      	ldr	r3, [pc, #68]	; (80034bc <LL_FillBuffer+0x88>)
 8003476:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <LL_FillBuffer+0x94>)
 8003478:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800347a:	4810      	ldr	r0, [pc, #64]	; (80034bc <LL_FillBuffer+0x88>)
 800347c:	f001 ffc0 	bl	8005400 <HAL_DMA2D_Init>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003486:	68f9      	ldr	r1, [r7, #12]
 8003488:	480c      	ldr	r0, [pc, #48]	; (80034bc <LL_FillBuffer+0x88>)
 800348a:	f002 f917 	bl	80056bc <HAL_DMA2D_ConfigLayer>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10e      	bne.n	80034b2 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003494:	68ba      	ldr	r2, [r7, #8]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69f9      	ldr	r1, [r7, #28]
 800349e:	4807      	ldr	r0, [pc, #28]	; (80034bc <LL_FillBuffer+0x88>)
 80034a0:	f001 fff8 	bl	8005494 <HAL_DMA2D_Start>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d103      	bne.n	80034b2 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80034aa:	210a      	movs	r1, #10
 80034ac:	4803      	ldr	r0, [pc, #12]	; (80034bc <LL_FillBuffer+0x88>)
 80034ae:	f002 f81c 	bl	80054ea <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000320 	.word	0x20000320
 80034c0:	20000360 	.word	0x20000360
 80034c4:	20008bb8 	.word	0x20008bb8
 80034c8:	4002b000 	.word	0x4002b000

080034cc <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80034d0:	4b29      	ldr	r3, [pc, #164]	; (8003578 <BSP_SDRAM_Init+0xac>)
 80034d2:	4a2a      	ldr	r2, [pc, #168]	; (800357c <BSP_SDRAM_Init+0xb0>)
 80034d4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80034d6:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034d8:	2202      	movs	r2, #2
 80034da:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80034dc:	4b28      	ldr	r3, [pc, #160]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034de:	2207      	movs	r2, #7
 80034e0:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80034e2:	4b27      	ldr	r3, [pc, #156]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034e4:	2204      	movs	r2, #4
 80034e6:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80034e8:	4b25      	ldr	r3, [pc, #148]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034ea:	2207      	movs	r2, #7
 80034ec:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80034ee:	4b24      	ldr	r3, [pc, #144]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034f0:	2202      	movs	r2, #2
 80034f2:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80034f4:	4b22      	ldr	r3, [pc, #136]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034f6:	2202      	movs	r2, #2
 80034f8:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80034fa:	4b21      	ldr	r3, [pc, #132]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 80034fc:	2202      	movs	r2, #2
 80034fe:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003500:	4b1d      	ldr	r3, [pc, #116]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003502:	2200      	movs	r2, #0
 8003504:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003506:	4b1c      	ldr	r3, [pc, #112]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003508:	2200      	movs	r2, #0
 800350a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800350c:	4b1a      	ldr	r3, [pc, #104]	; (8003578 <BSP_SDRAM_Init+0xac>)
 800350e:	2204      	movs	r2, #4
 8003510:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003512:	4b19      	ldr	r3, [pc, #100]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003514:	2210      	movs	r2, #16
 8003516:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003518:	4b17      	ldr	r3, [pc, #92]	; (8003578 <BSP_SDRAM_Init+0xac>)
 800351a:	2240      	movs	r2, #64	; 0x40
 800351c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800351e:	4b16      	ldr	r3, [pc, #88]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003520:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003524:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003526:	4b14      	ldr	r3, [pc, #80]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003528:	2200      	movs	r2, #0
 800352a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800352c:	4b12      	ldr	r3, [pc, #72]	; (8003578 <BSP_SDRAM_Init+0xac>)
 800352e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003532:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003534:	4b10      	ldr	r3, [pc, #64]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003536:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800353a:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800353c:	4b0e      	ldr	r3, [pc, #56]	; (8003578 <BSP_SDRAM_Init+0xac>)
 800353e:	2200      	movs	r2, #0
 8003540:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003542:	2100      	movs	r1, #0
 8003544:	480c      	ldr	r0, [pc, #48]	; (8003578 <BSP_SDRAM_Init+0xac>)
 8003546:	f000 f87f 	bl	8003648 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800354a:	490d      	ldr	r1, [pc, #52]	; (8003580 <BSP_SDRAM_Init+0xb4>)
 800354c:	480a      	ldr	r0, [pc, #40]	; (8003578 <BSP_SDRAM_Init+0xac>)
 800354e:	f005 fab1 	bl	8008ab4 <HAL_SDRAM_Init>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003558:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <BSP_SDRAM_Init+0xb8>)
 800355a:	2201      	movs	r2, #1
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	e002      	b.n	8003566 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003560:	4b08      	ldr	r3, [pc, #32]	; (8003584 <BSP_SDRAM_Init+0xb8>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003566:	f240 6003 	movw	r0, #1539	; 0x603
 800356a:	f000 f80d 	bl	8003588 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800356e:	4b05      	ldr	r3, [pc, #20]	; (8003584 <BSP_SDRAM_Init+0xb8>)
 8003570:	781b      	ldrb	r3, [r3, #0]
}
 8003572:	4618      	mov	r0, r3
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20008c60 	.word	0x20008c60
 800357c:	a0000140 	.word	0xa0000140
 8003580:	20000400 	.word	0x20000400
 8003584:	20000044 	.word	0x20000044

08003588 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003594:	4b2a      	ldr	r3, [pc, #168]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003596:	2201      	movs	r2, #1
 8003598:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800359a:	4b29      	ldr	r3, [pc, #164]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800359c:	2210      	movs	r2, #16
 800359e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80035a0:	4b27      	ldr	r3, [pc, #156]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80035a6:	4b26      	ldr	r3, [pc, #152]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80035ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035b0:	4923      	ldr	r1, [pc, #140]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035b2:	4824      	ldr	r0, [pc, #144]	; (8003644 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035b4:	f005 fab2 	bl	8008b1c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80035b8:	2001      	movs	r0, #1
 80035ba:	f000 ff93 	bl	80044e4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80035be:	4b20      	ldr	r3, [pc, #128]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035c0:	2202      	movs	r2, #2
 80035c2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80035c4:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035c6:	2210      	movs	r2, #16
 80035c8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80035ca:	4b1d      	ldr	r3, [pc, #116]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035cc:	2201      	movs	r2, #1
 80035ce:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80035d0:	4b1b      	ldr	r3, [pc, #108]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80035d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035da:	4919      	ldr	r1, [pc, #100]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035dc:	4819      	ldr	r0, [pc, #100]	; (8003644 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035de:	f005 fa9d 	bl	8008b1c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80035e2:	4b17      	ldr	r3, [pc, #92]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035e4:	2203      	movs	r2, #3
 80035e6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80035e8:	4b15      	ldr	r3, [pc, #84]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035ea:	2210      	movs	r2, #16
 80035ec:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035f0:	2208      	movs	r2, #8
 80035f2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80035f4:	4b12      	ldr	r3, [pc, #72]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80035fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035fe:	4910      	ldr	r1, [pc, #64]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003600:	4810      	ldr	r0, [pc, #64]	; (8003644 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003602:	f005 fa8b 	bl	8008b1c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003606:	f44f 7308 	mov.w	r3, #544	; 0x220
 800360a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800360c:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800360e:	2204      	movs	r2, #4
 8003610:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003612:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003614:	2210      	movs	r2, #16
 8003616:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800361a:	2201      	movs	r2, #1
 800361c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4a07      	ldr	r2, [pc, #28]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003622:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003624:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003628:	4905      	ldr	r1, [pc, #20]	; (8003640 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800362a:	4806      	ldr	r0, [pc, #24]	; (8003644 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800362c:	f005 fa76 	bl	8008b1c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4804      	ldr	r0, [pc, #16]	; (8003644 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003634:	f005 fa9d 	bl	8008b72 <HAL_SDRAM_ProgramRefreshRate>
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	2000041c 	.word	0x2000041c
 8003644:	20008c60 	.word	0x20008c60

08003648 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003648:	b580      	push	{r7, lr}
 800364a:	b090      	sub	sp, #64	; 0x40
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003652:	4b70      	ldr	r3, [pc, #448]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003656:	4a6f      	ldr	r2, [pc, #444]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	6393      	str	r3, [r2, #56]	; 0x38
 800365e:	4b6d      	ldr	r3, [pc, #436]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	62bb      	str	r3, [r7, #40]	; 0x28
 8003668:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800366a:	4b6a      	ldr	r3, [pc, #424]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366e:	4a69      	ldr	r2, [pc, #420]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003670:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003674:	6313      	str	r3, [r2, #48]	; 0x30
 8003676:	4b67      	ldr	r3, [pc, #412]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
 8003680:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003682:	4b64      	ldr	r3, [pc, #400]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	4a63      	ldr	r2, [pc, #396]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003688:	f043 0304 	orr.w	r3, r3, #4
 800368c:	6313      	str	r3, [r2, #48]	; 0x30
 800368e:	4b61      	ldr	r3, [pc, #388]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003692:	f003 0304 	and.w	r3, r3, #4
 8003696:	623b      	str	r3, [r7, #32]
 8003698:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800369a:	4b5e      	ldr	r3, [pc, #376]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	4a5d      	ldr	r2, [pc, #372]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036a0:	f043 0308 	orr.w	r3, r3, #8
 80036a4:	6313      	str	r3, [r2, #48]	; 0x30
 80036a6:	4b5b      	ldr	r3, [pc, #364]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	61fb      	str	r3, [r7, #28]
 80036b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80036b2:	4b58      	ldr	r3, [pc, #352]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b6:	4a57      	ldr	r2, [pc, #348]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036b8:	f043 0310 	orr.w	r3, r3, #16
 80036bc:	6313      	str	r3, [r2, #48]	; 0x30
 80036be:	4b55      	ldr	r3, [pc, #340]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	61bb      	str	r3, [r7, #24]
 80036c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036ca:	4b52      	ldr	r3, [pc, #328]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ce:	4a51      	ldr	r2, [pc, #324]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036d0:	f043 0320 	orr.w	r3, r3, #32
 80036d4:	6313      	str	r3, [r2, #48]	; 0x30
 80036d6:	4b4f      	ldr	r3, [pc, #316]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80036e2:	4b4c      	ldr	r3, [pc, #304]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	4a4b      	ldr	r2, [pc, #300]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ec:	6313      	str	r3, [r2, #48]	; 0x30
 80036ee:	4b49      	ldr	r3, [pc, #292]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036fa:	4b46      	ldr	r3, [pc, #280]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 80036fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fe:	4a45      	ldr	r2, [pc, #276]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003704:	6313      	str	r3, [r2, #48]	; 0x30
 8003706:	4b43      	ldr	r3, [pc, #268]	; (8003814 <BSP_SDRAM_MspInit+0x1cc>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003712:	2302      	movs	r3, #2
 8003714:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003716:	2301      	movs	r3, #1
 8003718:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800371a:	2302      	movs	r3, #2
 800371c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800371e:	230c      	movs	r3, #12
 8003720:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003722:	2308      	movs	r3, #8
 8003724:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003726:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800372a:	4619      	mov	r1, r3
 800372c:	483a      	ldr	r0, [pc, #232]	; (8003818 <BSP_SDRAM_MspInit+0x1d0>)
 800372e:	f002 f8f3 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003732:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003738:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800373c:	4619      	mov	r1, r3
 800373e:	4837      	ldr	r0, [pc, #220]	; (800381c <BSP_SDRAM_MspInit+0x1d4>)
 8003740:	f002 f8ea 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003744:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003748:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800374a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800374e:	4619      	mov	r1, r3
 8003750:	4833      	ldr	r0, [pc, #204]	; (8003820 <BSP_SDRAM_MspInit+0x1d8>)
 8003752:	f002 f8e1 	bl	8005918 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003756:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800375a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800375c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003760:	4619      	mov	r1, r3
 8003762:	4830      	ldr	r0, [pc, #192]	; (8003824 <BSP_SDRAM_MspInit+0x1dc>)
 8003764:	f002 f8d8 	bl	8005918 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003768:	f248 1333 	movw	r3, #33075	; 0x8133
 800376c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800376e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003772:	4619      	mov	r1, r3
 8003774:	482c      	ldr	r0, [pc, #176]	; (8003828 <BSP_SDRAM_MspInit+0x1e0>)
 8003776:	f002 f8cf 	bl	8005918 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800377a:	2328      	movs	r3, #40	; 0x28
 800377c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800377e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003782:	4619      	mov	r1, r3
 8003784:	4829      	ldr	r0, [pc, #164]	; (800382c <BSP_SDRAM_MspInit+0x1e4>)
 8003786:	f002 f8c7 	bl	8005918 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800378a:	4b29      	ldr	r3, [pc, #164]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 800378c:	2200      	movs	r2, #0
 800378e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003790:	4b27      	ldr	r3, [pc, #156]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 8003792:	2280      	movs	r2, #128	; 0x80
 8003794:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003796:	4b26      	ldr	r3, [pc, #152]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 8003798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800379c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800379e:	4b24      	ldr	r3, [pc, #144]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037a4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037a6:	4b22      	ldr	r3, [pc, #136]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037ac:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80037ae:	4b20      	ldr	r3, [pc, #128]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037b4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80037b6:	4b1e      	ldr	r3, [pc, #120]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80037bc:	4b1c      	ldr	r3, [pc, #112]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037c2:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80037c4:	4b1a      	ldr	r3, [pc, #104]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80037ca:	4b19      	ldr	r3, [pc, #100]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037cc:	2203      	movs	r2, #3
 80037ce:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80037d0:	4b17      	ldr	r3, [pc, #92]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80037d6:	4b16      	ldr	r3, [pc, #88]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80037dc:	4b14      	ldr	r3, [pc, #80]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037de:	4a15      	ldr	r2, [pc, #84]	; (8003834 <BSP_SDRAM_MspInit+0x1ec>)
 80037e0:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a12      	ldr	r2, [pc, #72]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037e6:	631a      	str	r2, [r3, #48]	; 0x30
 80037e8:	4a11      	ldr	r2, [pc, #68]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80037ee:	4810      	ldr	r0, [pc, #64]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037f0:	f001 fcd4 	bl	800519c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80037f4:	480e      	ldr	r0, [pc, #56]	; (8003830 <BSP_SDRAM_MspInit+0x1e8>)
 80037f6:	f001 fc23 	bl	8005040 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80037fa:	2200      	movs	r2, #0
 80037fc:	210f      	movs	r1, #15
 80037fe:	2038      	movs	r0, #56	; 0x38
 8003800:	f001 fb26 	bl	8004e50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003804:	2038      	movs	r0, #56	; 0x38
 8003806:	f001 fb3f 	bl	8004e88 <HAL_NVIC_EnableIRQ>
}
 800380a:	bf00      	nop
 800380c:	3740      	adds	r7, #64	; 0x40
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40023800 	.word	0x40023800
 8003818:	40020800 	.word	0x40020800
 800381c:	40020c00 	.word	0x40020c00
 8003820:	40021000 	.word	0x40021000
 8003824:	40021400 	.word	0x40021400
 8003828:	40021800 	.word	0x40021800
 800382c:	40021c00 	.word	0x40021c00
 8003830:	2000042c 	.word	0x2000042c
 8003834:	40026410 	.word	0x40026410

08003838 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	460a      	mov	r2, r1
 8003842:	80fb      	strh	r3, [r7, #6]
 8003844:	4613      	mov	r3, r2
 8003846:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003848:	2300      	movs	r3, #0
 800384a:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 800384c:	4a14      	ldr	r2, [pc, #80]	; (80038a0 <BSP_TS_Init+0x68>)
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003852:	4a14      	ldr	r2, [pc, #80]	; (80038a4 <BSP_TS_Init+0x6c>)
 8003854:	88bb      	ldrh	r3, [r7, #4]
 8003856:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <BSP_TS_Init+0x70>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2070      	movs	r0, #112	; 0x70
 800385e:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003860:	4b11      	ldr	r3, [pc, #68]	; (80038a8 <BSP_TS_Init+0x70>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2070      	movs	r0, #112	; 0x70
 8003866:	4798      	blx	r3
 8003868:	4603      	mov	r3, r0
 800386a:	2b51      	cmp	r3, #81	; 0x51
 800386c:	d111      	bne.n	8003892 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 800386e:	4b0f      	ldr	r3, [pc, #60]	; (80038ac <BSP_TS_Init+0x74>)
 8003870:	4a0d      	ldr	r2, [pc, #52]	; (80038a8 <BSP_TS_Init+0x70>)
 8003872:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003874:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <BSP_TS_Init+0x78>)
 8003876:	2270      	movs	r2, #112	; 0x70
 8003878:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800387a:	4b0e      	ldr	r3, [pc, #56]	; (80038b4 <BSP_TS_Init+0x7c>)
 800387c:	2208      	movs	r2, #8
 800387e:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003880:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <BSP_TS_Init+0x74>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	4a0a      	ldr	r2, [pc, #40]	; (80038b0 <BSP_TS_Init+0x78>)
 8003888:	7812      	ldrb	r2, [r2, #0]
 800388a:	b292      	uxth	r2, r2
 800388c:	4610      	mov	r0, r2
 800388e:	4798      	blx	r3
 8003890:	e001      	b.n	8003896 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8003892:	2303      	movs	r3, #3
 8003894:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003896:	7bfb      	ldrb	r3, [r7, #15]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000490 	.word	0x20000490
 80038a4:	20000492 	.word	0x20000492
 80038a8:	20000000 	.word	0x20000000
 80038ac:	2000048c 	.word	0x2000048c
 80038b0:	20000495 	.word	0x20000495
 80038b4:	20000494 	.word	0x20000494

080038b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80038be:	4b11      	ldr	r3, [pc, #68]	; (8003904 <HAL_MspInit+0x4c>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	4a10      	ldr	r2, [pc, #64]	; (8003904 <HAL_MspInit+0x4c>)
 80038c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ca:	4b0e      	ldr	r3, [pc, #56]	; (8003904 <HAL_MspInit+0x4c>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d2:	607b      	str	r3, [r7, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d6:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <HAL_MspInit+0x4c>)
 80038d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038da:	4a0a      	ldr	r2, [pc, #40]	; (8003904 <HAL_MspInit+0x4c>)
 80038dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e0:	6453      	str	r3, [r2, #68]	; 0x44
 80038e2:	4b08      	ldr	r3, [pc, #32]	; (8003904 <HAL_MspInit+0x4c>)
 80038e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ea:	603b      	str	r3, [r7, #0]
 80038ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80038ee:	2200      	movs	r2, #0
 80038f0:	210f      	movs	r1, #15
 80038f2:	f06f 0001 	mvn.w	r0, #1
 80038f6:	f001 faab 	bl	8004e50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038fa:	bf00      	nop
 80038fc:	3708      	adds	r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40023800 	.word	0x40023800

08003908 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08c      	sub	sp, #48	; 0x30
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003910:	f107 031c 	add.w	r3, r7, #28
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	605a      	str	r2, [r3, #4]
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	60da      	str	r2, [r3, #12]
 800391e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a2a      	ldr	r2, [pc, #168]	; (80039d0 <HAL_ADC_MspInit+0xc8>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d124      	bne.n	8003974 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800392a:	4b2a      	ldr	r3, [pc, #168]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	4a29      	ldr	r2, [pc, #164]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003934:	6453      	str	r3, [r2, #68]	; 0x44
 8003936:	4b27      	ldr	r3, [pc, #156]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003942:	4b24      	ldr	r3, [pc, #144]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	4a23      	ldr	r2, [pc, #140]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003948:	f043 0301 	orr.w	r3, r3, #1
 800394c:	6313      	str	r3, [r2, #48]	; 0x30
 800394e:	4b21      	ldr	r3, [pc, #132]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	617b      	str	r3, [r7, #20]
 8003958:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800395a:	2301      	movs	r3, #1
 800395c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800395e:	2303      	movs	r3, #3
 8003960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003962:	2300      	movs	r3, #0
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	f107 031c 	add.w	r3, r7, #28
 800396a:	4619      	mov	r1, r3
 800396c:	481a      	ldr	r0, [pc, #104]	; (80039d8 <HAL_ADC_MspInit+0xd0>)
 800396e:	f001 ffd3 	bl	8005918 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003972:	e029      	b.n	80039c8 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a18      	ldr	r2, [pc, #96]	; (80039dc <HAL_ADC_MspInit+0xd4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d124      	bne.n	80039c8 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	4a14      	ldr	r2, [pc, #80]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003984:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003988:	6453      	str	r3, [r2, #68]	; 0x44
 800398a:	4b12      	ldr	r3, [pc, #72]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 800398c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003992:	613b      	str	r3, [r7, #16]
 8003994:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003996:	4b0f      	ldr	r3, [pc, #60]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	4a0e      	ldr	r2, [pc, #56]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 800399c:	f043 0320 	orr.w	r3, r3, #32
 80039a0:	6313      	str	r3, [r2, #48]	; 0x30
 80039a2:	4b0c      	ldr	r3, [pc, #48]	; (80039d4 <HAL_ADC_MspInit+0xcc>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f003 0320 	and.w	r3, r3, #32
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
 80039ae:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80039b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039b4:	2303      	movs	r3, #3
 80039b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039bc:	f107 031c 	add.w	r3, r7, #28
 80039c0:	4619      	mov	r1, r3
 80039c2:	4807      	ldr	r0, [pc, #28]	; (80039e0 <HAL_ADC_MspInit+0xd8>)
 80039c4:	f001 ffa8 	bl	8005918 <HAL_GPIO_Init>
}
 80039c8:	bf00      	nop
 80039ca:	3730      	adds	r7, #48	; 0x30
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40012000 	.word	0x40012000
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40020000 	.word	0x40020000
 80039dc:	40012200 	.word	0x40012200
 80039e0:	40021400 	.word	0x40021400

080039e4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	; 0x28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ec:	f107 0314 	add.w	r3, r7, #20
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	60da      	str	r2, [r3, #12]
 80039fa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a19      	ldr	r2, [pc, #100]	; (8003a68 <HAL_DAC_MspInit+0x84>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d12b      	bne.n	8003a5e <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003a06:	4b19      	ldr	r3, [pc, #100]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	4a18      	ldr	r2, [pc, #96]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003a10:	6413      	str	r3, [r2, #64]	; 0x40
 8003a12:	4b16      	ldr	r3, [pc, #88]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a1a:	613b      	str	r3, [r7, #16]
 8003a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1e:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	4a12      	ldr	r2, [pc, #72]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6313      	str	r3, [r2, #48]	; 0x30
 8003a2a:	4b10      	ldr	r3, [pc, #64]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a36:	2310      	movs	r3, #16
 8003a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a42:	f107 0314 	add.w	r3, r7, #20
 8003a46:	4619      	mov	r1, r3
 8003a48:	4809      	ldr	r0, [pc, #36]	; (8003a70 <HAL_DAC_MspInit+0x8c>)
 8003a4a:	f001 ff65 	bl	8005918 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2100      	movs	r1, #0
 8003a52:	2036      	movs	r0, #54	; 0x36
 8003a54:	f001 f9fc 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a58:	2036      	movs	r0, #54	; 0x36
 8003a5a:	f001 fa15 	bl	8004e88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003a5e:	bf00      	nop
 8003a60:	3728      	adds	r7, #40	; 0x28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40007400 	.word	0x40007400
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	40020000 	.word	0x40020000

08003a74 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <HAL_DMA2D_MspInit+0x38>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d10b      	bne.n	8003a9e <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003a86:	4b0a      	ldr	r3, [pc, #40]	; (8003ab0 <HAL_DMA2D_MspInit+0x3c>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	4a09      	ldr	r2, [pc, #36]	; (8003ab0 <HAL_DMA2D_MspInit+0x3c>)
 8003a8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a90:	6313      	str	r3, [r2, #48]	; 0x30
 8003a92:	4b07      	ldr	r3, [pc, #28]	; (8003ab0 <HAL_DMA2D_MspInit+0x3c>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003a9e:	bf00      	nop
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	4002b000 	.word	0x4002b000
 8003ab0:	40023800 	.word	0x40023800

08003ab4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b08c      	sub	sp, #48	; 0x30
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003abc:	f107 031c 	add.w	r3, r7, #28
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	60da      	str	r2, [r3, #12]
 8003aca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2f      	ldr	r2, [pc, #188]	; (8003b90 <HAL_I2C_MspInit+0xdc>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d129      	bne.n	8003b2a <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ad6:	4b2f      	ldr	r3, [pc, #188]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	4a2e      	ldr	r2, [pc, #184]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003adc:	f043 0302 	orr.w	r3, r3, #2
 8003ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ae2:	4b2c      	ldr	r3, [pc, #176]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	61bb      	str	r3, [r7, #24]
 8003aec:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8003aee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003af2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003af4:	2312      	movs	r3, #18
 8003af6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003af8:	2301      	movs	r3, #1
 8003afa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003afc:	2300      	movs	r3, #0
 8003afe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b00:	2304      	movs	r3, #4
 8003b02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b04:	f107 031c 	add.w	r3, r7, #28
 8003b08:	4619      	mov	r1, r3
 8003b0a:	4823      	ldr	r0, [pc, #140]	; (8003b98 <HAL_I2C_MspInit+0xe4>)
 8003b0c:	f001 ff04 	bl	8005918 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b10:	4b20      	ldr	r3, [pc, #128]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b14:	4a1f      	ldr	r2, [pc, #124]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b1a:	6413      	str	r3, [r2, #64]	; 0x40
 8003b1c:	4b1d      	ldr	r3, [pc, #116]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003b28:	e02d      	b.n	8003b86 <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a1b      	ldr	r2, [pc, #108]	; (8003b9c <HAL_I2C_MspInit+0xe8>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d128      	bne.n	8003b86 <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b34:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	4a16      	ldr	r2, [pc, #88]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b3e:	6313      	str	r3, [r2, #48]	; 0x30
 8003b40:	4b14      	ldr	r3, [pc, #80]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003b4c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b52:	2312      	movs	r3, #18
 8003b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b56:	2301      	movs	r3, #1
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003b5e:	2304      	movs	r3, #4
 8003b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003b62:	f107 031c 	add.w	r3, r7, #28
 8003b66:	4619      	mov	r1, r3
 8003b68:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <HAL_I2C_MspInit+0xec>)
 8003b6a:	f001 fed5 	bl	8005918 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003b6e:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	4a08      	ldr	r2, [pc, #32]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b78:	6413      	str	r3, [r2, #64]	; 0x40
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <HAL_I2C_MspInit+0xe0>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
}
 8003b86:	bf00      	nop
 8003b88:	3730      	adds	r7, #48	; 0x30
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40005400 	.word	0x40005400
 8003b94:	40023800 	.word	0x40023800
 8003b98:	40020400 	.word	0x40020400
 8003b9c:	40005c00 	.word	0x40005c00
 8003ba0:	40021c00 	.word	0x40021c00

08003ba4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a15      	ldr	r2, [pc, #84]	; (8003c08 <HAL_I2C_MspDeInit+0x64>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d110      	bne.n	8003bd8 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003bb6:	4b15      	ldr	r3, [pc, #84]	; (8003c0c <HAL_I2C_MspDeInit+0x68>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bba:	4a14      	ldr	r2, [pc, #80]	; (8003c0c <HAL_I2C_MspDeInit+0x68>)
 8003bbc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bc0:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8003bc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bc6:	4812      	ldr	r0, [pc, #72]	; (8003c10 <HAL_I2C_MspDeInit+0x6c>)
 8003bc8:	f002 f852 	bl	8005c70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8003bcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003bd0:	480f      	ldr	r0, [pc, #60]	; (8003c10 <HAL_I2C_MspDeInit+0x6c>)
 8003bd2:	f002 f84d 	bl	8005c70 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003bd6:	e013      	b.n	8003c00 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0d      	ldr	r2, [pc, #52]	; (8003c14 <HAL_I2C_MspDeInit+0x70>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d10e      	bne.n	8003c00 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003be2:	4b0a      	ldr	r3, [pc, #40]	; (8003c0c <HAL_I2C_MspDeInit+0x68>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	4a09      	ldr	r2, [pc, #36]	; (8003c0c <HAL_I2C_MspDeInit+0x68>)
 8003be8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003bec:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8003bee:	2180      	movs	r1, #128	; 0x80
 8003bf0:	4809      	ldr	r0, [pc, #36]	; (8003c18 <HAL_I2C_MspDeInit+0x74>)
 8003bf2:	f002 f83d 	bl	8005c70 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8003bf6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bfa:	4807      	ldr	r0, [pc, #28]	; (8003c18 <HAL_I2C_MspDeInit+0x74>)
 8003bfc:	f002 f838 	bl	8005c70 <HAL_GPIO_DeInit>
}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40005400 	.word	0x40005400
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40020400 	.word	0x40020400
 8003c14:	40005c00 	.word	0x40005c00
 8003c18:	40021c00 	.word	0x40021c00

08003c1c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08e      	sub	sp, #56	; 0x38
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	605a      	str	r2, [r3, #4]
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	60da      	str	r2, [r3, #12]
 8003c32:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a55      	ldr	r2, [pc, #340]	; (8003d90 <HAL_LTDC_MspInit+0x174>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	f040 80a3 	bne.w	8003d86 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003c40:	4b54      	ldr	r3, [pc, #336]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c44:	4a53      	ldr	r2, [pc, #332]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c46:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c4a:	6453      	str	r3, [r2, #68]	; 0x44
 8003c4c:	4b51      	ldr	r3, [pc, #324]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c54:	623b      	str	r3, [r7, #32]
 8003c56:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c58:	4b4e      	ldr	r3, [pc, #312]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	4a4d      	ldr	r2, [pc, #308]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c5e:	f043 0310 	orr.w	r3, r3, #16
 8003c62:	6313      	str	r3, [r2, #48]	; 0x30
 8003c64:	4b4b      	ldr	r3, [pc, #300]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c68:	f003 0310 	and.w	r3, r3, #16
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003c70:	4b48      	ldr	r3, [pc, #288]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c74:	4a47      	ldr	r2, [pc, #284]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8003c7c:	4b45      	ldr	r3, [pc, #276]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c84:	61bb      	str	r3, [r7, #24]
 8003c86:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003c88:	4b42      	ldr	r3, [pc, #264]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8c:	4a41      	ldr	r2, [pc, #260]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c92:	6313      	str	r3, [r2, #48]	; 0x30
 8003c94:	4b3f      	ldr	r3, [pc, #252]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ca0:	4b3c      	ldr	r3, [pc, #240]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca4:	4a3b      	ldr	r2, [pc, #236]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003caa:	6313      	str	r3, [r2, #48]	; 0x30
 8003cac:	4b39      	ldr	r3, [pc, #228]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003cb8:	4b36      	ldr	r3, [pc, #216]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	4a35      	ldr	r2, [pc, #212]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc4:	4b33      	ldr	r3, [pc, #204]	; (8003d94 <HAL_LTDC_MspInit+0x178>)
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003ce0:	230e      	movs	r3, #14
 8003ce2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8003ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ce8:	4619      	mov	r1, r3
 8003cea:	482b      	ldr	r0, [pc, #172]	; (8003d98 <HAL_LTDC_MspInit+0x17c>)
 8003cec:	f001 fe14 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003cf0:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003cf4:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003d02:	230e      	movs	r3, #14
 8003d04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8003d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4823      	ldr	r0, [pc, #140]	; (8003d9c <HAL_LTDC_MspInit+0x180>)
 8003d0e:	f001 fe03 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8003d12:	23f7      	movs	r3, #247	; 0xf7
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d16:	2302      	movs	r3, #2
 8003d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003d22:	230e      	movs	r3, #14
 8003d24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	481c      	ldr	r0, [pc, #112]	; (8003da0 <HAL_LTDC_MspInit+0x184>)
 8003d2e:	f001 fdf3 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8003d32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d38:	2302      	movs	r3, #2
 8003d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d40:	2300      	movs	r3, #0
 8003d42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003d44:	2309      	movs	r3, #9
 8003d46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8003d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4815      	ldr	r0, [pc, #84]	; (8003da4 <HAL_LTDC_MspInit+0x188>)
 8003d50:	f001 fde2 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8003d54:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d62:	2300      	movs	r3, #0
 8003d64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003d66:	230e      	movs	r3, #14
 8003d68:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d6e:	4619      	mov	r1, r3
 8003d70:	480d      	ldr	r0, [pc, #52]	; (8003da8 <HAL_LTDC_MspInit+0x18c>)
 8003d72:	f001 fdd1 	bl	8005918 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003d76:	2200      	movs	r2, #0
 8003d78:	2105      	movs	r1, #5
 8003d7a:	2058      	movs	r0, #88	; 0x58
 8003d7c:	f001 f868 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003d80:	2058      	movs	r0, #88	; 0x58
 8003d82:	f001 f881 	bl	8004e88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8003d86:	bf00      	nop
 8003d88:	3738      	adds	r7, #56	; 0x38
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	40016800 	.word	0x40016800
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40022400 	.word	0x40022400
 8003da0:	40022800 	.word	0x40022800
 8003da4:	40021800 	.word	0x40021800
 8003da8:	40022000 	.word	0x40022000

08003dac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a07      	ldr	r2, [pc, #28]	; (8003dd8 <HAL_RTC_MspInit+0x2c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d105      	bne.n	8003dca <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003dbe:	4b07      	ldr	r3, [pc, #28]	; (8003ddc <HAL_RTC_MspInit+0x30>)
 8003dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc2:	4a06      	ldr	r2, [pc, #24]	; (8003ddc <HAL_RTC_MspInit+0x30>)
 8003dc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dc8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40002800 	.word	0x40002800
 8003ddc:	40023800 	.word	0x40023800

08003de0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08a      	sub	sp, #40	; 0x28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de8:	f107 0314 	add.w	r3, r7, #20
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a2d      	ldr	r2, [pc, #180]	; (8003eb4 <HAL_SPI_MspInit+0xd4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d154      	bne.n	8003eac <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e02:	4b2d      	ldr	r3, [pc, #180]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	4a2c      	ldr	r2, [pc, #176]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e0e:	4b2a      	ldr	r3, [pc, #168]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e16:	613b      	str	r3, [r7, #16]
 8003e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003e1a:	4b27      	ldr	r3, [pc, #156]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1e:	4a26      	ldr	r2, [pc, #152]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e24:	6313      	str	r3, [r2, #48]	; 0x30
 8003e26:	4b24      	ldr	r3, [pc, #144]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e32:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	4a20      	ldr	r2, [pc, #128]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e38:	f043 0302 	orr.w	r3, r3, #2
 8003e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3e:	4b1e      	ldr	r3, [pc, #120]	; (8003eb8 <HAL_SPI_MspInit+0xd8>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	60bb      	str	r3, [r7, #8]
 8003e48:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e56:	2300      	movs	r3, #0
 8003e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e5a:	2305      	movs	r3, #5
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8003e5e:	f107 0314 	add.w	r3, r7, #20
 8003e62:	4619      	mov	r1, r3
 8003e64:	4815      	ldr	r0, [pc, #84]	; (8003ebc <HAL_SPI_MspInit+0xdc>)
 8003e66:	f001 fd57 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e76:	2303      	movs	r3, #3
 8003e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e7a:	2305      	movs	r3, #5
 8003e7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003e7e:	f107 0314 	add.w	r3, r7, #20
 8003e82:	4619      	mov	r1, r3
 8003e84:	480d      	ldr	r0, [pc, #52]	; (8003ebc <HAL_SPI_MspInit+0xdc>)
 8003e86:	f001 fd47 	bl	8005918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003e8a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e90:	2302      	movs	r3, #2
 8003e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e94:	2300      	movs	r3, #0
 8003e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e9c:	2305      	movs	r3, #5
 8003e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ea0:	f107 0314 	add.w	r3, r7, #20
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4806      	ldr	r0, [pc, #24]	; (8003ec0 <HAL_SPI_MspInit+0xe0>)
 8003ea8:	f001 fd36 	bl	8005918 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003eac:	bf00      	nop
 8003eae:	3728      	adds	r7, #40	; 0x28
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40003800 	.word	0x40003800
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	40022000 	.word	0x40022000
 8003ec0:	40020400 	.word	0x40020400

08003ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b089      	sub	sp, #36	; 0x24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a2e      	ldr	r2, [pc, #184]	; (8003f8c <HAL_TIM_Base_MspInit+0xc8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ed6:	4b2e      	ldr	r3, [pc, #184]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eda:	4a2d      	ldr	r2, [pc, #180]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ee2:	4b2b      	ldr	r3, [pc, #172]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	61fb      	str	r3, [r7, #28]
 8003eec:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003eee:	e046      	b.n	8003f7e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef8:	d10c      	bne.n	8003f14 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003efa:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	4a24      	ldr	r2, [pc, #144]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	6413      	str	r3, [r2, #64]	; 0x40
 8003f06:	4b22      	ldr	r3, [pc, #136]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	61bb      	str	r3, [r7, #24]
 8003f10:	69bb      	ldr	r3, [r7, #24]
}
 8003f12:	e034      	b.n	8003f7e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a1e      	ldr	r2, [pc, #120]	; (8003f94 <HAL_TIM_Base_MspInit+0xd0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d10c      	bne.n	8003f38 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f1e:	4b1c      	ldr	r3, [pc, #112]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	4a1b      	ldr	r2, [pc, #108]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f24:	f043 0302 	orr.w	r3, r3, #2
 8003f28:	6413      	str	r3, [r2, #64]	; 0x40
 8003f2a:	4b19      	ldr	r3, [pc, #100]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	617b      	str	r3, [r7, #20]
 8003f34:	697b      	ldr	r3, [r7, #20]
}
 8003f36:	e022      	b.n	8003f7e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a16      	ldr	r2, [pc, #88]	; (8003f98 <HAL_TIM_Base_MspInit+0xd4>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d10c      	bne.n	8003f5c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003f42:	4b13      	ldr	r3, [pc, #76]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4a12      	ldr	r2, [pc, #72]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f48:	f043 0308 	orr.w	r3, r3, #8
 8003f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4e:	4b10      	ldr	r3, [pc, #64]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	693b      	ldr	r3, [r7, #16]
}
 8003f5a:	e010      	b.n	8003f7e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a0e      	ldr	r2, [pc, #56]	; (8003f9c <HAL_TIM_Base_MspInit+0xd8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d10b      	bne.n	8003f7e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f66:	4b0a      	ldr	r3, [pc, #40]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	4a09      	ldr	r2, [pc, #36]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f6c:	f043 0302 	orr.w	r3, r3, #2
 8003f70:	6453      	str	r3, [r2, #68]	; 0x44
 8003f72:	4b07      	ldr	r3, [pc, #28]	; (8003f90 <HAL_TIM_Base_MspInit+0xcc>)
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	60fb      	str	r3, [r7, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
}
 8003f7e:	bf00      	nop
 8003f80:	3724      	adds	r7, #36	; 0x24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40010400 	.word	0x40010400

08003fa0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa8:	f107 030c 	add.w	r3, r7, #12
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	605a      	str	r2, [r3, #4]
 8003fb2:	609a      	str	r2, [r3, #8]
 8003fb4:	60da      	str	r2, [r3, #12]
 8003fb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a11      	ldr	r2, [pc, #68]	; (8004004 <HAL_TIM_MspPostInit+0x64>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d11b      	bne.n	8003ffa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003fc2:	4b11      	ldr	r3, [pc, #68]	; (8004008 <HAL_TIM_MspPostInit+0x68>)
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc6:	4a10      	ldr	r2, [pc, #64]	; (8004008 <HAL_TIM_MspPostInit+0x68>)
 8003fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fce:	4b0e      	ldr	r3, [pc, #56]	; (8004008 <HAL_TIM_MspPostInit+0x68>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd6:	60bb      	str	r3, [r7, #8]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PI2     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fda:	2304      	movs	r3, #4
 8003fdc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003fea:	2303      	movs	r3, #3
 8003fec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003fee:	f107 030c 	add.w	r3, r7, #12
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4805      	ldr	r0, [pc, #20]	; (800400c <HAL_TIM_MspPostInit+0x6c>)
 8003ff6:	f001 fc8f 	bl	8005918 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003ffa:	bf00      	nop
 8003ffc:	3720      	adds	r7, #32
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40010400 	.word	0x40010400
 8004008:	40023800 	.word	0x40023800
 800400c:	40022000 	.word	0x40022000

08004010 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08e      	sub	sp, #56	; 0x38
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004018:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	605a      	str	r2, [r3, #4]
 8004022:	609a      	str	r2, [r3, #8]
 8004024:	60da      	str	r2, [r3, #12]
 8004026:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a57      	ldr	r2, [pc, #348]	; (800418c <HAL_UART_MspInit+0x17c>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d128      	bne.n	8004084 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004032:	4b57      	ldr	r3, [pc, #348]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	4a56      	ldr	r2, [pc, #344]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004038:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800403c:	6413      	str	r3, [r2, #64]	; 0x40
 800403e:	4b54      	ldr	r3, [pc, #336]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004046:	623b      	str	r3, [r7, #32]
 8004048:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800404a:	4b51      	ldr	r3, [pc, #324]	; (8004190 <HAL_UART_MspInit+0x180>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404e:	4a50      	ldr	r2, [pc, #320]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004050:	f043 0320 	orr.w	r3, r3, #32
 8004054:	6313      	str	r3, [r2, #48]	; 0x30
 8004056:	4b4e      	ldr	r3, [pc, #312]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405a:	f003 0320 	and.w	r3, r3, #32
 800405e:	61fb      	str	r3, [r7, #28]
 8004060:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004062:	23c0      	movs	r3, #192	; 0xc0
 8004064:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004066:	2302      	movs	r3, #2
 8004068:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406a:	2300      	movs	r3, #0
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800406e:	2303      	movs	r3, #3
 8004070:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004072:	2308      	movs	r3, #8
 8004074:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800407a:	4619      	mov	r1, r3
 800407c:	4845      	ldr	r0, [pc, #276]	; (8004194 <HAL_UART_MspInit+0x184>)
 800407e:	f001 fc4b 	bl	8005918 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004082:	e07f      	b.n	8004184 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a43      	ldr	r2, [pc, #268]	; (8004198 <HAL_UART_MspInit+0x188>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d14d      	bne.n	800412a <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800408e:	4b40      	ldr	r3, [pc, #256]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004092:	4a3f      	ldr	r2, [pc, #252]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004094:	f043 0310 	orr.w	r3, r3, #16
 8004098:	6453      	str	r3, [r2, #68]	; 0x44
 800409a:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <HAL_UART_MspInit+0x180>)
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	61bb      	str	r3, [r7, #24]
 80040a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040a6:	4b3a      	ldr	r3, [pc, #232]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040aa:	4a39      	ldr	r2, [pc, #228]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040ac:	f043 0302 	orr.w	r3, r3, #2
 80040b0:	6313      	str	r3, [r2, #48]	; 0x30
 80040b2:	4b37      	ldr	r3, [pc, #220]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	617b      	str	r3, [r7, #20]
 80040bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040be:	4b34      	ldr	r3, [pc, #208]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	4a33      	ldr	r2, [pc, #204]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	6313      	str	r3, [r2, #48]	; 0x30
 80040ca:	4b31      	ldr	r3, [pc, #196]	; (8004190 <HAL_UART_MspInit+0x180>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	613b      	str	r3, [r7, #16]
 80040d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80040d6:	2380      	movs	r3, #128	; 0x80
 80040d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040da:	2302      	movs	r3, #2
 80040dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040e2:	2300      	movs	r3, #0
 80040e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040e6:	2307      	movs	r3, #7
 80040e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80040ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040ee:	4619      	mov	r1, r3
 80040f0:	482a      	ldr	r0, [pc, #168]	; (800419c <HAL_UART_MspInit+0x18c>)
 80040f2:	f001 fc11 	bl	8005918 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80040f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040fc:	2302      	movs	r3, #2
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004100:	2300      	movs	r3, #0
 8004102:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004104:	2300      	movs	r3, #0
 8004106:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004108:	2307      	movs	r3, #7
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800410c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004110:	4619      	mov	r1, r3
 8004112:	4823      	ldr	r0, [pc, #140]	; (80041a0 <HAL_UART_MspInit+0x190>)
 8004114:	f001 fc00 	bl	8005918 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 8004118:	2200      	movs	r2, #0
 800411a:	2107      	movs	r1, #7
 800411c:	2025      	movs	r0, #37	; 0x25
 800411e:	f000 fe97 	bl	8004e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004122:	2025      	movs	r0, #37	; 0x25
 8004124:	f000 feb0 	bl	8004e88 <HAL_NVIC_EnableIRQ>
}
 8004128:	e02c      	b.n	8004184 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART6)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a1d      	ldr	r2, [pc, #116]	; (80041a4 <HAL_UART_MspInit+0x194>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d127      	bne.n	8004184 <HAL_UART_MspInit+0x174>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004134:	4b16      	ldr	r3, [pc, #88]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004138:	4a15      	ldr	r2, [pc, #84]	; (8004190 <HAL_UART_MspInit+0x180>)
 800413a:	f043 0320 	orr.w	r3, r3, #32
 800413e:	6453      	str	r3, [r2, #68]	; 0x44
 8004140:	4b13      	ldr	r3, [pc, #76]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004144:	f003 0320 	and.w	r3, r3, #32
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800414c:	4b10      	ldr	r3, [pc, #64]	; (8004190 <HAL_UART_MspInit+0x180>)
 800414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004150:	4a0f      	ldr	r2, [pc, #60]	; (8004190 <HAL_UART_MspInit+0x180>)
 8004152:	f043 0304 	orr.w	r3, r3, #4
 8004156:	6313      	str	r3, [r2, #48]	; 0x30
 8004158:	4b0d      	ldr	r3, [pc, #52]	; (8004190 <HAL_UART_MspInit+0x180>)
 800415a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	60bb      	str	r3, [r7, #8]
 8004162:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004164:	23c0      	movs	r3, #192	; 0xc0
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004168:	2302      	movs	r3, #2
 800416a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416c:	2300      	movs	r3, #0
 800416e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004170:	2303      	movs	r3, #3
 8004172:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004174:	2308      	movs	r3, #8
 8004176:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800417c:	4619      	mov	r1, r3
 800417e:	480a      	ldr	r0, [pc, #40]	; (80041a8 <HAL_UART_MspInit+0x198>)
 8004180:	f001 fbca 	bl	8005918 <HAL_GPIO_Init>
}
 8004184:	bf00      	nop
 8004186:	3738      	adds	r7, #56	; 0x38
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40007800 	.word	0x40007800
 8004190:	40023800 	.word	0x40023800
 8004194:	40021400 	.word	0x40021400
 8004198:	40011000 	.word	0x40011000
 800419c:	40020400 	.word	0x40020400
 80041a0:	40020000 	.word	0x40020000
 80041a4:	40011400 	.word	0x40011400
 80041a8:	40020800 	.word	0x40020800

080041ac <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80041b2:	1d3b      	adds	r3, r7, #4
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	605a      	str	r2, [r3, #4]
 80041ba:	609a      	str	r2, [r3, #8]
 80041bc:	60da      	str	r2, [r3, #12]
 80041be:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80041c0:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <HAL_FMC_MspInit+0x100>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d16d      	bne.n	80042a4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80041c8:	4b38      	ldr	r3, [pc, #224]	; (80042ac <HAL_FMC_MspInit+0x100>)
 80041ca:	2201      	movs	r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80041ce:	4b38      	ldr	r3, [pc, #224]	; (80042b0 <HAL_FMC_MspInit+0x104>)
 80041d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d2:	4a37      	ldr	r2, [pc, #220]	; (80042b0 <HAL_FMC_MspInit+0x104>)
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	6393      	str	r3, [r2, #56]	; 0x38
 80041da:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <HAL_FMC_MspInit+0x104>)
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 80041e6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80041ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ec:	2302      	movs	r3, #2
 80041ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f0:	2300      	movs	r3, #0
 80041f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f4:	2303      	movs	r3, #3
 80041f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80041f8:	230c      	movs	r3, #12
 80041fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041fc:	1d3b      	adds	r3, r7, #4
 80041fe:	4619      	mov	r1, r3
 8004200:	482c      	ldr	r0, [pc, #176]	; (80042b4 <HAL_FMC_MspInit+0x108>)
 8004202:	f001 fb89 	bl	8005918 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8004206:	f248 1333 	movw	r3, #33075	; 0x8133
 800420a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800420c:	2302      	movs	r3, #2
 800420e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004210:	2300      	movs	r3, #0
 8004212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004214:	2303      	movs	r3, #3
 8004216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004218:	230c      	movs	r3, #12
 800421a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800421c:	1d3b      	adds	r3, r7, #4
 800421e:	4619      	mov	r1, r3
 8004220:	4825      	ldr	r0, [pc, #148]	; (80042b8 <HAL_FMC_MspInit+0x10c>)
 8004222:	f001 fb79 	bl	8005918 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8004226:	f24c 7303 	movw	r3, #50947	; 0xc703
 800422a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422c:	2302      	movs	r3, #2
 800422e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004234:	2303      	movs	r3, #3
 8004236:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004238:	230c      	movs	r3, #12
 800423a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800423c:	1d3b      	adds	r3, r7, #4
 800423e:	4619      	mov	r1, r3
 8004240:	481e      	ldr	r0, [pc, #120]	; (80042bc <HAL_FMC_MspInit+0x110>)
 8004242:	f001 fb69 	bl	8005918 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004246:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800424a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424c:	2302      	movs	r3, #2
 800424e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	2300      	movs	r3, #0
 8004252:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004254:	2303      	movs	r3, #3
 8004256:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004258:	230c      	movs	r3, #12
 800425a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800425c:	1d3b      	adds	r3, r7, #4
 800425e:	4619      	mov	r1, r3
 8004260:	4817      	ldr	r0, [pc, #92]	; (80042c0 <HAL_FMC_MspInit+0x114>)
 8004262:	f001 fb59 	bl	8005918 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8004266:	2328      	movs	r3, #40	; 0x28
 8004268:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426a:	2302      	movs	r3, #2
 800426c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	2300      	movs	r3, #0
 8004270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004272:	2303      	movs	r3, #3
 8004274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004276:	230c      	movs	r3, #12
 8004278:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800427a:	1d3b      	adds	r3, r7, #4
 800427c:	4619      	mov	r1, r3
 800427e:	4811      	ldr	r0, [pc, #68]	; (80042c4 <HAL_FMC_MspInit+0x118>)
 8004280:	f001 fb4a 	bl	8005918 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004284:	2308      	movs	r3, #8
 8004286:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004288:	2302      	movs	r3, #2
 800428a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004290:	2303      	movs	r3, #3
 8004292:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004294:	230c      	movs	r3, #12
 8004296:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004298:	1d3b      	adds	r3, r7, #4
 800429a:	4619      	mov	r1, r3
 800429c:	480a      	ldr	r0, [pc, #40]	; (80042c8 <HAL_FMC_MspInit+0x11c>)
 800429e:	f001 fb3b 	bl	8005918 <HAL_GPIO_Init>
 80042a2:	e000      	b.n	80042a6 <HAL_FMC_MspInit+0xfa>
    return;
 80042a4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	20000498 	.word	0x20000498
 80042b0:	40023800 	.word	0x40023800
 80042b4:	40021000 	.word	0x40021000
 80042b8:	40021800 	.word	0x40021800
 80042bc:	40020c00 	.word	0x40020c00
 80042c0:	40021400 	.word	0x40021400
 80042c4:	40021c00 	.word	0x40021c00
 80042c8:	40020800 	.word	0x40020800

080042cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80042d4:	f7ff ff6a 	bl	80041ac <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08c      	sub	sp, #48	; 0x30
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80042e8:	2300      	movs	r3, #0
 80042ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80042f0:	2200      	movs	r2, #0
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	2036      	movs	r0, #54	; 0x36
 80042f6:	f000 fdab 	bl	8004e50 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80042fa:	2036      	movs	r0, #54	; 0x36
 80042fc:	f000 fdc4 	bl	8004e88 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004300:	4b1f      	ldr	r3, [pc, #124]	; (8004380 <HAL_InitTick+0xa0>)
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	4a1e      	ldr	r2, [pc, #120]	; (8004380 <HAL_InitTick+0xa0>)
 8004306:	f043 0310 	orr.w	r3, r3, #16
 800430a:	6413      	str	r3, [r2, #64]	; 0x40
 800430c:	4b1c      	ldr	r3, [pc, #112]	; (8004380 <HAL_InitTick+0xa0>)
 800430e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004310:	f003 0310 	and.w	r3, r3, #16
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004318:	f107 0210 	add.w	r2, r7, #16
 800431c:	f107 0314 	add.w	r3, r7, #20
 8004320:	4611      	mov	r1, r2
 8004322:	4618      	mov	r0, r3
 8004324:	f003 fbe4 	bl	8007af0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004328:	f003 fbba 	bl	8007aa0 <HAL_RCC_GetPCLK1Freq>
 800432c:	4603      	mov	r3, r0
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004334:	4a13      	ldr	r2, [pc, #76]	; (8004384 <HAL_InitTick+0xa4>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	0c9b      	lsrs	r3, r3, #18
 800433c:	3b01      	subs	r3, #1
 800433e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004340:	4b11      	ldr	r3, [pc, #68]	; (8004388 <HAL_InitTick+0xa8>)
 8004342:	4a12      	ldr	r2, [pc, #72]	; (800438c <HAL_InitTick+0xac>)
 8004344:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004346:	4b10      	ldr	r3, [pc, #64]	; (8004388 <HAL_InitTick+0xa8>)
 8004348:	f240 32e7 	movw	r2, #999	; 0x3e7
 800434c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800434e:	4a0e      	ldr	r2, [pc, #56]	; (8004388 <HAL_InitTick+0xa8>)
 8004350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004352:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004354:	4b0c      	ldr	r3, [pc, #48]	; (8004388 <HAL_InitTick+0xa8>)
 8004356:	2200      	movs	r2, #0
 8004358:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435a:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <HAL_InitTick+0xa8>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004360:	4809      	ldr	r0, [pc, #36]	; (8004388 <HAL_InitTick+0xa8>)
 8004362:	f004 fcb8 	bl	8008cd6 <HAL_TIM_Base_Init>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d104      	bne.n	8004376 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800436c:	4806      	ldr	r0, [pc, #24]	; (8004388 <HAL_InitTick+0xa8>)
 800436e:	f004 fcdd 	bl	8008d2c <HAL_TIM_Base_Start_IT>
 8004372:	4603      	mov	r3, r0
 8004374:	e000      	b.n	8004378 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
}
 8004378:	4618      	mov	r0, r3
 800437a:	3730      	adds	r7, #48	; 0x30
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	40023800 	.word	0x40023800
 8004384:	431bde83 	.word	0x431bde83
 8004388:	20008c94 	.word	0x20008c94
 800438c:	40001000 	.word	0x40001000

08004390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004394:	e7fe      	b.n	8004394 <NMI_Handler+0x4>

08004396 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004396:	b480      	push	{r7}
 8004398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800439a:	e7fe      	b.n	800439a <HardFault_Handler+0x4>

0800439c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043a0:	e7fe      	b.n	80043a0 <MemManage_Handler+0x4>

080043a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043a2:	b480      	push	{r7}
 80043a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043a6:	e7fe      	b.n	80043a6 <BusFault_Handler+0x4>

080043a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043ac:	e7fe      	b.n	80043ac <UsageFault_Handler+0x4>

080043ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043ae:	b480      	push	{r7}
 80043b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043b2:	bf00      	nop
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80043c0:	4802      	ldr	r0, [pc, #8]	; (80043cc <USART1_IRQHandler+0x10>)
 80043c2:	f005 ff17 	bl	800a1f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80043c6:	bf00      	nop
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20008968 	.word	0x20008968

080043d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80043d4:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <TIM6_DAC_IRQHandler+0x20>)
 80043d6:	791b      	ldrb	r3, [r3, #4]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80043de:	4804      	ldr	r0, [pc, #16]	; (80043f0 <TIM6_DAC_IRQHandler+0x20>)
 80043e0:	f000 fd82 	bl	8004ee8 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80043e4:	4803      	ldr	r0, [pc, #12]	; (80043f4 <TIM6_DAC_IRQHandler+0x24>)
 80043e6:	f004 fd00 	bl	8008dea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80043ea:	bf00      	nop
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	200089e8 	.word	0x200089e8
 80043f4:	20008c94 	.word	0x20008c94

080043f8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80043fc:	4802      	ldr	r0, [pc, #8]	; (8004408 <LTDC_IRQHandler+0x10>)
 80043fe:	f002 fbf5 	bl	8006bec <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004402:	bf00      	nop
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	2000882c 	.word	0x2000882c

0800440c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004410:	4b08      	ldr	r3, [pc, #32]	; (8004434 <SystemInit+0x28>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004416:	4a07      	ldr	r2, [pc, #28]	; (8004434 <SystemInit+0x28>)
 8004418:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800441c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <SystemInit+0x28>)
 8004422:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004426:	609a      	str	r2, [r3, #8]
#endif
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004438:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004470 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800443c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800443e:	e003      	b.n	8004448 <LoopCopyDataInit>

08004440 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004440:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004442:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004444:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004446:	3104      	adds	r1, #4

08004448 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004448:	480b      	ldr	r0, [pc, #44]	; (8004478 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800444a:	4b0c      	ldr	r3, [pc, #48]	; (800447c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800444c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800444e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004450:	d3f6      	bcc.n	8004440 <CopyDataInit>
  ldr  r2, =_sbss
 8004452:	4a0b      	ldr	r2, [pc, #44]	; (8004480 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004454:	e002      	b.n	800445c <LoopFillZerobss>

08004456 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004456:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004458:	f842 3b04 	str.w	r3, [r2], #4

0800445c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800445c:	4b09      	ldr	r3, [pc, #36]	; (8004484 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800445e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004460:	d3f9      	bcc.n	8004456 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004462:	f7ff ffd3 	bl	800440c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004466:	f009 f983 	bl	800d770 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800446a:	f7fc fa5d 	bl	8000928 <main>
  bx  lr    
 800446e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004470:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004474:	0800f834 	.word	0x0800f834
  ldr  r0, =_sdata
 8004478:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800447c:	20000058 	.word	0x20000058
  ldr  r2, =_sbss
 8004480:	20000058 	.word	0x20000058
  ldr  r3, = _ebss
 8004484:	20008cd8 	.word	0x20008cd8

08004488 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004488:	e7fe      	b.n	8004488 <ADC_IRQHandler>

0800448a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800448e:	2003      	movs	r0, #3
 8004490:	f000 fcd3 	bl	8004e3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004494:	2000      	movs	r0, #0
 8004496:	f7ff ff23 	bl	80042e0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800449a:	f7ff fa0d 	bl	80038b8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044a8:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <HAL_IncTick+0x20>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	4b06      	ldr	r3, [pc, #24]	; (80044c8 <HAL_IncTick+0x24>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	4a04      	ldr	r2, [pc, #16]	; (80044c8 <HAL_IncTick+0x24>)
 80044b6:	6013      	str	r3, [r2, #0]
}
 80044b8:	bf00      	nop
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	20000050 	.word	0x20000050
 80044c8:	20008cd4 	.word	0x20008cd4

080044cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  return uwTick;
 80044d0:	4b03      	ldr	r3, [pc, #12]	; (80044e0 <HAL_GetTick+0x14>)
 80044d2:	681b      	ldr	r3, [r3, #0]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	20008cd4 	.word	0x20008cd4

080044e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff ffee 	bl	80044cc <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d005      	beq.n	800450a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044fe:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <HAL_Delay+0x44>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4413      	add	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800450a:	bf00      	nop
 800450c:	f7ff ffde 	bl	80044cc <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	429a      	cmp	r2, r3
 800451a:	d8f7      	bhi.n	800450c <HAL_Delay+0x28>
  {
  }
}
 800451c:	bf00      	nop
 800451e:	bf00      	nop
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	20000050 	.word	0x20000050

0800452c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e031      	b.n	80045a6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d109      	bne.n	800455e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff f9dc 	bl	8003908 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	2b00      	cmp	r3, #0
 8004568:	d116      	bne.n	8004598 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800456e:	4b10      	ldr	r3, [pc, #64]	; (80045b0 <HAL_ADC_Init+0x84>)
 8004570:	4013      	ands	r3, r2
 8004572:	f043 0202 	orr.w	r2, r3, #2
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fab6 	bl	8004aec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458a:	f023 0303 	bic.w	r3, r3, #3
 800458e:	f043 0201 	orr.w	r2, r3, #1
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	641a      	str	r2, [r3, #64]	; 0x40
 8004596:	e001      	b.n	800459c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	ffffeefd 	.word	0xffffeefd

080045b4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80045bc:	2300      	movs	r3, #0
 80045be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_ADC_Start+0x1a>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e0a0      	b.n	8004710 <HAL_ADC_Start+0x15c>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d018      	beq.n	8004616 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0201 	orr.w	r2, r2, #1
 80045f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80045f4:	4b49      	ldr	r3, [pc, #292]	; (800471c <HAL_ADC_Start+0x168>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a49      	ldr	r2, [pc, #292]	; (8004720 <HAL_ADC_Start+0x16c>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	0c9a      	lsrs	r2, r3, #18
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004608:	e002      	b.n	8004610 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	3b01      	subs	r3, #1
 800460e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f9      	bne.n	800460a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b01      	cmp	r3, #1
 8004622:	d174      	bne.n	800470e <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004628:	4b3e      	ldr	r3, [pc, #248]	; (8004724 <HAL_ADC_Start+0x170>)
 800462a:	4013      	ands	r3, r2
 800462c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800463e:	2b00      	cmp	r3, #0
 8004640:	d007      	beq.n	8004652 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800464a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800465a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465e:	d106      	bne.n	800466e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004664:	f023 0206 	bic.w	r2, r3, #6
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	645a      	str	r2, [r3, #68]	; 0x44
 800466c:	e002      	b.n	8004674 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004684:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004686:	4b28      	ldr	r3, [pc, #160]	; (8004728 <HAL_ADC_Start+0x174>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f003 031f 	and.w	r3, r3, #31
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10f      	bne.n	80046b2 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d136      	bne.n	800470e <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689a      	ldr	r2, [r3, #8]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046ae:	609a      	str	r2, [r3, #8]
 80046b0:	e02d      	b.n	800470e <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1d      	ldr	r2, [pc, #116]	; (800472c <HAL_ADC_Start+0x178>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d10e      	bne.n	80046da <HAL_ADC_Start+0x126>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d107      	bne.n	80046da <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046d8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80046da:	4b13      	ldr	r3, [pc, #76]	; (8004728 <HAL_ADC_Start+0x174>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d113      	bne.n	800470e <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a11      	ldr	r2, [pc, #68]	; (8004730 <HAL_ADC_Start+0x17c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d10e      	bne.n	800470e <HAL_ADC_Start+0x15a>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d107      	bne.n	800470e <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800470c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	20000048 	.word	0x20000048
 8004720:	431bde83 	.word	0x431bde83
 8004724:	fffff8fe 	.word	0xfffff8fe
 8004728:	40012300 	.word	0x40012300
 800472c:	40012000 	.word	0x40012000
 8004730:	40012200 	.word	0x40012200

08004734 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800474c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004750:	d113      	bne.n	800477a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800475c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004760:	d10b      	bne.n	800477a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e05c      	b.n	8004834 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800477a:	f7ff fea7 	bl	80044cc <HAL_GetTick>
 800477e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004780:	e01a      	b.n	80047b8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004788:	d016      	beq.n	80047b8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d007      	beq.n	80047a0 <HAL_ADC_PollForConversion+0x6c>
 8004790:	f7ff fe9c 	bl	80044cc <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d20b      	bcs.n	80047b8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	f043 0204 	orr.w	r2, r3, #4
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e03d      	b.n	8004834 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d1dd      	bne.n	8004782 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f06f 0212 	mvn.w	r2, #18
 80047ce:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d123      	bne.n	8004832 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d11f      	bne.n	8004832 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d006      	beq.n	800480e <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800480a:	2b00      	cmp	r3, #0
 800480c:	d111      	bne.n	8004832 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d105      	bne.n	8004832 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	f043 0201 	orr.w	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800484a:	4618      	mov	r0, r3
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
	...

08004858 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <HAL_ADC_ConfigChannel+0x1c>
 8004870:	2302      	movs	r3, #2
 8004872:	e12a      	b.n	8004aca <HAL_ADC_ConfigChannel+0x272>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b09      	cmp	r3, #9
 8004882:	d93a      	bls.n	80048fa <HAL_ADC_ConfigChannel+0xa2>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800488c:	d035      	beq.n	80048fa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68d9      	ldr	r1, [r3, #12]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	b29b      	uxth	r3, r3
 800489a:	461a      	mov	r2, r3
 800489c:	4613      	mov	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4413      	add	r3, r2
 80048a2:	3b1e      	subs	r3, #30
 80048a4:	2207      	movs	r2, #7
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	43da      	mvns	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	400a      	ands	r2, r1
 80048b2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a87      	ldr	r2, [pc, #540]	; (8004ad8 <HAL_ADC_ConfigChannel+0x280>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d10a      	bne.n	80048d4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68d9      	ldr	r1, [r3, #12]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	061a      	lsls	r2, r3, #24
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048d2:	e035      	b.n	8004940 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68d9      	ldr	r1, [r3, #12]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	689a      	ldr	r2, [r3, #8]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	4618      	mov	r0, r3
 80048e6:	4603      	mov	r3, r0
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	4403      	add	r3, r0
 80048ec:	3b1e      	subs	r3, #30
 80048ee:	409a      	lsls	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048f8:	e022      	b.n	8004940 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6919      	ldr	r1, [r3, #16]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	b29b      	uxth	r3, r3
 8004906:	461a      	mov	r2, r3
 8004908:	4613      	mov	r3, r2
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	4413      	add	r3, r2
 800490e:	2207      	movs	r2, #7
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	43da      	mvns	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	400a      	ands	r2, r1
 800491c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6919      	ldr	r1, [r3, #16]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	b29b      	uxth	r3, r3
 800492e:	4618      	mov	r0, r3
 8004930:	4603      	mov	r3, r0
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	4403      	add	r3, r0
 8004936:	409a      	lsls	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	430a      	orrs	r2, r1
 800493e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b06      	cmp	r3, #6
 8004946:	d824      	bhi.n	8004992 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	3b05      	subs	r3, #5
 800495a:	221f      	movs	r2, #31
 800495c:	fa02 f303 	lsl.w	r3, r2, r3
 8004960:	43da      	mvns	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	400a      	ands	r2, r1
 8004968:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	b29b      	uxth	r3, r3
 8004976:	4618      	mov	r0, r3
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	3b05      	subs	r3, #5
 8004984:	fa00 f203 	lsl.w	r2, r0, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	635a      	str	r2, [r3, #52]	; 0x34
 8004990:	e04c      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d824      	bhi.n	80049e4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	3b23      	subs	r3, #35	; 0x23
 80049ac:	221f      	movs	r2, #31
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43da      	mvns	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	400a      	ands	r2, r1
 80049ba:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	4618      	mov	r0, r3
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	3b23      	subs	r3, #35	; 0x23
 80049d6:	fa00 f203 	lsl.w	r2, r0, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	631a      	str	r2, [r3, #48]	; 0x30
 80049e2:	e023      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	4413      	add	r3, r2
 80049f4:	3b41      	subs	r3, #65	; 0x41
 80049f6:	221f      	movs	r2, #31
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	43da      	mvns	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	400a      	ands	r2, r1
 8004a04:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	4618      	mov	r0, r3
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	3b41      	subs	r3, #65	; 0x41
 8004a20:	fa00 f203 	lsl.w	r2, r0, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a2a      	ldr	r2, [pc, #168]	; (8004adc <HAL_ADC_ConfigChannel+0x284>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d10a      	bne.n	8004a4c <HAL_ADC_ConfigChannel+0x1f4>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a3e:	d105      	bne.n	8004a4c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004a40:	4b27      	ldr	r3, [pc, #156]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4a26      	ldr	r2, [pc, #152]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a46:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004a4a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a22      	ldr	r2, [pc, #136]	; (8004adc <HAL_ADC_ConfigChannel+0x284>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d109      	bne.n	8004a6a <HAL_ADC_ConfigChannel+0x212>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2b12      	cmp	r3, #18
 8004a5c:	d105      	bne.n	8004a6a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004a5e:	4b20      	ldr	r3, [pc, #128]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	4a1f      	ldr	r2, [pc, #124]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a68:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a1b      	ldr	r2, [pc, #108]	; (8004adc <HAL_ADC_ConfigChannel+0x284>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d125      	bne.n	8004ac0 <HAL_ADC_ConfigChannel+0x268>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a17      	ldr	r2, [pc, #92]	; (8004ad8 <HAL_ADC_ConfigChannel+0x280>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d003      	beq.n	8004a86 <HAL_ADC_ConfigChannel+0x22e>
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b11      	cmp	r3, #17
 8004a84:	d11c      	bne.n	8004ac0 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004a86:	4b16      	ldr	r3, [pc, #88]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	4a15      	ldr	r2, [pc, #84]	; (8004ae0 <HAL_ADC_ConfigChannel+0x288>)
 8004a8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004a90:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a10      	ldr	r2, [pc, #64]	; (8004ad8 <HAL_ADC_ConfigChannel+0x280>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d111      	bne.n	8004ac0 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <HAL_ADC_ConfigChannel+0x28c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a11      	ldr	r2, [pc, #68]	; (8004ae8 <HAL_ADC_ConfigChannel+0x290>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	0c9a      	lsrs	r2, r3, #18
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004ab2:	e002      	b.n	8004aba <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1f9      	bne.n	8004ab4 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	10000012 	.word	0x10000012
 8004adc:	40012000 	.word	0x40012000
 8004ae0:	40012300 	.word	0x40012300
 8004ae4:	20000048 	.word	0x20000048
 8004ae8:	431bde83 	.word	0x431bde83

08004aec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004af4:	4b78      	ldr	r3, [pc, #480]	; (8004cd8 <ADC_Init+0x1ec>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	4a77      	ldr	r2, [pc, #476]	; (8004cd8 <ADC_Init+0x1ec>)
 8004afa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004afe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004b00:	4b75      	ldr	r3, [pc, #468]	; (8004cd8 <ADC_Init+0x1ec>)
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	4973      	ldr	r1, [pc, #460]	; (8004cd8 <ADC_Init+0x1ec>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6859      	ldr	r1, [r3, #4]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	021a      	lsls	r2, r3, #8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004b40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	430a      	orrs	r2, r1
 8004b52:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689a      	ldr	r2, [r3, #8]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6899      	ldr	r1, [r3, #8]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7a:	4a58      	ldr	r2, [pc, #352]	; (8004cdc <ADC_Init+0x1f0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d022      	beq.n	8004bc6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6899      	ldr	r1, [r3, #8]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	689a      	ldr	r2, [r3, #8]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	6899      	ldr	r1, [r3, #8]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	609a      	str	r2, [r3, #8]
 8004bc4:	e00f      	b.n	8004be6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004bd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004be4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 0202 	bic.w	r2, r2, #2
 8004bf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6899      	ldr	r1, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	005a      	lsls	r2, r3, #1
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d01b      	beq.n	8004c4c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c22:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004c32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6859      	ldr	r1, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	035a      	lsls	r2, r3, #13
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	430a      	orrs	r2, r1
 8004c48:	605a      	str	r2, [r3, #4]
 8004c4a:	e007      	b.n	8004c5c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004c6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	051a      	lsls	r2, r3, #20
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6899      	ldr	r1, [r3, #8]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c9e:	025a      	lsls	r2, r3, #9
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689a      	ldr	r2, [r3, #8]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6899      	ldr	r1, [r3, #8]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	029a      	lsls	r2, r3, #10
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	609a      	str	r2, [r3, #8]
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	40012300 	.word	0x40012300
 8004cdc:	0f000001 	.word	0x0f000001

08004ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f003 0307 	and.w	r3, r3, #7
 8004cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	; (8004d20 <__NVIC_SetPriorityGrouping+0x40>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <__NVIC_SetPriorityGrouping+0x44>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d0e:	4a04      	ldr	r2, [pc, #16]	; (8004d20 <__NVIC_SetPriorityGrouping+0x40>)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	60d3      	str	r3, [r2, #12]
}
 8004d14:	bf00      	nop
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	e000ed00 	.word	0xe000ed00
 8004d24:	05fa0000 	.word	0x05fa0000

08004d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <__NVIC_GetPriorityGrouping+0x18>)
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	0a1b      	lsrs	r3, r3, #8
 8004d32:	f003 0307 	and.w	r3, r3, #7
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	e000ed00 	.word	0xe000ed00

08004d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	db0b      	blt.n	8004d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	f003 021f 	and.w	r2, r3, #31
 8004d5c:	4907      	ldr	r1, [pc, #28]	; (8004d7c <__NVIC_EnableIRQ+0x38>)
 8004d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	2001      	movs	r0, #1
 8004d66:	fa00 f202 	lsl.w	r2, r0, r2
 8004d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	e000e100 	.word	0xe000e100

08004d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	4603      	mov	r3, r0
 8004d88:	6039      	str	r1, [r7, #0]
 8004d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	db0a      	blt.n	8004daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	490c      	ldr	r1, [pc, #48]	; (8004dcc <__NVIC_SetPriority+0x4c>)
 8004d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d9e:	0112      	lsls	r2, r2, #4
 8004da0:	b2d2      	uxtb	r2, r2
 8004da2:	440b      	add	r3, r1
 8004da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004da8:	e00a      	b.n	8004dc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	4908      	ldr	r1, [pc, #32]	; (8004dd0 <__NVIC_SetPriority+0x50>)
 8004db0:	79fb      	ldrb	r3, [r7, #7]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	3b04      	subs	r3, #4
 8004db8:	0112      	lsls	r2, r2, #4
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	761a      	strb	r2, [r3, #24]
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	e000e100 	.word	0xe000e100
 8004dd0:	e000ed00 	.word	0xe000ed00

08004dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b089      	sub	sp, #36	; 0x24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f1c3 0307 	rsb	r3, r3, #7
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	bf28      	it	cs
 8004df2:	2304      	movcs	r3, #4
 8004df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	3304      	adds	r3, #4
 8004dfa:	2b06      	cmp	r3, #6
 8004dfc:	d902      	bls.n	8004e04 <NVIC_EncodePriority+0x30>
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3b03      	subs	r3, #3
 8004e02:	e000      	b.n	8004e06 <NVIC_EncodePriority+0x32>
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e08:	f04f 32ff 	mov.w	r2, #4294967295
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43da      	mvns	r2, r3
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	401a      	ands	r2, r3
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	fa01 f303 	lsl.w	r3, r1, r3
 8004e26:	43d9      	mvns	r1, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e2c:	4313      	orrs	r3, r2
         );
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3724      	adds	r7, #36	; 0x24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b082      	sub	sp, #8
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff ff4c 	bl	8004ce0 <__NVIC_SetPriorityGrouping>
}
 8004e48:	bf00      	nop
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	4603      	mov	r3, r0
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
 8004e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e62:	f7ff ff61 	bl	8004d28 <__NVIC_GetPriorityGrouping>
 8004e66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	6978      	ldr	r0, [r7, #20]
 8004e6e:	f7ff ffb1 	bl	8004dd4 <NVIC_EncodePriority>
 8004e72:	4602      	mov	r2, r0
 8004e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e78:	4611      	mov	r1, r2
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7ff ff80 	bl	8004d80 <__NVIC_SetPriority>
}
 8004e80:	bf00      	nop
 8004e82:	3718      	adds	r7, #24
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7ff ff54 	bl	8004d44 <__NVIC_EnableIRQ>
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e014      	b.n	8004ee0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	791b      	ldrb	r3, [r3, #4]
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d105      	bne.n	8004ecc <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7fe fd8c 	bl	80039e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ef6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004efa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004efe:	d118      	bne.n	8004f32 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2204      	movs	r2, #4
 8004f04:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f043 0201 	orr.w	r2, r3, #1
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f1a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f2a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 f825 	bl	8004f7c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f40:	d118      	bne.n	8004f74 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2204      	movs	r2, #4
 8004f46:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	f043 0202 	orr.w	r2, r3, #2
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004f5c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004f6c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 f85b 	bl	800502a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	795b      	ldrb	r3, [r3, #5]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_DAC_ConfigChannel+0x20>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e036      	b.n	800501e <HAL_DAC_ConfigChannel+0x8e>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004fc4:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6819      	ldr	r1, [r3, #0]
 8004ffe:	22c0      	movs	r2, #192	; 0xc0
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	fa02 f303 	lsl.w	r3, r2, r3
 8005006:	43da      	mvns	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	400a      	ands	r2, r1
 800500e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2201      	movs	r2, #1
 8005014:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	371c      	adds	r7, #28
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
	...

08005040 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800504c:	f7ff fa3e 	bl	80044cc <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e099      	b.n	8005190 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0201 	bic.w	r2, r2, #1
 800507a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800507c:	e00f      	b.n	800509e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800507e:	f7ff fa25 	bl	80044cc <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b05      	cmp	r3, #5
 800508a:	d908      	bls.n	800509e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2203      	movs	r2, #3
 8005096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e078      	b.n	8005190 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e8      	bne.n	800507e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4b38      	ldr	r3, [pc, #224]	; (8005198 <HAL_DMA_Init+0x158>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d107      	bne.n	8005108 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005100:	4313      	orrs	r3, r2
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f023 0307 	bic.w	r3, r3, #7
 800511e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	4313      	orrs	r3, r2
 8005128:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	2b04      	cmp	r3, #4
 8005130:	d117      	bne.n	8005162 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00e      	beq.n	8005162 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f8df 	bl	8005308 <DMA_CheckFifoParam>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d008      	beq.n	8005162 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2240      	movs	r2, #64	; 0x40
 8005154:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800515e:	2301      	movs	r3, #1
 8005160:	e016      	b.n	8005190 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f896 	bl	800529c <DMA_CalcBaseAndBitshift>
 8005170:	4603      	mov	r3, r0
 8005172:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005178:	223f      	movs	r2, #63	; 0x3f
 800517a:	409a      	lsls	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	f010803f 	.word	0xf010803f

0800519c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e050      	b.n	8005250 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d101      	bne.n	80051be <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80051ba:	2302      	movs	r3, #2
 80051bc:	e048      	b.n	8005250 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 0201 	bic.w	r2, r2, #1
 80051cc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2200      	movs	r2, #0
 80051dc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2200      	movs	r2, #0
 80051e4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2200      	movs	r2, #0
 80051ec:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2221      	movs	r2, #33	; 0x21
 80051fc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f84c 	bl	800529c <DMA_CalcBaseAndBitshift>
 8005204:	4603      	mov	r3, r0
 8005206:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520c:	223f      	movs	r2, #63	; 0x3f
 800520e:	409a      	lsls	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d004      	beq.n	8005276 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2280      	movs	r2, #128	; 0x80
 8005270:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e00c      	b.n	8005290 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2205      	movs	r2, #5
 800527a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0201 	bic.w	r2, r2, #1
 800528c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	3b10      	subs	r3, #16
 80052ac:	4a13      	ldr	r2, [pc, #76]	; (80052fc <DMA_CalcBaseAndBitshift+0x60>)
 80052ae:	fba2 2303 	umull	r2, r3, r2, r3
 80052b2:	091b      	lsrs	r3, r3, #4
 80052b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052b6:	4a12      	ldr	r2, [pc, #72]	; (8005300 <DMA_CalcBaseAndBitshift+0x64>)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4413      	add	r3, r2
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2b03      	cmp	r3, #3
 80052c8:	d908      	bls.n	80052dc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	461a      	mov	r2, r3
 80052d0:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <DMA_CalcBaseAndBitshift+0x68>)
 80052d2:	4013      	ands	r3, r2
 80052d4:	1d1a      	adds	r2, r3, #4
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	659a      	str	r2, [r3, #88]	; 0x58
 80052da:	e006      	b.n	80052ea <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	461a      	mov	r2, r3
 80052e2:	4b08      	ldr	r3, [pc, #32]	; (8005304 <DMA_CalcBaseAndBitshift+0x68>)
 80052e4:	4013      	ands	r3, r2
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	aaaaaaab 	.word	0xaaaaaaab
 8005300:	0800f81c 	.word	0x0800f81c
 8005304:	fffffc00 	.word	0xfffffc00

08005308 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005310:	2300      	movs	r3, #0
 8005312:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005318:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d11f      	bne.n	8005362 <DMA_CheckFifoParam+0x5a>
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2b03      	cmp	r3, #3
 8005326:	d856      	bhi.n	80053d6 <DMA_CheckFifoParam+0xce>
 8005328:	a201      	add	r2, pc, #4	; (adr r2, 8005330 <DMA_CheckFifoParam+0x28>)
 800532a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532e:	bf00      	nop
 8005330:	08005341 	.word	0x08005341
 8005334:	08005353 	.word	0x08005353
 8005338:	08005341 	.word	0x08005341
 800533c:	080053d7 	.word	0x080053d7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d046      	beq.n	80053da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005350:	e043      	b.n	80053da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005356:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800535a:	d140      	bne.n	80053de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005360:	e03d      	b.n	80053de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800536a:	d121      	bne.n	80053b0 <DMA_CheckFifoParam+0xa8>
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b03      	cmp	r3, #3
 8005370:	d837      	bhi.n	80053e2 <DMA_CheckFifoParam+0xda>
 8005372:	a201      	add	r2, pc, #4	; (adr r2, 8005378 <DMA_CheckFifoParam+0x70>)
 8005374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005378:	08005389 	.word	0x08005389
 800537c:	0800538f 	.word	0x0800538f
 8005380:	08005389 	.word	0x08005389
 8005384:	080053a1 	.word	0x080053a1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	73fb      	strb	r3, [r7, #15]
      break;
 800538c:	e030      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d025      	beq.n	80053e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800539e:	e022      	b.n	80053e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053a8:	d11f      	bne.n	80053ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053ae:	e01c      	b.n	80053ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d903      	bls.n	80053be <DMA_CheckFifoParam+0xb6>
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d003      	beq.n	80053c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053bc:	e018      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	73fb      	strb	r3, [r7, #15]
      break;
 80053c2:	e015      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00e      	beq.n	80053ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
      break;
 80053d4:	e00b      	b.n	80053ee <DMA_CheckFifoParam+0xe6>
      break;
 80053d6:	bf00      	nop
 80053d8:	e00a      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;
 80053da:	bf00      	nop
 80053dc:	e008      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;
 80053de:	bf00      	nop
 80053e0:	e006      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;
 80053e2:	bf00      	nop
 80053e4:	e004      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;
 80053e6:	bf00      	nop
 80053e8:	e002      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80053ea:	bf00      	nop
 80053ec:	e000      	b.n	80053f0 <DMA_CheckFifoParam+0xe8>
      break;
 80053ee:	bf00      	nop
    }
  } 
  
  return status; 
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop

08005400 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e039      	b.n	8005486 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d106      	bne.n	800542c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7fe fb24 	bl	8003a74 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685a      	ldr	r2, [r3, #4]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005450:	f023 0107 	bic.w	r1, r3, #7
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005466:	4b0a      	ldr	r3, [pc, #40]	; (8005490 <HAL_DMA2D_Init+0x90>)
 8005468:	4013      	ands	r3, r2
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	68d1      	ldr	r1, [r2, #12]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	6812      	ldr	r2, [r2, #0]
 8005472:	430b      	orrs	r3, r1
 8005474:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	ffffc000 	.word	0xffffc000

08005494 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
 80054a0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_DMA2D_Start+0x1c>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e018      	b.n	80054e2 <HAL_DMA2D_Start+0x4e>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	68b9      	ldr	r1, [r7, #8]
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 f988 	bl	80057e0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0201 	orr.w	r2, r2, #1
 80054de:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b086      	sub	sp, #24
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d056      	beq.n	80055b4 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8005506:	f7fe ffe1 	bl	80044cc <HAL_GetTick>
 800550a:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800550c:	e04b      	b.n	80055a6 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800551c:	2b00      	cmp	r3, #0
 800551e:	d023      	beq.n	8005568 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d005      	beq.n	8005536 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552e:	f043 0202 	orr.w	r2, r3, #2
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005544:	f043 0201 	orr.w	r2, r3, #1
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2221      	movs	r2, #33	; 0x21
 8005552:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2204      	movs	r2, #4
 8005558:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e0a5      	b.n	80056b4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556e:	d01a      	beq.n	80055a6 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005570:	f7fe ffac 	bl	80044cc <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	683a      	ldr	r2, [r7, #0]
 800557c:	429a      	cmp	r2, r3
 800557e:	d302      	bcc.n	8005586 <HAL_DMA2D_PollForTransfer+0x9c>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10f      	bne.n	80055a6 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558a:	f043 0220 	orr.w	r2, r3, #32
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2203      	movs	r2, #3
 8005596:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e086      	b.n	80056b4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ac      	beq.n	800550e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d061      	beq.n	800569a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80055d6:	f7fe ff79 	bl	80044cc <HAL_GetTick>
 80055da:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80055dc:	e056      	b.n	800568c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d02e      	beq.n	800564e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fe:	f043 0204 	orr.w	r2, r3, #4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f003 0320 	and.w	r3, r3, #32
 800560c:	2b00      	cmp	r3, #0
 800560e:	d005      	beq.n	800561c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005614:	f043 0202 	orr.w	r2, r3, #2
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d005      	beq.n	8005632 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562a:	f043 0201 	orr.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2229      	movs	r2, #41	; 0x29
 8005638:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2204      	movs	r2, #4
 800563e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e032      	b.n	80056b4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005654:	d01a      	beq.n	800568c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005656:	f7fe ff39 	bl	80044cc <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	683a      	ldr	r2, [r7, #0]
 8005662:	429a      	cmp	r2, r3
 8005664:	d302      	bcc.n	800566c <HAL_DMA2D_PollForTransfer+0x182>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10f      	bne.n	800568c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005670:	f043 0220 	orr.w	r2, r3, #32
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2203      	movs	r2, #3
 800567c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e013      	b.n	80056b4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f003 0310 	and.w	r3, r3, #16
 8005696:	2b00      	cmp	r3, #0
 8005698:	d0a1      	beq.n	80055de <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2212      	movs	r2, #18
 80056a0:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3718      	adds	r7, #24
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80056bc:	b480      	push	{r7}
 80056be:	b087      	sub	sp, #28
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_DMA2D_ConfigLayer+0x20>
 80056d8:	2302      	movs	r3, #2
 80056da:	e079      	b.n	80057d0 <HAL_DMA2D_ConfigLayer+0x114>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	3318      	adds	r3, #24
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	4413      	add	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	041b      	lsls	r3, r3, #16
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005706:	4b35      	ldr	r3, [pc, #212]	; (80057dc <HAL_DMA2D_ConfigLayer+0x120>)
 8005708:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	2b0a      	cmp	r3, #10
 8005710:	d003      	beq.n	800571a <HAL_DMA2D_ConfigLayer+0x5e>
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2b09      	cmp	r3, #9
 8005718:	d107      	bne.n	800572a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	4313      	orrs	r3, r2
 8005726:	617b      	str	r3, [r7, #20]
 8005728:	e005      	b.n	8005736 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	061b      	lsls	r3, r3, #24
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d120      	bne.n	800577e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	43db      	mvns	r3, r3
 8005746:	ea02 0103 	and.w	r1, r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	430a      	orrs	r2, r1
 8005752:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	2b0a      	cmp	r3, #10
 8005764:	d003      	beq.n	800576e <HAL_DMA2D_ConfigLayer+0xb2>
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2b09      	cmp	r3, #9
 800576c:	d127      	bne.n	80057be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800577a:	629a      	str	r2, [r3, #40]	; 0x28
 800577c:	e01f      	b.n	80057be <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	43db      	mvns	r3, r3
 8005788:	ea02 0103 	and.w	r1, r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	430a      	orrs	r2, r1
 8005794:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	2b0a      	cmp	r3, #10
 80057a6:	d003      	beq.n	80057b0 <HAL_DMA2D_ConfigLayer+0xf4>
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	2b09      	cmp	r3, #9
 80057ae:	d106      	bne.n	80057be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80057bc:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	371c      	adds	r7, #28
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	ff03000f 	.word	0xff03000f

080057e0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b08b      	sub	sp, #44	; 0x2c
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	041a      	lsls	r2, r3, #16
 80057fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057fe:	431a      	orrs	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005818:	d174      	bne.n	8005904 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005820:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005828:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005830:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	b2db      	uxtb	r3, r3
 8005836:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d108      	bne.n	8005852 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	431a      	orrs	r2, r3
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	4313      	orrs	r3, r2
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4313      	orrs	r3, r2
 800584e:	627b      	str	r3, [r7, #36]	; 0x24
 8005850:	e053      	b.n	80058fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d106      	bne.n	8005868 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	4313      	orrs	r3, r2
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	4313      	orrs	r3, r2
 8005864:	627b      	str	r3, [r7, #36]	; 0x24
 8005866:	e048      	b.n	80058fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	2b02      	cmp	r3, #2
 800586e:	d111      	bne.n	8005894 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	0cdb      	lsrs	r3, r3, #19
 8005874:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	0a9b      	lsrs	r3, r3, #10
 800587a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	08db      	lsrs	r3, r3, #3
 8005880:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	015a      	lsls	r2, r3, #5
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	02db      	lsls	r3, r3, #11
 800588a:	4313      	orrs	r3, r2
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	4313      	orrs	r3, r2
 8005890:	627b      	str	r3, [r7, #36]	; 0x24
 8005892:	e032      	b.n	80058fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	2b03      	cmp	r3, #3
 800589a:	d117      	bne.n	80058cc <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	0fdb      	lsrs	r3, r3, #31
 80058a0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	0cdb      	lsrs	r3, r3, #19
 80058a6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	0adb      	lsrs	r3, r3, #11
 80058ac:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	08db      	lsrs	r3, r3, #3
 80058b2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	015a      	lsls	r2, r3, #5
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	029b      	lsls	r3, r3, #10
 80058bc:	431a      	orrs	r2, r3
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	03db      	lsls	r3, r3, #15
 80058c2:	4313      	orrs	r3, r2
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	627b      	str	r3, [r7, #36]	; 0x24
 80058ca:	e016      	b.n	80058fa <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80058cc:	6a3b      	ldr	r3, [r7, #32]
 80058ce:	0f1b      	lsrs	r3, r3, #28
 80058d0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	0d1b      	lsrs	r3, r3, #20
 80058d6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	0b1b      	lsrs	r3, r3, #12
 80058dc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	091b      	lsrs	r3, r3, #4
 80058e2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	011a      	lsls	r2, r3, #4
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	431a      	orrs	r2, r3
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	031b      	lsls	r3, r3, #12
 80058f2:	4313      	orrs	r3, r2
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005900:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005902:	e003      	b.n	800590c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	60da      	str	r2, [r3, #12]
}
 800590c:	bf00      	nop
 800590e:	372c      	adds	r7, #44	; 0x2c
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005918:	b480      	push	{r7}
 800591a:	b089      	sub	sp, #36	; 0x24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005922:	2300      	movs	r3, #0
 8005924:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005926:	2300      	movs	r3, #0
 8005928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800592a:	2300      	movs	r3, #0
 800592c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800592e:	2300      	movs	r3, #0
 8005930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
 8005936:	e175      	b.n	8005c24 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005938:	2201      	movs	r2, #1
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	fa02 f303 	lsl.w	r3, r2, r3
 8005940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	4013      	ands	r3, r2
 800594a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	429a      	cmp	r2, r3
 8005952:	f040 8164 	bne.w	8005c1e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d00b      	beq.n	8005976 <HAL_GPIO_Init+0x5e>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2b02      	cmp	r3, #2
 8005964:	d007      	beq.n	8005976 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800596a:	2b11      	cmp	r3, #17
 800596c:	d003      	beq.n	8005976 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	2b12      	cmp	r3, #18
 8005974:	d130      	bne.n	80059d8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	005b      	lsls	r3, r3, #1
 8005980:	2203      	movs	r2, #3
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	43db      	mvns	r3, r3
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	4013      	ands	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	4313      	orrs	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	69ba      	ldr	r2, [r7, #24]
 80059a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059ac:	2201      	movs	r2, #1
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	43db      	mvns	r3, r3
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	4013      	ands	r3, r2
 80059ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	091b      	lsrs	r3, r3, #4
 80059c2:	f003 0201 	and.w	r2, r3, #1
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	fa02 f303 	lsl.w	r3, r2, r3
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	2203      	movs	r2, #3
 80059e4:	fa02 f303 	lsl.w	r3, r2, r3
 80059e8:	43db      	mvns	r3, r3
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	4013      	ands	r3, r2
 80059ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d003      	beq.n	8005a18 <HAL_GPIO_Init+0x100>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	2b12      	cmp	r3, #18
 8005a16:	d123      	bne.n	8005a60 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	08da      	lsrs	r2, r3, #3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	3208      	adds	r2, #8
 8005a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	220f      	movs	r2, #15
 8005a30:	fa02 f303 	lsl.w	r3, r2, r3
 8005a34:	43db      	mvns	r3, r3
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	691a      	ldr	r2, [r3, #16]
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f003 0307 	and.w	r3, r3, #7
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	08da      	lsrs	r2, r3, #3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	3208      	adds	r2, #8
 8005a5a:	69b9      	ldr	r1, [r7, #24]
 8005a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	2203      	movs	r2, #3
 8005a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a70:	43db      	mvns	r3, r3
 8005a72:	69ba      	ldr	r2, [r7, #24]
 8005a74:	4013      	ands	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f003 0203 	and.w	r2, r3, #3
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 80be 	beq.w	8005c1e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aa2:	4b66      	ldr	r3, [pc, #408]	; (8005c3c <HAL_GPIO_Init+0x324>)
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa6:	4a65      	ldr	r2, [pc, #404]	; (8005c3c <HAL_GPIO_Init+0x324>)
 8005aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aac:	6453      	str	r3, [r2, #68]	; 0x44
 8005aae:	4b63      	ldr	r3, [pc, #396]	; (8005c3c <HAL_GPIO_Init+0x324>)
 8005ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005aba:	4a61      	ldr	r2, [pc, #388]	; (8005c40 <HAL_GPIO_Init+0x328>)
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	089b      	lsrs	r3, r3, #2
 8005ac0:	3302      	adds	r3, #2
 8005ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f003 0303 	and.w	r3, r3, #3
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	220f      	movs	r2, #15
 8005ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	4013      	ands	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a58      	ldr	r2, [pc, #352]	; (8005c44 <HAL_GPIO_Init+0x32c>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d037      	beq.n	8005b56 <HAL_GPIO_Init+0x23e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a57      	ldr	r2, [pc, #348]	; (8005c48 <HAL_GPIO_Init+0x330>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d031      	beq.n	8005b52 <HAL_GPIO_Init+0x23a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a56      	ldr	r2, [pc, #344]	; (8005c4c <HAL_GPIO_Init+0x334>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d02b      	beq.n	8005b4e <HAL_GPIO_Init+0x236>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a55      	ldr	r2, [pc, #340]	; (8005c50 <HAL_GPIO_Init+0x338>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d025      	beq.n	8005b4a <HAL_GPIO_Init+0x232>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a54      	ldr	r2, [pc, #336]	; (8005c54 <HAL_GPIO_Init+0x33c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d01f      	beq.n	8005b46 <HAL_GPIO_Init+0x22e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a53      	ldr	r2, [pc, #332]	; (8005c58 <HAL_GPIO_Init+0x340>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d019      	beq.n	8005b42 <HAL_GPIO_Init+0x22a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a52      	ldr	r2, [pc, #328]	; (8005c5c <HAL_GPIO_Init+0x344>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d013      	beq.n	8005b3e <HAL_GPIO_Init+0x226>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a51      	ldr	r2, [pc, #324]	; (8005c60 <HAL_GPIO_Init+0x348>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00d      	beq.n	8005b3a <HAL_GPIO_Init+0x222>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a50      	ldr	r2, [pc, #320]	; (8005c64 <HAL_GPIO_Init+0x34c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d007      	beq.n	8005b36 <HAL_GPIO_Init+0x21e>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a4f      	ldr	r2, [pc, #316]	; (8005c68 <HAL_GPIO_Init+0x350>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d101      	bne.n	8005b32 <HAL_GPIO_Init+0x21a>
 8005b2e:	2309      	movs	r3, #9
 8005b30:	e012      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b32:	230a      	movs	r3, #10
 8005b34:	e010      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b36:	2308      	movs	r3, #8
 8005b38:	e00e      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b3a:	2307      	movs	r3, #7
 8005b3c:	e00c      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b3e:	2306      	movs	r3, #6
 8005b40:	e00a      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b42:	2305      	movs	r3, #5
 8005b44:	e008      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b46:	2304      	movs	r3, #4
 8005b48:	e006      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e004      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b4e:	2302      	movs	r3, #2
 8005b50:	e002      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <HAL_GPIO_Init+0x240>
 8005b56:	2300      	movs	r3, #0
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	f002 0203 	and.w	r2, r2, #3
 8005b5e:	0092      	lsls	r2, r2, #2
 8005b60:	4093      	lsls	r3, r2
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005b68:	4935      	ldr	r1, [pc, #212]	; (8005c40 <HAL_GPIO_Init+0x328>)
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	089b      	lsrs	r3, r3, #2
 8005b6e:	3302      	adds	r3, #2
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b76:	4b3d      	ldr	r3, [pc, #244]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	43db      	mvns	r3, r3
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	4013      	ands	r3, r2
 8005b84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005b92:	69ba      	ldr	r2, [r7, #24]
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b9a:	4a34      	ldr	r2, [pc, #208]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ba0:	4b32      	ldr	r3, [pc, #200]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	4013      	ands	r3, r2
 8005bae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d003      	beq.n	8005bc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005bbc:	69ba      	ldr	r2, [r7, #24]
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bc4:	4a29      	ldr	r2, [pc, #164]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bca:	4b28      	ldr	r3, [pc, #160]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	43db      	mvns	r3, r3
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bee:	4a1f      	ldr	r2, [pc, #124]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bf4:	4b1d      	ldr	r3, [pc, #116]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	4013      	ands	r3, r2
 8005c02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d003      	beq.n	8005c18 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c18:	4a14      	ldr	r2, [pc, #80]	; (8005c6c <HAL_GPIO_Init+0x354>)
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	3301      	adds	r3, #1
 8005c22:	61fb      	str	r3, [r7, #28]
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	2b0f      	cmp	r3, #15
 8005c28:	f67f ae86 	bls.w	8005938 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005c2c:	bf00      	nop
 8005c2e:	bf00      	nop
 8005c30:	3724      	adds	r7, #36	; 0x24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	40013800 	.word	0x40013800
 8005c44:	40020000 	.word	0x40020000
 8005c48:	40020400 	.word	0x40020400
 8005c4c:	40020800 	.word	0x40020800
 8005c50:	40020c00 	.word	0x40020c00
 8005c54:	40021000 	.word	0x40021000
 8005c58:	40021400 	.word	0x40021400
 8005c5c:	40021800 	.word	0x40021800
 8005c60:	40021c00 	.word	0x40021c00
 8005c64:	40022000 	.word	0x40022000
 8005c68:	40022400 	.word	0x40022400
 8005c6c:	40013c00 	.word	0x40013c00

08005c70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005c82:	2300      	movs	r3, #0
 8005c84:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	e0d9      	b.n	8005e40 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	f040 80c9 	bne.w	8005e3a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005ca8:	4a6b      	ldr	r2, [pc, #428]	; (8005e58 <HAL_GPIO_DeInit+0x1e8>)
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	089b      	lsrs	r3, r3, #2
 8005cae:	3302      	adds	r3, #2
 8005cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cb4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f003 0303 	and.w	r3, r3, #3
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	220f      	movs	r2, #15
 8005cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a63      	ldr	r2, [pc, #396]	; (8005e5c <HAL_GPIO_DeInit+0x1ec>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d037      	beq.n	8005d42 <HAL_GPIO_DeInit+0xd2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a62      	ldr	r2, [pc, #392]	; (8005e60 <HAL_GPIO_DeInit+0x1f0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d031      	beq.n	8005d3e <HAL_GPIO_DeInit+0xce>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a61      	ldr	r2, [pc, #388]	; (8005e64 <HAL_GPIO_DeInit+0x1f4>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d02b      	beq.n	8005d3a <HAL_GPIO_DeInit+0xca>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a60      	ldr	r2, [pc, #384]	; (8005e68 <HAL_GPIO_DeInit+0x1f8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d025      	beq.n	8005d36 <HAL_GPIO_DeInit+0xc6>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a5f      	ldr	r2, [pc, #380]	; (8005e6c <HAL_GPIO_DeInit+0x1fc>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01f      	beq.n	8005d32 <HAL_GPIO_DeInit+0xc2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a5e      	ldr	r2, [pc, #376]	; (8005e70 <HAL_GPIO_DeInit+0x200>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d019      	beq.n	8005d2e <HAL_GPIO_DeInit+0xbe>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a5d      	ldr	r2, [pc, #372]	; (8005e74 <HAL_GPIO_DeInit+0x204>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <HAL_GPIO_DeInit+0xba>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a5c      	ldr	r2, [pc, #368]	; (8005e78 <HAL_GPIO_DeInit+0x208>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00d      	beq.n	8005d26 <HAL_GPIO_DeInit+0xb6>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a5b      	ldr	r2, [pc, #364]	; (8005e7c <HAL_GPIO_DeInit+0x20c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d007      	beq.n	8005d22 <HAL_GPIO_DeInit+0xb2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a5a      	ldr	r2, [pc, #360]	; (8005e80 <HAL_GPIO_DeInit+0x210>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d101      	bne.n	8005d1e <HAL_GPIO_DeInit+0xae>
 8005d1a:	2309      	movs	r3, #9
 8005d1c:	e012      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d1e:	230a      	movs	r3, #10
 8005d20:	e010      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d22:	2308      	movs	r3, #8
 8005d24:	e00e      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d26:	2307      	movs	r3, #7
 8005d28:	e00c      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d2a:	2306      	movs	r3, #6
 8005d2c:	e00a      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d2e:	2305      	movs	r3, #5
 8005d30:	e008      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d32:	2304      	movs	r3, #4
 8005d34:	e006      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d36:	2303      	movs	r3, #3
 8005d38:	e004      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d3a:	2302      	movs	r3, #2
 8005d3c:	e002      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <HAL_GPIO_DeInit+0xd4>
 8005d42:	2300      	movs	r3, #0
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	f002 0203 	and.w	r2, r2, #3
 8005d4a:	0092      	lsls	r2, r2, #2
 8005d4c:	4093      	lsls	r3, r2
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d132      	bne.n	8005dba <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d54:	4b4b      	ldr	r3, [pc, #300]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	4949      	ldr	r1, [pc, #292]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d5e:	4013      	ands	r3, r2
 8005d60:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d62:	4b48      	ldr	r3, [pc, #288]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	4946      	ldr	r1, [pc, #280]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d70:	4b44      	ldr	r3, [pc, #272]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	43db      	mvns	r3, r3
 8005d78:	4942      	ldr	r1, [pc, #264]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d7e:	4b41      	ldr	r3, [pc, #260]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	43db      	mvns	r3, r3
 8005d86:	493f      	ldr	r1, [pc, #252]	; (8005e84 <HAL_GPIO_DeInit+0x214>)
 8005d88:	4013      	ands	r3, r2
 8005d8a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f003 0303 	and.w	r3, r3, #3
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	220f      	movs	r2, #15
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005d9c:	4a2e      	ldr	r2, [pc, #184]	; (8005e58 <HAL_GPIO_DeInit+0x1e8>)
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	089b      	lsrs	r3, r3, #2
 8005da2:	3302      	adds	r3, #2
 8005da4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	43da      	mvns	r2, r3
 8005dac:	482a      	ldr	r0, [pc, #168]	; (8005e58 <HAL_GPIO_DeInit+0x1e8>)
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	089b      	lsrs	r3, r3, #2
 8005db2:	400a      	ands	r2, r1
 8005db4:	3302      	adds	r3, #2
 8005db6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	2103      	movs	r1, #3
 8005dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	401a      	ands	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	08da      	lsrs	r2, r3, #3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3208      	adds	r2, #8
 8005dd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f003 0307 	and.w	r3, r3, #7
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	220f      	movs	r2, #15
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	08d2      	lsrs	r2, r2, #3
 8005df0:	4019      	ands	r1, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	3208      	adds	r2, #8
 8005df6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	2103      	movs	r1, #3
 8005e04:	fa01 f303 	lsl.w	r3, r1, r3
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	401a      	ands	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	2101      	movs	r1, #1
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	401a      	ands	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	2103      	movs	r1, #3
 8005e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e32:	43db      	mvns	r3, r3
 8005e34:	401a      	ands	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	2b0f      	cmp	r3, #15
 8005e44:	f67f af22 	bls.w	8005c8c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop
 8005e4c:	371c      	adds	r7, #28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	40013800 	.word	0x40013800
 8005e5c:	40020000 	.word	0x40020000
 8005e60:	40020400 	.word	0x40020400
 8005e64:	40020800 	.word	0x40020800
 8005e68:	40020c00 	.word	0x40020c00
 8005e6c:	40021000 	.word	0x40021000
 8005e70:	40021400 	.word	0x40021400
 8005e74:	40021800 	.word	0x40021800
 8005e78:	40021c00 	.word	0x40021c00
 8005e7c:	40022000 	.word	0x40022000
 8005e80:	40022400 	.word	0x40022400
 8005e84:	40013c00 	.word	0x40013c00

08005e88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	887b      	ldrh	r3, [r7, #2]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	73fb      	strb	r3, [r7, #15]
 8005ea4:	e001      	b.n	8005eaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	807b      	strh	r3, [r7, #2]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ec8:	787b      	ldrb	r3, [r7, #1]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ece:	887a      	ldrh	r2, [r7, #2]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005ed4:	e003      	b.n	8005ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005ed6:	887b      	ldrh	r3, [r7, #2]
 8005ed8:	041a      	lsls	r2, r3, #16
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	619a      	str	r2, [r3, #24]
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
	...

08005eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d101      	bne.n	8005efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e07f      	b.n	8005ffe <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d106      	bne.n	8005f18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7fd fdce 	bl	8003ab4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2224      	movs	r2, #36	; 0x24
 8005f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0201 	bic.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d107      	bne.n	8005f66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f62:	609a      	str	r2, [r3, #8]
 8005f64:	e006      	b.n	8005f74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d104      	bne.n	8005f86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6859      	ldr	r1, [r3, #4]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	4b1d      	ldr	r3, [pc, #116]	; (8006008 <HAL_I2C_Init+0x11c>)
 8005f92:	430b      	orrs	r3, r1
 8005f94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fa4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	691a      	ldr	r2, [r3, #16]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	ea42 0103 	orr.w	r1, r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	021a      	lsls	r2, r3, #8
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	69d9      	ldr	r1, [r3, #28]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a1a      	ldr	r2, [r3, #32]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0201 	orr.w	r2, r2, #1
 8005fde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	02008000 	.word	0x02008000

0800600c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e021      	b.n	8006062 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2224      	movs	r2, #36	; 0x24
 8006022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0201 	bic.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fd fdb4 	bl	8003ba4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af02      	add	r7, sp, #8
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	4608      	mov	r0, r1
 8006076:	4611      	mov	r1, r2
 8006078:	461a      	mov	r2, r3
 800607a:	4603      	mov	r3, r0
 800607c:	817b      	strh	r3, [r7, #10]
 800607e:	460b      	mov	r3, r1
 8006080:	813b      	strh	r3, [r7, #8]
 8006082:	4613      	mov	r3, r2
 8006084:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b20      	cmp	r3, #32
 8006090:	f040 80f9 	bne.w	8006286 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <HAL_I2C_Mem_Write+0x34>
 800609a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800609c:	2b00      	cmp	r3, #0
 800609e:	d105      	bne.n	80060ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e0ed      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_I2C_Mem_Write+0x4e>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e0e6      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060c2:	f7fe fa03 	bl	80044cc <HAL_GetTick>
 80060c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	2319      	movs	r3, #25
 80060ce:	2201      	movs	r2, #1
 80060d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f000 fad1 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d001      	beq.n	80060e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e0d1      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2221      	movs	r2, #33	; 0x21
 80060e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2240      	movs	r2, #64	; 0x40
 80060f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a3a      	ldr	r2, [r7, #32]
 80060fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006104:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800610c:	88f8      	ldrh	r0, [r7, #6]
 800610e:	893a      	ldrh	r2, [r7, #8]
 8006110:	8979      	ldrh	r1, [r7, #10]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	9301      	str	r3, [sp, #4]
 8006116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	4603      	mov	r3, r0
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 f9e1 	bl	80064e4 <I2C_RequestMemoryWrite>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e0a9      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006138:	b29b      	uxth	r3, r3
 800613a:	2bff      	cmp	r3, #255	; 0xff
 800613c:	d90e      	bls.n	800615c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	22ff      	movs	r2, #255	; 0xff
 8006142:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006148:	b2da      	uxtb	r2, r3
 800614a:	8979      	ldrh	r1, [r7, #10]
 800614c:	2300      	movs	r3, #0
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 fbb3 	bl	80068c0 <I2C_TransferConfig>
 800615a:	e00f      	b.n	800617c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800616a:	b2da      	uxtb	r2, r3
 800616c:	8979      	ldrh	r1, [r7, #10]
 800616e:	2300      	movs	r3, #0
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 fba2 	bl	80068c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800617c:	697a      	ldr	r2, [r7, #20]
 800617e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 fabb 	bl	80066fc <I2C_WaitOnTXISFlagUntilTimeout>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d001      	beq.n	8006190 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e07b      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006194:	781a      	ldrb	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d034      	beq.n	8006234 <HAL_I2C_Mem_Write+0x1c8>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d130      	bne.n	8006234 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d8:	2200      	movs	r2, #0
 80061da:	2180      	movs	r1, #128	; 0x80
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 fa4d 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e04d      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	2bff      	cmp	r3, #255	; 0xff
 80061f4:	d90e      	bls.n	8006214 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	22ff      	movs	r2, #255	; 0xff
 80061fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006200:	b2da      	uxtb	r2, r3
 8006202:	8979      	ldrh	r1, [r7, #10]
 8006204:	2300      	movs	r3, #0
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 fb57 	bl	80068c0 <I2C_TransferConfig>
 8006212:	e00f      	b.n	8006234 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006222:	b2da      	uxtb	r2, r3
 8006224:	8979      	ldrh	r1, [r7, #10]
 8006226:	2300      	movs	r3, #0
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 fb46 	bl	80068c0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006238:	b29b      	uxth	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d19e      	bne.n	800617c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 fa9a 	bl	800677c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e01a      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2220      	movs	r2, #32
 8006258:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6859      	ldr	r1, [r3, #4]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	4b0a      	ldr	r3, [pc, #40]	; (8006290 <HAL_I2C_Mem_Write+0x224>)
 8006266:	400b      	ands	r3, r1
 8006268:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006282:	2300      	movs	r3, #0
 8006284:	e000      	b.n	8006288 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006286:	2302      	movs	r3, #2
  }
}
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	fe00e800 	.word	0xfe00e800

08006294 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b088      	sub	sp, #32
 8006298:	af02      	add	r7, sp, #8
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	4608      	mov	r0, r1
 800629e:	4611      	mov	r1, r2
 80062a0:	461a      	mov	r2, r3
 80062a2:	4603      	mov	r3, r0
 80062a4:	817b      	strh	r3, [r7, #10]
 80062a6:	460b      	mov	r3, r1
 80062a8:	813b      	strh	r3, [r7, #8]
 80062aa:	4613      	mov	r3, r2
 80062ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	f040 80fd 	bne.w	80064b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d002      	beq.n	80062c8 <HAL_I2C_Mem_Read+0x34>
 80062c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d105      	bne.n	80062d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e0f1      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d101      	bne.n	80062e2 <HAL_I2C_Mem_Read+0x4e>
 80062de:	2302      	movs	r3, #2
 80062e0:	e0ea      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80062ea:	f7fe f8ef 	bl	80044cc <HAL_GetTick>
 80062ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	9300      	str	r3, [sp, #0]
 80062f4:	2319      	movs	r3, #25
 80062f6:	2201      	movs	r2, #1
 80062f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f000 f9bd 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e0d5      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2222      	movs	r2, #34	; 0x22
 8006310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2240      	movs	r2, #64	; 0x40
 8006318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a3a      	ldr	r2, [r7, #32]
 8006326:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800632c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006334:	88f8      	ldrh	r0, [r7, #6]
 8006336:	893a      	ldrh	r2, [r7, #8]
 8006338:	8979      	ldrh	r1, [r7, #10]
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	4603      	mov	r3, r0
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 f921 	bl	800658c <I2C_RequestMemoryRead>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d005      	beq.n	800635c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e0ad      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	2bff      	cmp	r3, #255	; 0xff
 8006364:	d90e      	bls.n	8006384 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	22ff      	movs	r2, #255	; 0xff
 800636a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006370:	b2da      	uxtb	r2, r3
 8006372:	8979      	ldrh	r1, [r7, #10]
 8006374:	4b52      	ldr	r3, [pc, #328]	; (80064c0 <HAL_I2C_Mem_Read+0x22c>)
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 fa9f 	bl	80068c0 <I2C_TransferConfig>
 8006382:	e00f      	b.n	80063a4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006388:	b29a      	uxth	r2, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006392:	b2da      	uxtb	r2, r3
 8006394:	8979      	ldrh	r1, [r7, #10]
 8006396:	4b4a      	ldr	r3, [pc, #296]	; (80064c0 <HAL_I2C_Mem_Read+0x22c>)
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f000 fa8e 	bl	80068c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063aa:	2200      	movs	r2, #0
 80063ac:	2104      	movs	r1, #4
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 f964 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e07c      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c8:	b2d2      	uxtb	r2, r2
 80063ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d0:	1c5a      	adds	r2, r3, #1
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d034      	beq.n	8006464 <HAL_I2C_Mem_Read+0x1d0>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d130      	bne.n	8006464 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	9300      	str	r3, [sp, #0]
 8006406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006408:	2200      	movs	r2, #0
 800640a:	2180      	movs	r1, #128	; 0x80
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 f935 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e04d      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006420:	b29b      	uxth	r3, r3
 8006422:	2bff      	cmp	r3, #255	; 0xff
 8006424:	d90e      	bls.n	8006444 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	22ff      	movs	r2, #255	; 0xff
 800642a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006430:	b2da      	uxtb	r2, r3
 8006432:	8979      	ldrh	r1, [r7, #10]
 8006434:	2300      	movs	r3, #0
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 fa3f 	bl	80068c0 <I2C_TransferConfig>
 8006442:	e00f      	b.n	8006464 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006448:	b29a      	uxth	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006452:	b2da      	uxtb	r2, r3
 8006454:	8979      	ldrh	r1, [r7, #10]
 8006456:	2300      	movs	r3, #0
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 fa2e 	bl	80068c0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006468:	b29b      	uxth	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d19a      	bne.n	80063a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f000 f982 	bl	800677c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e01a      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2220      	movs	r2, #32
 8006488:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6859      	ldr	r1, [r3, #4]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	4b0b      	ldr	r3, [pc, #44]	; (80064c4 <HAL_I2C_Mem_Read+0x230>)
 8006496:	400b      	ands	r3, r1
 8006498:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e000      	b.n	80064b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80064b6:	2302      	movs	r3, #2
  }
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3718      	adds	r7, #24
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	80002400 	.word	0x80002400
 80064c4:	fe00e800 	.word	0xfe00e800

080064c8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064d6:	b2db      	uxtb	r3, r3
}
 80064d8:	4618      	mov	r0, r3
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	4608      	mov	r0, r1
 80064ee:	4611      	mov	r1, r2
 80064f0:	461a      	mov	r2, r3
 80064f2:	4603      	mov	r3, r0
 80064f4:	817b      	strh	r3, [r7, #10]
 80064f6:	460b      	mov	r3, r1
 80064f8:	813b      	strh	r3, [r7, #8]
 80064fa:	4613      	mov	r3, r2
 80064fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80064fe:	88fb      	ldrh	r3, [r7, #6]
 8006500:	b2da      	uxtb	r2, r3
 8006502:	8979      	ldrh	r1, [r7, #10]
 8006504:	4b20      	ldr	r3, [pc, #128]	; (8006588 <I2C_RequestMemoryWrite+0xa4>)
 8006506:	9300      	str	r3, [sp, #0]
 8006508:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 f9d7 	bl	80068c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006512:	69fa      	ldr	r2, [r7, #28]
 8006514:	69b9      	ldr	r1, [r7, #24]
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f000 f8f0 	bl	80066fc <I2C_WaitOnTXISFlagUntilTimeout>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d001      	beq.n	8006526 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e02c      	b.n	8006580 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	2b01      	cmp	r3, #1
 800652a:	d105      	bne.n	8006538 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800652c:	893b      	ldrh	r3, [r7, #8]
 800652e:	b2da      	uxtb	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	629a      	str	r2, [r3, #40]	; 0x28
 8006536:	e015      	b.n	8006564 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006538:	893b      	ldrh	r3, [r7, #8]
 800653a:	0a1b      	lsrs	r3, r3, #8
 800653c:	b29b      	uxth	r3, r3
 800653e:	b2da      	uxtb	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006546:	69fa      	ldr	r2, [r7, #28]
 8006548:	69b9      	ldr	r1, [r7, #24]
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f8d6 	bl	80066fc <I2C_WaitOnTXISFlagUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e012      	b.n	8006580 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800655a:	893b      	ldrh	r3, [r7, #8]
 800655c:	b2da      	uxtb	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	9300      	str	r3, [sp, #0]
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2200      	movs	r2, #0
 800656c:	2180      	movs	r1, #128	; 0x80
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f000 f884 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d001      	beq.n	800657e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e000      	b.n	8006580 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	80002000 	.word	0x80002000

0800658c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af02      	add	r7, sp, #8
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	4608      	mov	r0, r1
 8006596:	4611      	mov	r1, r2
 8006598:	461a      	mov	r2, r3
 800659a:	4603      	mov	r3, r0
 800659c:	817b      	strh	r3, [r7, #10]
 800659e:	460b      	mov	r3, r1
 80065a0:	813b      	strh	r3, [r7, #8]
 80065a2:	4613      	mov	r3, r2
 80065a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	8979      	ldrh	r1, [r7, #10]
 80065ac:	4b20      	ldr	r3, [pc, #128]	; (8006630 <I2C_RequestMemoryRead+0xa4>)
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	2300      	movs	r3, #0
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 f984 	bl	80068c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065b8:	69fa      	ldr	r2, [r7, #28]
 80065ba:	69b9      	ldr	r1, [r7, #24]
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 f89d 	bl	80066fc <I2C_WaitOnTXISFlagUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e02c      	b.n	8006626 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065cc:	88fb      	ldrh	r3, [r7, #6]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d105      	bne.n	80065de <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065d2:	893b      	ldrh	r3, [r7, #8]
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	629a      	str	r2, [r3, #40]	; 0x28
 80065dc:	e015      	b.n	800660a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80065de:	893b      	ldrh	r3, [r7, #8]
 80065e0:	0a1b      	lsrs	r3, r3, #8
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	b2da      	uxtb	r2, r3
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ec:	69fa      	ldr	r2, [r7, #28]
 80065ee:	69b9      	ldr	r1, [r7, #24]
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f883 	bl	80066fc <I2C_WaitOnTXISFlagUntilTimeout>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d001      	beq.n	8006600 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	e012      	b.n	8006626 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006600:	893b      	ldrh	r3, [r7, #8]
 8006602:	b2da      	uxtb	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	9300      	str	r3, [sp, #0]
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	2200      	movs	r2, #0
 8006612:	2140      	movs	r1, #64	; 0x40
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 f831 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e000      	b.n	8006626 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	80002000 	.word	0x80002000

08006634 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b02      	cmp	r3, #2
 8006648:	d103      	bne.n	8006652 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2200      	movs	r2, #0
 8006650:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b01      	cmp	r3, #1
 800665e:	d007      	beq.n	8006670 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	699a      	ldr	r2, [r3, #24]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	619a      	str	r2, [r3, #24]
  }
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	4613      	mov	r3, r2
 800668a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800668c:	e022      	b.n	80066d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006694:	d01e      	beq.n	80066d4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006696:	f7fd ff19 	bl	80044cc <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d302      	bcc.n	80066ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d113      	bne.n	80066d4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b0:	f043 0220 	orr.w	r2, r3, #32
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2220      	movs	r2, #32
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e00f      	b.n	80066f4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	4013      	ands	r3, r2
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	bf0c      	ite	eq
 80066e4:	2301      	moveq	r3, #1
 80066e6:	2300      	movne	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	461a      	mov	r2, r3
 80066ec:	79fb      	ldrb	r3, [r7, #7]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d0cd      	beq.n	800668e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006708:	e02c      	b.n	8006764 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	68b9      	ldr	r1, [r7, #8]
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 f870 	bl	80067f4 <I2C_IsAcknowledgeFailed>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e02a      	b.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006724:	d01e      	beq.n	8006764 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006726:	f7fd fed1 	bl	80044cc <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	429a      	cmp	r2, r3
 8006734:	d302      	bcc.n	800673c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d113      	bne.n	8006764 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006740:	f043 0220 	orr.w	r2, r3, #32
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2220      	movs	r2, #32
 800674c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e007      	b.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b02      	cmp	r3, #2
 8006770:	d1cb      	bne.n	800670a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006788:	e028      	b.n	80067dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 f830 	bl	80067f4 <I2C_IsAcknowledgeFailed>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d001      	beq.n	800679e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e026      	b.n	80067ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800679e:	f7fd fe95 	bl	80044cc <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d302      	bcc.n	80067b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d113      	bne.n	80067dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b8:	f043 0220 	orr.w	r2, r3, #32
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2220      	movs	r2, #32
 80067c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e007      	b.n	80067ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	f003 0320 	and.w	r3, r3, #32
 80067e6:	2b20      	cmp	r3, #32
 80067e8:	d1cf      	bne.n	800678a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	f003 0310 	and.w	r3, r3, #16
 800680a:	2b10      	cmp	r3, #16
 800680c:	d151      	bne.n	80068b2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800680e:	e022      	b.n	8006856 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006816:	d01e      	beq.n	8006856 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006818:	f7fd fe58 	bl	80044cc <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	429a      	cmp	r2, r3
 8006826:	d302      	bcc.n	800682e <I2C_IsAcknowledgeFailed+0x3a>
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d113      	bne.n	8006856 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006832:	f043 0220 	orr.w	r2, r3, #32
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2220      	movs	r2, #32
 800683e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e02e      	b.n	80068b4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	f003 0320 	and.w	r3, r3, #32
 8006860:	2b20      	cmp	r3, #32
 8006862:	d1d5      	bne.n	8006810 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2210      	movs	r2, #16
 800686a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2220      	movs	r2, #32
 8006872:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f7ff fedd 	bl	8006634 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6859      	ldr	r1, [r3, #4]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	4b0d      	ldr	r3, [pc, #52]	; (80068bc <I2C_IsAcknowledgeFailed+0xc8>)
 8006886:	400b      	ands	r3, r1
 8006888:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800688e:	f043 0204 	orr.w	r2, r3, #4
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2220      	movs	r2, #32
 800689a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e000      	b.n	80068b4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	fe00e800 	.word	0xfe00e800

080068c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	607b      	str	r3, [r7, #4]
 80068ca:	460b      	mov	r3, r1
 80068cc:	817b      	strh	r3, [r7, #10]
 80068ce:	4613      	mov	r3, r2
 80068d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	0d5b      	lsrs	r3, r3, #21
 80068dc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80068e0:	4b0d      	ldr	r3, [pc, #52]	; (8006918 <I2C_TransferConfig+0x58>)
 80068e2:	430b      	orrs	r3, r1
 80068e4:	43db      	mvns	r3, r3
 80068e6:	ea02 0103 	and.w	r1, r2, r3
 80068ea:	897b      	ldrh	r3, [r7, #10]
 80068ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80068f0:	7a7b      	ldrb	r3, [r7, #9]
 80068f2:	041b      	lsls	r3, r3, #16
 80068f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80068f8:	431a      	orrs	r2, r3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	431a      	orrs	r2, r3
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	431a      	orrs	r2, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800690a:	bf00      	nop
 800690c:	3714      	adds	r7, #20
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	03ff63ff 	.word	0x03ff63ff

0800691c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800692c:	b2db      	uxtb	r3, r3
 800692e:	2b20      	cmp	r3, #32
 8006930:	d138      	bne.n	80069a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800693c:	2302      	movs	r3, #2
 800693e:	e032      	b.n	80069a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2224      	movs	r2, #36	; 0x24
 800694c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f022 0201 	bic.w	r2, r2, #1
 800695e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800696e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6819      	ldr	r1, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f042 0201 	orr.w	r2, r2, #1
 800698e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80069a0:	2300      	movs	r3, #0
 80069a2:	e000      	b.n	80069a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80069a4:	2302      	movs	r3, #2
  }
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b085      	sub	sp, #20
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
 80069ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b20      	cmp	r3, #32
 80069c6:	d139      	bne.n	8006a3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80069d2:	2302      	movs	r3, #2
 80069d4:	e033      	b.n	8006a3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2224      	movs	r2, #36	; 0x24
 80069e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f022 0201 	bic.w	r2, r2, #1
 80069f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006a04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	021b      	lsls	r3, r3, #8
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	e000      	b.n	8006a3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006a3c:	2302      	movs	r3, #2
  }
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
	...

08006a4c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e0bf      	b.n	8006bde <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d106      	bne.n	8006a78 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fd f8d2 	bl	8003c1c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	699a      	ldr	r2, [r3, #24]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006a8e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6999      	ldr	r1, [r3, #24]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006aa4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	430a      	orrs	r2, r1
 8006ab2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6899      	ldr	r1, [r3, #8]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	4b4a      	ldr	r3, [pc, #296]	; (8006be8 <HAL_LTDC_Init+0x19c>)
 8006ac0:	400b      	ands	r3, r1
 8006ac2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	041b      	lsls	r3, r3, #16
 8006aca:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6899      	ldr	r1, [r3, #8]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	699a      	ldr	r2, [r3, #24]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68d9      	ldr	r1, [r3, #12]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	4b3e      	ldr	r3, [pc, #248]	; (8006be8 <HAL_LTDC_Init+0x19c>)
 8006aee:	400b      	ands	r3, r1
 8006af0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	041b      	lsls	r3, r3, #16
 8006af8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68d9      	ldr	r1, [r3, #12]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a1a      	ldr	r2, [r3, #32]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	431a      	orrs	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6919      	ldr	r1, [r3, #16]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	4b33      	ldr	r3, [pc, #204]	; (8006be8 <HAL_LTDC_Init+0x19c>)
 8006b1c:	400b      	ands	r3, r1
 8006b1e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	041b      	lsls	r3, r3, #16
 8006b26:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	6919      	ldr	r1, [r3, #16]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	431a      	orrs	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6959      	ldr	r1, [r3, #20]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	4b27      	ldr	r3, [pc, #156]	; (8006be8 <HAL_LTDC_Init+0x19c>)
 8006b4a:	400b      	ands	r3, r1
 8006b4c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b52:	041b      	lsls	r3, r3, #16
 8006b54:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6959      	ldr	r1, [r3, #20]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	431a      	orrs	r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006b7c:	041b      	lsls	r3, r3, #16
 8006b7e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006b8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f042 0206 	orr.w	r2, r2, #6
 8006bba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699a      	ldr	r2, [r3, #24]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f042 0201 	orr.w	r2, r2, #1
 8006bca:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3710      	adds	r7, #16
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	f000f800 	.word	0xf000f800

08006bec <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c02:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d023      	beq.n	8006c56 <HAL_LTDC_IRQHandler+0x6a>
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d01e      	beq.n	8006c56 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 0204 	bic.w	r2, r2, #4
 8006c26:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2204      	movs	r2, #4
 8006c2e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c36:	f043 0201 	orr.w	r2, r3, #1
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2204      	movs	r2, #4
 8006c44:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f86f 	bl	8006d34 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f003 0302 	and.w	r3, r3, #2
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d023      	beq.n	8006ca8 <HAL_LTDC_IRQHandler+0xbc>
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d01e      	beq.n	8006ca8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 0202 	bic.w	r2, r2, #2
 8006c78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c88:	f043 0202 	orr.w	r2, r3, #2
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2204      	movs	r2, #4
 8006c96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f846 	bl	8006d34 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d01b      	beq.n	8006cea <HAL_LTDC_IRQHandler+0xfe>
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d016      	beq.n	8006cea <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f022 0201 	bic.w	r2, r2, #1
 8006cca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f82f 	bl	8006d48 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f003 0308 	and.w	r3, r3, #8
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d01b      	beq.n	8006d2c <HAL_LTDC_IRQHandler+0x140>
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	f003 0308 	and.w	r3, r3, #8
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d016      	beq.n	8006d2c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0208 	bic.w	r2, r2, #8
 8006d0c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2208      	movs	r2, #8
 8006d14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f818 	bl	8006d5c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006d2c:	bf00      	nop
 8006d2e:	3710      	adds	r7, #16
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006d70:	b5b0      	push	{r4, r5, r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_LTDC_ConfigLayer+0x1a>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e02c      	b.n	8006de4 <HAL_LTDC_ConfigLayer+0x74>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2202      	movs	r2, #2
 8006d96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2134      	movs	r1, #52	; 0x34
 8006da0:	fb01 f303 	mul.w	r3, r1, r3
 8006da4:	4413      	add	r3, r2
 8006da6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	4614      	mov	r4, r2
 8006dae:	461d      	mov	r5, r3
 8006db0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006db2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006db4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006db6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006db8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dbc:	682b      	ldr	r3, [r5, #0]
 8006dbe:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	68b9      	ldr	r1, [r7, #8]
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f000 f81f 	bl	8006e08 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bdb0      	pop	{r4, r5, r7, pc}

08006dec <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006dfa:	b2db      	uxtb	r3, r3
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b089      	sub	sp, #36	; 0x24
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	0c1b      	lsrs	r3, r3, #16
 8006e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e24:	4413      	add	r3, r2
 8006e26:	041b      	lsls	r3, r3, #16
 8006e28:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	01db      	lsls	r3, r3, #7
 8006e34:	4413      	add	r3, r2
 8006e36:	3384      	adds	r3, #132	; 0x84
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	6812      	ldr	r2, [r2, #0]
 8006e3e:	4611      	mov	r1, r2
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	01d2      	lsls	r2, r2, #7
 8006e44:	440a      	add	r2, r1
 8006e46:	3284      	adds	r2, #132	; 0x84
 8006e48:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006e4c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	0c1b      	lsrs	r3, r3, #16
 8006e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e5e:	4413      	add	r3, r2
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4619      	mov	r1, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	01db      	lsls	r3, r3, #7
 8006e6c:	440b      	add	r3, r1
 8006e6e:	3384      	adds	r3, #132	; 0x84
 8006e70:	4619      	mov	r1, r3
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e86:	4413      	add	r3, r2
 8006e88:	041b      	lsls	r3, r3, #16
 8006e8a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	461a      	mov	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	01db      	lsls	r3, r3, #7
 8006e96:	4413      	add	r3, r2
 8006e98:	3384      	adds	r3, #132	; 0x84
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	6812      	ldr	r2, [r2, #0]
 8006ea0:	4611      	mov	r1, r2
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	01d2      	lsls	r2, r2, #7
 8006ea6:	440a      	add	r2, r1
 8006ea8:	3284      	adds	r2, #132	; 0x84
 8006eaa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006eae:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	689a      	ldr	r2, [r3, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ebe:	4413      	add	r3, r2
 8006ec0:	1c5a      	adds	r2, r3, #1
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	01db      	lsls	r3, r3, #7
 8006ecc:	440b      	add	r3, r1
 8006ece:	3384      	adds	r3, #132	; 0x84
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	461a      	mov	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	01db      	lsls	r3, r3, #7
 8006ee2:	4413      	add	r3, r2
 8006ee4:	3384      	adds	r3, #132	; 0x84
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	6812      	ldr	r2, [r2, #0]
 8006eec:	4611      	mov	r1, r2
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	01d2      	lsls	r2, r2, #7
 8006ef2:	440a      	add	r2, r1
 8006ef4:	3284      	adds	r2, #132	; 0x84
 8006ef6:	f023 0307 	bic.w	r3, r3, #7
 8006efa:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	461a      	mov	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	01db      	lsls	r3, r3, #7
 8006f06:	4413      	add	r3, r2
 8006f08:	3384      	adds	r3, #132	; 0x84
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006f22:	041b      	lsls	r3, r3, #16
 8006f24:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	061b      	lsls	r3, r3, #24
 8006f2c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	461a      	mov	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	01db      	lsls	r3, r3, #7
 8006f38:	4413      	add	r3, r2
 8006f3a:	3384      	adds	r3, #132	; 0x84
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	461a      	mov	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	01db      	lsls	r3, r3, #7
 8006f48:	4413      	add	r3, r2
 8006f4a:	3384      	adds	r3, #132	; 0x84
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	2300      	movs	r3, #0
 8006f50:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006f58:	461a      	mov	r2, r3
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	431a      	orrs	r2, r3
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4619      	mov	r1, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	01db      	lsls	r3, r3, #7
 8006f6c:	440b      	add	r3, r1
 8006f6e:	3384      	adds	r3, #132	; 0x84
 8006f70:	4619      	mov	r1, r3
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	01db      	lsls	r3, r3, #7
 8006f82:	4413      	add	r3, r2
 8006f84:	3384      	adds	r3, #132	; 0x84
 8006f86:	695b      	ldr	r3, [r3, #20]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	6812      	ldr	r2, [r2, #0]
 8006f8c:	4611      	mov	r1, r2
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	01d2      	lsls	r2, r2, #7
 8006f92:	440a      	add	r2, r1
 8006f94:	3284      	adds	r2, #132	; 0x84
 8006f96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f9a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	01db      	lsls	r3, r3, #7
 8006fa6:	4413      	add	r3, r2
 8006fa8:	3384      	adds	r3, #132	; 0x84
 8006faa:	461a      	mov	r2, r3
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	01db      	lsls	r3, r3, #7
 8006fbc:	4413      	add	r3, r2
 8006fbe:	3384      	adds	r3, #132	; 0x84
 8006fc0:	69da      	ldr	r2, [r3, #28]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	01db      	lsls	r3, r3, #7
 8006fcc:	440b      	add	r3, r1
 8006fce:	3384      	adds	r3, #132	; 0x84
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	4b58      	ldr	r3, [pc, #352]	; (8007134 <LTDC_SetConfig+0x32c>)
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	69da      	ldr	r2, [r3, #28]
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	68f9      	ldr	r1, [r7, #12]
 8006fe2:	6809      	ldr	r1, [r1, #0]
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	01c9      	lsls	r1, r1, #7
 8006fea:	4401      	add	r1, r0
 8006fec:	3184      	adds	r1, #132	; 0x84
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	01db      	lsls	r3, r3, #7
 8006ffc:	4413      	add	r3, r2
 8006ffe:	3384      	adds	r3, #132	; 0x84
 8007000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	01db      	lsls	r3, r3, #7
 800700c:	4413      	add	r3, r2
 800700e:	3384      	adds	r3, #132	; 0x84
 8007010:	461a      	mov	r2, r3
 8007012:	2300      	movs	r3, #0
 8007014:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	01db      	lsls	r3, r3, #7
 8007020:	4413      	add	r3, r2
 8007022:	3384      	adds	r3, #132	; 0x84
 8007024:	461a      	mov	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d102      	bne.n	800703a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8007034:	2304      	movs	r3, #4
 8007036:	61fb      	str	r3, [r7, #28]
 8007038:	e01b      	b.n	8007072 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d102      	bne.n	8007048 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8007042:	2303      	movs	r3, #3
 8007044:	61fb      	str	r3, [r7, #28]
 8007046:	e014      	b.n	8007072 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	2b04      	cmp	r3, #4
 800704e:	d00b      	beq.n	8007068 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007054:	2b02      	cmp	r3, #2
 8007056:	d007      	beq.n	8007068 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800705c:	2b03      	cmp	r3, #3
 800705e:	d003      	beq.n	8007068 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007064:	2b07      	cmp	r3, #7
 8007066:	d102      	bne.n	800706e <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007068:	2302      	movs	r3, #2
 800706a:	61fb      	str	r3, [r7, #28]
 800706c:	e001      	b.n	8007072 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800706e:	2301      	movs	r3, #1
 8007070:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	01db      	lsls	r3, r3, #7
 800707c:	4413      	add	r3, r2
 800707e:	3384      	adds	r3, #132	; 0x84
 8007080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	6812      	ldr	r2, [r2, #0]
 8007086:	4611      	mov	r1, r2
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	01d2      	lsls	r2, r2, #7
 800708c:	440a      	add	r2, r1
 800708e:	3284      	adds	r2, #132	; 0x84
 8007090:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007094:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709a:	69fa      	ldr	r2, [r7, #28]
 800709c:	fb02 f303 	mul.w	r3, r2, r3
 80070a0:	041a      	lsls	r2, r3, #16
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	6859      	ldr	r1, [r3, #4]
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	1acb      	subs	r3, r1, r3
 80070ac:	69f9      	ldr	r1, [r7, #28]
 80070ae:	fb01 f303 	mul.w	r3, r1, r3
 80070b2:	3303      	adds	r3, #3
 80070b4:	68f9      	ldr	r1, [r7, #12]
 80070b6:	6809      	ldr	r1, [r1, #0]
 80070b8:	4608      	mov	r0, r1
 80070ba:	6879      	ldr	r1, [r7, #4]
 80070bc:	01c9      	lsls	r1, r1, #7
 80070be:	4401      	add	r1, r0
 80070c0:	3184      	adds	r1, #132	; 0x84
 80070c2:	4313      	orrs	r3, r2
 80070c4:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	01db      	lsls	r3, r3, #7
 80070d0:	4413      	add	r3, r2
 80070d2:	3384      	adds	r3, #132	; 0x84
 80070d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4619      	mov	r1, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	01db      	lsls	r3, r3, #7
 80070e0:	440b      	add	r3, r1
 80070e2:	3384      	adds	r3, #132	; 0x84
 80070e4:	4619      	mov	r1, r3
 80070e6:	4b14      	ldr	r3, [pc, #80]	; (8007138 <LTDC_SetConfig+0x330>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	461a      	mov	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	01db      	lsls	r3, r3, #7
 80070f6:	4413      	add	r3, r2
 80070f8:	3384      	adds	r3, #132	; 0x84
 80070fa:	461a      	mov	r2, r3
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007100:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	01db      	lsls	r3, r3, #7
 800710c:	4413      	add	r3, r2
 800710e:	3384      	adds	r3, #132	; 0x84
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	6812      	ldr	r2, [r2, #0]
 8007116:	4611      	mov	r1, r2
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	01d2      	lsls	r2, r2, #7
 800711c:	440a      	add	r2, r1
 800711e:	3284      	adds	r2, #132	; 0x84
 8007120:	f043 0301 	orr.w	r3, r3, #1
 8007124:	6013      	str	r3, [r2, #0]
}
 8007126:	bf00      	nop
 8007128:	3724      	adds	r7, #36	; 0x24
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	fffff8f8 	.word	0xfffff8f8
 8007138:	fffff800 	.word	0xfffff800

0800713c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007140:	4b05      	ldr	r3, [pc, #20]	; (8007158 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a04      	ldr	r2, [pc, #16]	; (8007158 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800714a:	6013      	str	r3, [r2, #0]
}
 800714c:	bf00      	nop
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	40007000 	.word	0x40007000

0800715c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007162:	2300      	movs	r3, #0
 8007164:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007166:	4b23      	ldr	r3, [pc, #140]	; (80071f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800716a:	4a22      	ldr	r2, [pc, #136]	; (80071f4 <HAL_PWREx_EnableOverDrive+0x98>)
 800716c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007170:	6413      	str	r3, [r2, #64]	; 0x40
 8007172:	4b20      	ldr	r3, [pc, #128]	; (80071f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800717a:	603b      	str	r3, [r7, #0]
 800717c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800717e:	4b1e      	ldr	r3, [pc, #120]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a1d      	ldr	r2, [pc, #116]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007188:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800718a:	f7fd f99f 	bl	80044cc <HAL_GetTick>
 800718e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007190:	e009      	b.n	80071a6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007192:	f7fd f99b 	bl	80044cc <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071a0:	d901      	bls.n	80071a6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e022      	b.n	80071ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80071a6:	4b14      	ldr	r3, [pc, #80]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071b2:	d1ee      	bne.n	8007192 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80071b4:	4b10      	ldr	r3, [pc, #64]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a0f      	ldr	r2, [pc, #60]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80071ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071be:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071c0:	f7fd f984 	bl	80044cc <HAL_GetTick>
 80071c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80071c6:	e009      	b.n	80071dc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80071c8:	f7fd f980 	bl	80044cc <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071d6:	d901      	bls.n	80071dc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e007      	b.n	80071ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80071dc:	4b06      	ldr	r3, [pc, #24]	; (80071f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80071e8:	d1ee      	bne.n	80071c8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	40023800 	.word	0x40023800
 80071f8:	40007000 	.word	0x40007000

080071fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007204:	2300      	movs	r3, #0
 8007206:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e291      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	f000 8087 	beq.w	800732e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007220:	4b96      	ldr	r3, [pc, #600]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f003 030c 	and.w	r3, r3, #12
 8007228:	2b04      	cmp	r3, #4
 800722a:	d00c      	beq.n	8007246 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800722c:	4b93      	ldr	r3, [pc, #588]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f003 030c 	and.w	r3, r3, #12
 8007234:	2b08      	cmp	r3, #8
 8007236:	d112      	bne.n	800725e <HAL_RCC_OscConfig+0x62>
 8007238:	4b90      	ldr	r3, [pc, #576]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007240:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007244:	d10b      	bne.n	800725e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007246:	4b8d      	ldr	r3, [pc, #564]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d06c      	beq.n	800732c <HAL_RCC_OscConfig+0x130>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d168      	bne.n	800732c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e26b      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007266:	d106      	bne.n	8007276 <HAL_RCC_OscConfig+0x7a>
 8007268:	4b84      	ldr	r3, [pc, #528]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a83      	ldr	r2, [pc, #524]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800726e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	e02e      	b.n	80072d4 <HAL_RCC_OscConfig+0xd8>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10c      	bne.n	8007298 <HAL_RCC_OscConfig+0x9c>
 800727e:	4b7f      	ldr	r3, [pc, #508]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a7e      	ldr	r2, [pc, #504]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007284:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007288:	6013      	str	r3, [r2, #0]
 800728a:	4b7c      	ldr	r3, [pc, #496]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a7b      	ldr	r2, [pc, #492]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007290:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	e01d      	b.n	80072d4 <HAL_RCC_OscConfig+0xd8>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072a0:	d10c      	bne.n	80072bc <HAL_RCC_OscConfig+0xc0>
 80072a2:	4b76      	ldr	r3, [pc, #472]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a75      	ldr	r2, [pc, #468]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	4b73      	ldr	r3, [pc, #460]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a72      	ldr	r2, [pc, #456]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b8:	6013      	str	r3, [r2, #0]
 80072ba:	e00b      	b.n	80072d4 <HAL_RCC_OscConfig+0xd8>
 80072bc:	4b6f      	ldr	r3, [pc, #444]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a6e      	ldr	r2, [pc, #440]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	4b6c      	ldr	r3, [pc, #432]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a6b      	ldr	r2, [pc, #428]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d013      	beq.n	8007304 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072dc:	f7fd f8f6 	bl	80044cc <HAL_GetTick>
 80072e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072e2:	e008      	b.n	80072f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072e4:	f7fd f8f2 	bl	80044cc <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	2b64      	cmp	r3, #100	; 0x64
 80072f0:	d901      	bls.n	80072f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e21f      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072f6:	4b61      	ldr	r3, [pc, #388]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d0f0      	beq.n	80072e4 <HAL_RCC_OscConfig+0xe8>
 8007302:	e014      	b.n	800732e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007304:	f7fd f8e2 	bl	80044cc <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800730c:	f7fd f8de 	bl	80044cc <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b64      	cmp	r3, #100	; 0x64
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e20b      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800731e:	4b57      	ldr	r3, [pc, #348]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1f0      	bne.n	800730c <HAL_RCC_OscConfig+0x110>
 800732a:	e000      	b.n	800732e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800732c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b00      	cmp	r3, #0
 8007338:	d069      	beq.n	800740e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800733a:	4b50      	ldr	r3, [pc, #320]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 030c 	and.w	r3, r3, #12
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00b      	beq.n	800735e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007346:	4b4d      	ldr	r3, [pc, #308]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f003 030c 	and.w	r3, r3, #12
 800734e:	2b08      	cmp	r3, #8
 8007350:	d11c      	bne.n	800738c <HAL_RCC_OscConfig+0x190>
 8007352:	4b4a      	ldr	r3, [pc, #296]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d116      	bne.n	800738c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800735e:	4b47      	ldr	r3, [pc, #284]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0302 	and.w	r3, r3, #2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d005      	beq.n	8007376 <HAL_RCC_OscConfig+0x17a>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d001      	beq.n	8007376 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e1df      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007376:	4b41      	ldr	r3, [pc, #260]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	00db      	lsls	r3, r3, #3
 8007384:	493d      	ldr	r1, [pc, #244]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007386:	4313      	orrs	r3, r2
 8007388:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800738a:	e040      	b.n	800740e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d023      	beq.n	80073dc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007394:	4b39      	ldr	r3, [pc, #228]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a38      	ldr	r2, [pc, #224]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800739a:	f043 0301 	orr.w	r3, r3, #1
 800739e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a0:	f7fd f894 	bl	80044cc <HAL_GetTick>
 80073a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073a6:	e008      	b.n	80073ba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073a8:	f7fd f890 	bl	80044cc <HAL_GetTick>
 80073ac:	4602      	mov	r2, r0
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d901      	bls.n	80073ba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e1bd      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073ba:	4b30      	ldr	r3, [pc, #192]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d0f0      	beq.n	80073a8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073c6:	4b2d      	ldr	r3, [pc, #180]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	00db      	lsls	r3, r3, #3
 80073d4:	4929      	ldr	r1, [pc, #164]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80073d6:	4313      	orrs	r3, r2
 80073d8:	600b      	str	r3, [r1, #0]
 80073da:	e018      	b.n	800740e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073dc:	4b27      	ldr	r3, [pc, #156]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a26      	ldr	r2, [pc, #152]	; (800747c <HAL_RCC_OscConfig+0x280>)
 80073e2:	f023 0301 	bic.w	r3, r3, #1
 80073e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e8:	f7fd f870 	bl	80044cc <HAL_GetTick>
 80073ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073ee:	e008      	b.n	8007402 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073f0:	f7fd f86c 	bl	80044cc <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d901      	bls.n	8007402 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e199      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007402:	4b1e      	ldr	r3, [pc, #120]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1f0      	bne.n	80073f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0308 	and.w	r3, r3, #8
 8007416:	2b00      	cmp	r3, #0
 8007418:	d038      	beq.n	800748c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d019      	beq.n	8007456 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007422:	4b16      	ldr	r3, [pc, #88]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007426:	4a15      	ldr	r2, [pc, #84]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007428:	f043 0301 	orr.w	r3, r3, #1
 800742c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800742e:	f7fd f84d 	bl	80044cc <HAL_GetTick>
 8007432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007434:	e008      	b.n	8007448 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007436:	f7fd f849 	bl	80044cc <HAL_GetTick>
 800743a:	4602      	mov	r2, r0
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	2b02      	cmp	r3, #2
 8007442:	d901      	bls.n	8007448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e176      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007448:	4b0c      	ldr	r3, [pc, #48]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800744a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800744c:	f003 0302 	and.w	r3, r3, #2
 8007450:	2b00      	cmp	r3, #0
 8007452:	d0f0      	beq.n	8007436 <HAL_RCC_OscConfig+0x23a>
 8007454:	e01a      	b.n	800748c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007456:	4b09      	ldr	r3, [pc, #36]	; (800747c <HAL_RCC_OscConfig+0x280>)
 8007458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800745a:	4a08      	ldr	r2, [pc, #32]	; (800747c <HAL_RCC_OscConfig+0x280>)
 800745c:	f023 0301 	bic.w	r3, r3, #1
 8007460:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007462:	f7fd f833 	bl	80044cc <HAL_GetTick>
 8007466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007468:	e00a      	b.n	8007480 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800746a:	f7fd f82f 	bl	80044cc <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d903      	bls.n	8007480 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e15c      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
 800747c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007480:	4b91      	ldr	r3, [pc, #580]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007484:	f003 0302 	and.w	r3, r3, #2
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1ee      	bne.n	800746a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 80a4 	beq.w	80075e2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800749a:	4b8b      	ldr	r3, [pc, #556]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800749c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10d      	bne.n	80074c2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80074a6:	4b88      	ldr	r3, [pc, #544]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80074a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074aa:	4a87      	ldr	r2, [pc, #540]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80074ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074b0:	6413      	str	r3, [r2, #64]	; 0x40
 80074b2:	4b85      	ldr	r3, [pc, #532]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80074b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ba:	60bb      	str	r3, [r7, #8]
 80074bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074be:	2301      	movs	r3, #1
 80074c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074c2:	4b82      	ldr	r3, [pc, #520]	; (80076cc <HAL_RCC_OscConfig+0x4d0>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d118      	bne.n	8007500 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80074ce:	4b7f      	ldr	r3, [pc, #508]	; (80076cc <HAL_RCC_OscConfig+0x4d0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a7e      	ldr	r2, [pc, #504]	; (80076cc <HAL_RCC_OscConfig+0x4d0>)
 80074d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074da:	f7fc fff7 	bl	80044cc <HAL_GetTick>
 80074de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074e0:	e008      	b.n	80074f4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074e2:	f7fc fff3 	bl	80044cc <HAL_GetTick>
 80074e6:	4602      	mov	r2, r0
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	2b64      	cmp	r3, #100	; 0x64
 80074ee:	d901      	bls.n	80074f4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e120      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074f4:	4b75      	ldr	r3, [pc, #468]	; (80076cc <HAL_RCC_OscConfig+0x4d0>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0f0      	beq.n	80074e2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d106      	bne.n	8007516 <HAL_RCC_OscConfig+0x31a>
 8007508:	4b6f      	ldr	r3, [pc, #444]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800750a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800750c:	4a6e      	ldr	r2, [pc, #440]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800750e:	f043 0301 	orr.w	r3, r3, #1
 8007512:	6713      	str	r3, [r2, #112]	; 0x70
 8007514:	e02d      	b.n	8007572 <HAL_RCC_OscConfig+0x376>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10c      	bne.n	8007538 <HAL_RCC_OscConfig+0x33c>
 800751e:	4b6a      	ldr	r3, [pc, #424]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007522:	4a69      	ldr	r2, [pc, #420]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007524:	f023 0301 	bic.w	r3, r3, #1
 8007528:	6713      	str	r3, [r2, #112]	; 0x70
 800752a:	4b67      	ldr	r3, [pc, #412]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800752c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800752e:	4a66      	ldr	r2, [pc, #408]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007530:	f023 0304 	bic.w	r3, r3, #4
 8007534:	6713      	str	r3, [r2, #112]	; 0x70
 8007536:	e01c      	b.n	8007572 <HAL_RCC_OscConfig+0x376>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b05      	cmp	r3, #5
 800753e:	d10c      	bne.n	800755a <HAL_RCC_OscConfig+0x35e>
 8007540:	4b61      	ldr	r3, [pc, #388]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007544:	4a60      	ldr	r2, [pc, #384]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007546:	f043 0304 	orr.w	r3, r3, #4
 800754a:	6713      	str	r3, [r2, #112]	; 0x70
 800754c:	4b5e      	ldr	r3, [pc, #376]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800754e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007550:	4a5d      	ldr	r2, [pc, #372]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	6713      	str	r3, [r2, #112]	; 0x70
 8007558:	e00b      	b.n	8007572 <HAL_RCC_OscConfig+0x376>
 800755a:	4b5b      	ldr	r3, [pc, #364]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800755c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755e:	4a5a      	ldr	r2, [pc, #360]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007560:	f023 0301 	bic.w	r3, r3, #1
 8007564:	6713      	str	r3, [r2, #112]	; 0x70
 8007566:	4b58      	ldr	r3, [pc, #352]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800756a:	4a57      	ldr	r2, [pc, #348]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d015      	beq.n	80075a6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800757a:	f7fc ffa7 	bl	80044cc <HAL_GetTick>
 800757e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007580:	e00a      	b.n	8007598 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007582:	f7fc ffa3 	bl	80044cc <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007590:	4293      	cmp	r3, r2
 8007592:	d901      	bls.n	8007598 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e0ce      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007598:	4b4b      	ldr	r3, [pc, #300]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800759a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800759c:	f003 0302 	and.w	r3, r3, #2
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d0ee      	beq.n	8007582 <HAL_RCC_OscConfig+0x386>
 80075a4:	e014      	b.n	80075d0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a6:	f7fc ff91 	bl	80044cc <HAL_GetTick>
 80075aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ac:	e00a      	b.n	80075c4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ae:	f7fc ff8d 	bl	80044cc <HAL_GetTick>
 80075b2:	4602      	mov	r2, r0
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075bc:	4293      	cmp	r3, r2
 80075be:	d901      	bls.n	80075c4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e0b8      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075c4:	4b40      	ldr	r3, [pc, #256]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80075c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1ee      	bne.n	80075ae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075d0:	7dfb      	ldrb	r3, [r7, #23]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d105      	bne.n	80075e2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075d6:	4b3c      	ldr	r3, [pc, #240]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80075d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075da:	4a3b      	ldr	r2, [pc, #236]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80075dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	f000 80a4 	beq.w	8007734 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075ec:	4b36      	ldr	r3, [pc, #216]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f003 030c 	and.w	r3, r3, #12
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d06b      	beq.n	80076d0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d149      	bne.n	8007694 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007600:	4b31      	ldr	r3, [pc, #196]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a30      	ldr	r2, [pc, #192]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007606:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800760a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800760c:	f7fc ff5e 	bl	80044cc <HAL_GetTick>
 8007610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007612:	e008      	b.n	8007626 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007614:	f7fc ff5a 	bl	80044cc <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b02      	cmp	r3, #2
 8007620:	d901      	bls.n	8007626 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e087      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007626:	4b28      	ldr	r3, [pc, #160]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1f0      	bne.n	8007614 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	69da      	ldr	r2, [r3, #28]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a1b      	ldr	r3, [r3, #32]
 800763a:	431a      	orrs	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	019b      	lsls	r3, r3, #6
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007648:	085b      	lsrs	r3, r3, #1
 800764a:	3b01      	subs	r3, #1
 800764c:	041b      	lsls	r3, r3, #16
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007654:	061b      	lsls	r3, r3, #24
 8007656:	4313      	orrs	r3, r2
 8007658:	4a1b      	ldr	r2, [pc, #108]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800765a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800765e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007660:	4b19      	ldr	r3, [pc, #100]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a18      	ldr	r2, [pc, #96]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800766a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766c:	f7fc ff2e 	bl	80044cc <HAL_GetTick>
 8007670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007672:	e008      	b.n	8007686 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007674:	f7fc ff2a 	bl	80044cc <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	2b02      	cmp	r3, #2
 8007680:	d901      	bls.n	8007686 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e057      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007686:	4b10      	ldr	r3, [pc, #64]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800768e:	2b00      	cmp	r3, #0
 8007690:	d0f0      	beq.n	8007674 <HAL_RCC_OscConfig+0x478>
 8007692:	e04f      	b.n	8007734 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007694:	4b0c      	ldr	r3, [pc, #48]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a0b      	ldr	r2, [pc, #44]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 800769a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800769e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fc ff14 	bl	80044cc <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a8:	f7fc ff10 	bl	80044cc <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e03d      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ba:	4b03      	ldr	r3, [pc, #12]	; (80076c8 <HAL_RCC_OscConfig+0x4cc>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x4ac>
 80076c6:	e035      	b.n	8007734 <HAL_RCC_OscConfig+0x538>
 80076c8:	40023800 	.word	0x40023800
 80076cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80076d0:	4b1b      	ldr	r3, [pc, #108]	; (8007740 <HAL_RCC_OscConfig+0x544>)
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d028      	beq.n	8007730 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d121      	bne.n	8007730 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d11a      	bne.n	8007730 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007700:	4013      	ands	r3, r2
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007706:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007708:	4293      	cmp	r3, r2
 800770a:	d111      	bne.n	8007730 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007716:	085b      	lsrs	r3, r3, #1
 8007718:	3b01      	subs	r3, #1
 800771a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800771c:	429a      	cmp	r2, r3
 800771e:	d107      	bne.n	8007730 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800772c:	429a      	cmp	r2, r3
 800772e:	d001      	beq.n	8007734 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e000      	b.n	8007736 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3718      	adds	r7, #24
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	40023800 	.word	0x40023800

08007744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e0d0      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800775c:	4b6a      	ldr	r3, [pc, #424]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 030f 	and.w	r3, r3, #15
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d910      	bls.n	800778c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800776a:	4b67      	ldr	r3, [pc, #412]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f023 020f 	bic.w	r2, r3, #15
 8007772:	4965      	ldr	r1, [pc, #404]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	4313      	orrs	r3, r2
 8007778:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800777a:	4b63      	ldr	r3, [pc, #396]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 030f 	and.w	r3, r3, #15
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	429a      	cmp	r2, r3
 8007786:	d001      	beq.n	800778c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	e0b8      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d020      	beq.n	80077da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077a4:	4b59      	ldr	r3, [pc, #356]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	4a58      	ldr	r2, [pc, #352]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d005      	beq.n	80077c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077bc:	4b53      	ldr	r3, [pc, #332]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	4a52      	ldr	r2, [pc, #328]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80077c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077c8:	4b50      	ldr	r3, [pc, #320]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	494d      	ldr	r1, [pc, #308]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d040      	beq.n	8007868 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d107      	bne.n	80077fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077ee:	4b47      	ldr	r3, [pc, #284]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d115      	bne.n	8007826 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e07f      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	2b02      	cmp	r3, #2
 8007804:	d107      	bne.n	8007816 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007806:	4b41      	ldr	r3, [pc, #260]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d109      	bne.n	8007826 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e073      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007816:	4b3d      	ldr	r3, [pc, #244]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e06b      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007826:	4b39      	ldr	r3, [pc, #228]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f023 0203 	bic.w	r2, r3, #3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	4936      	ldr	r1, [pc, #216]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 8007834:	4313      	orrs	r3, r2
 8007836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007838:	f7fc fe48 	bl	80044cc <HAL_GetTick>
 800783c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800783e:	e00a      	b.n	8007856 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007840:	f7fc fe44 	bl	80044cc <HAL_GetTick>
 8007844:	4602      	mov	r2, r0
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	f241 3288 	movw	r2, #5000	; 0x1388
 800784e:	4293      	cmp	r3, r2
 8007850:	d901      	bls.n	8007856 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e053      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007856:	4b2d      	ldr	r3, [pc, #180]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f003 020c 	and.w	r2, r3, #12
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	429a      	cmp	r2, r3
 8007866:	d1eb      	bne.n	8007840 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007868:	4b27      	ldr	r3, [pc, #156]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 030f 	and.w	r3, r3, #15
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d210      	bcs.n	8007898 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007876:	4b24      	ldr	r3, [pc, #144]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f023 020f 	bic.w	r2, r3, #15
 800787e:	4922      	ldr	r1, [pc, #136]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	4313      	orrs	r3, r2
 8007884:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007886:	4b20      	ldr	r3, [pc, #128]	; (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 030f 	and.w	r3, r3, #15
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	429a      	cmp	r2, r3
 8007892:	d001      	beq.n	8007898 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e032      	b.n	80078fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f003 0304 	and.w	r3, r3, #4
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d008      	beq.n	80078b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078a4:	4b19      	ldr	r3, [pc, #100]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	4916      	ldr	r1, [pc, #88]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0308 	and.w	r3, r3, #8
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d009      	beq.n	80078d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078c2:	4b12      	ldr	r3, [pc, #72]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	00db      	lsls	r3, r3, #3
 80078d0:	490e      	ldr	r1, [pc, #56]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078d6:	f000 f821 	bl	800791c <HAL_RCC_GetSysClockFreq>
 80078da:	4602      	mov	r2, r0
 80078dc:	4b0b      	ldr	r3, [pc, #44]	; (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	091b      	lsrs	r3, r3, #4
 80078e2:	f003 030f 	and.w	r3, r3, #15
 80078e6:	490a      	ldr	r1, [pc, #40]	; (8007910 <HAL_RCC_ClockConfig+0x1cc>)
 80078e8:	5ccb      	ldrb	r3, [r1, r3]
 80078ea:	fa22 f303 	lsr.w	r3, r2, r3
 80078ee:	4a09      	ldr	r2, [pc, #36]	; (8007914 <HAL_RCC_ClockConfig+0x1d0>)
 80078f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80078f2:	4b09      	ldr	r3, [pc, #36]	; (8007918 <HAL_RCC_ClockConfig+0x1d4>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7fc fcf2 	bl	80042e0 <HAL_InitTick>

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	40023c00 	.word	0x40023c00
 800790c:	40023800 	.word	0x40023800
 8007910:	0800f804 	.word	0x0800f804
 8007914:	20000048 	.word	0x20000048
 8007918:	2000004c 	.word	0x2000004c

0800791c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800791c:	b5b0      	push	{r4, r5, r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007922:	2100      	movs	r1, #0
 8007924:	6079      	str	r1, [r7, #4]
 8007926:	2100      	movs	r1, #0
 8007928:	60f9      	str	r1, [r7, #12]
 800792a:	2100      	movs	r1, #0
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800792e:	2100      	movs	r1, #0
 8007930:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007932:	4952      	ldr	r1, [pc, #328]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 8007934:	6889      	ldr	r1, [r1, #8]
 8007936:	f001 010c 	and.w	r1, r1, #12
 800793a:	2908      	cmp	r1, #8
 800793c:	d00d      	beq.n	800795a <HAL_RCC_GetSysClockFreq+0x3e>
 800793e:	2908      	cmp	r1, #8
 8007940:	f200 8094 	bhi.w	8007a6c <HAL_RCC_GetSysClockFreq+0x150>
 8007944:	2900      	cmp	r1, #0
 8007946:	d002      	beq.n	800794e <HAL_RCC_GetSysClockFreq+0x32>
 8007948:	2904      	cmp	r1, #4
 800794a:	d003      	beq.n	8007954 <HAL_RCC_GetSysClockFreq+0x38>
 800794c:	e08e      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800794e:	4b4c      	ldr	r3, [pc, #304]	; (8007a80 <HAL_RCC_GetSysClockFreq+0x164>)
 8007950:	60bb      	str	r3, [r7, #8]
      break;
 8007952:	e08e      	b.n	8007a72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007954:	4b4b      	ldr	r3, [pc, #300]	; (8007a84 <HAL_RCC_GetSysClockFreq+0x168>)
 8007956:	60bb      	str	r3, [r7, #8]
      break;
 8007958:	e08b      	b.n	8007a72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800795a:	4948      	ldr	r1, [pc, #288]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 800795c:	6849      	ldr	r1, [r1, #4]
 800795e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8007962:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007964:	4945      	ldr	r1, [pc, #276]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 8007966:	6849      	ldr	r1, [r1, #4]
 8007968:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800796c:	2900      	cmp	r1, #0
 800796e:	d024      	beq.n	80079ba <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007970:	4942      	ldr	r1, [pc, #264]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 8007972:	6849      	ldr	r1, [r1, #4]
 8007974:	0989      	lsrs	r1, r1, #6
 8007976:	4608      	mov	r0, r1
 8007978:	f04f 0100 	mov.w	r1, #0
 800797c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8007980:	f04f 0500 	mov.w	r5, #0
 8007984:	ea00 0204 	and.w	r2, r0, r4
 8007988:	ea01 0305 	and.w	r3, r1, r5
 800798c:	493d      	ldr	r1, [pc, #244]	; (8007a84 <HAL_RCC_GetSysClockFreq+0x168>)
 800798e:	fb01 f003 	mul.w	r0, r1, r3
 8007992:	2100      	movs	r1, #0
 8007994:	fb01 f102 	mul.w	r1, r1, r2
 8007998:	1844      	adds	r4, r0, r1
 800799a:	493a      	ldr	r1, [pc, #232]	; (8007a84 <HAL_RCC_GetSysClockFreq+0x168>)
 800799c:	fba2 0101 	umull	r0, r1, r2, r1
 80079a0:	1863      	adds	r3, r4, r1
 80079a2:	4619      	mov	r1, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	461a      	mov	r2, r3
 80079a8:	f04f 0300 	mov.w	r3, #0
 80079ac:	f7f8 fc30 	bl	8000210 <__aeabi_uldivmod>
 80079b0:	4602      	mov	r2, r0
 80079b2:	460b      	mov	r3, r1
 80079b4:	4613      	mov	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	e04a      	b.n	8007a50 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079ba:	4b30      	ldr	r3, [pc, #192]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	099b      	lsrs	r3, r3, #6
 80079c0:	461a      	mov	r2, r3
 80079c2:	f04f 0300 	mov.w	r3, #0
 80079c6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80079ca:	f04f 0100 	mov.w	r1, #0
 80079ce:	ea02 0400 	and.w	r4, r2, r0
 80079d2:	ea03 0501 	and.w	r5, r3, r1
 80079d6:	4620      	mov	r0, r4
 80079d8:	4629      	mov	r1, r5
 80079da:	f04f 0200 	mov.w	r2, #0
 80079de:	f04f 0300 	mov.w	r3, #0
 80079e2:	014b      	lsls	r3, r1, #5
 80079e4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80079e8:	0142      	lsls	r2, r0, #5
 80079ea:	4610      	mov	r0, r2
 80079ec:	4619      	mov	r1, r3
 80079ee:	1b00      	subs	r0, r0, r4
 80079f0:	eb61 0105 	sbc.w	r1, r1, r5
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	018b      	lsls	r3, r1, #6
 80079fe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007a02:	0182      	lsls	r2, r0, #6
 8007a04:	1a12      	subs	r2, r2, r0
 8007a06:	eb63 0301 	sbc.w	r3, r3, r1
 8007a0a:	f04f 0000 	mov.w	r0, #0
 8007a0e:	f04f 0100 	mov.w	r1, #0
 8007a12:	00d9      	lsls	r1, r3, #3
 8007a14:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a18:	00d0      	lsls	r0, r2, #3
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	1912      	adds	r2, r2, r4
 8007a20:	eb45 0303 	adc.w	r3, r5, r3
 8007a24:	f04f 0000 	mov.w	r0, #0
 8007a28:	f04f 0100 	mov.w	r1, #0
 8007a2c:	0299      	lsls	r1, r3, #10
 8007a2e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007a32:	0290      	lsls	r0, r2, #10
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4610      	mov	r0, r2
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	f7f8 fbe4 	bl	8000210 <__aeabi_uldivmod>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007a50:	4b0a      	ldr	r3, [pc, #40]	; (8007a7c <HAL_RCC_GetSysClockFreq+0x160>)
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	0c1b      	lsrs	r3, r3, #16
 8007a56:	f003 0303 	and.w	r3, r3, #3
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a68:	60bb      	str	r3, [r7, #8]
      break;
 8007a6a:	e002      	b.n	8007a72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a6c:	4b04      	ldr	r3, [pc, #16]	; (8007a80 <HAL_RCC_GetSysClockFreq+0x164>)
 8007a6e:	60bb      	str	r3, [r7, #8]
      break;
 8007a70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a72:	68bb      	ldr	r3, [r7, #8]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	00f42400 	.word	0x00f42400
 8007a84:	017d7840 	.word	0x017d7840

08007a88 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a8c:	4b03      	ldr	r3, [pc, #12]	; (8007a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	20000048 	.word	0x20000048

08007aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007aa4:	f7ff fff0 	bl	8007a88 <HAL_RCC_GetHCLKFreq>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	4b05      	ldr	r3, [pc, #20]	; (8007ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	0a9b      	lsrs	r3, r3, #10
 8007ab0:	f003 0307 	and.w	r3, r3, #7
 8007ab4:	4903      	ldr	r1, [pc, #12]	; (8007ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ab6:	5ccb      	ldrb	r3, [r1, r3]
 8007ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	40023800 	.word	0x40023800
 8007ac4:	0800f814 	.word	0x0800f814

08007ac8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007acc:	f7ff ffdc 	bl	8007a88 <HAL_RCC_GetHCLKFreq>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	4b05      	ldr	r3, [pc, #20]	; (8007ae8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	0b5b      	lsrs	r3, r3, #13
 8007ad8:	f003 0307 	and.w	r3, r3, #7
 8007adc:	4903      	ldr	r1, [pc, #12]	; (8007aec <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ade:	5ccb      	ldrb	r3, [r1, r3]
 8007ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40023800 	.word	0x40023800
 8007aec:	0800f814 	.word	0x0800f814

08007af0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	220f      	movs	r2, #15
 8007afe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007b00:	4b12      	ldr	r3, [pc, #72]	; (8007b4c <HAL_RCC_GetClockConfig+0x5c>)
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	f003 0203 	and.w	r2, r3, #3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007b0c:	4b0f      	ldr	r3, [pc, #60]	; (8007b4c <HAL_RCC_GetClockConfig+0x5c>)
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007b18:	4b0c      	ldr	r3, [pc, #48]	; (8007b4c <HAL_RCC_GetClockConfig+0x5c>)
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007b24:	4b09      	ldr	r3, [pc, #36]	; (8007b4c <HAL_RCC_GetClockConfig+0x5c>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	08db      	lsrs	r3, r3, #3
 8007b2a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007b32:	4b07      	ldr	r3, [pc, #28]	; (8007b50 <HAL_RCC_GetClockConfig+0x60>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 020f 	and.w	r2, r3, #15
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	601a      	str	r2, [r3, #0]
}
 8007b3e:	bf00      	nop
 8007b40:	370c      	adds	r7, #12
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop
 8007b4c:	40023800 	.word	0x40023800
 8007b50:	40023c00 	.word	0x40023c00

08007b54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b088      	sub	sp, #32
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007b60:	2300      	movs	r3, #0
 8007b62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007b64:	2300      	movs	r3, #0
 8007b66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d012      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007b7c:	4b69      	ldr	r3, [pc, #420]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	4a68      	ldr	r2, [pc, #416]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b82:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007b86:	6093      	str	r3, [r2, #8]
 8007b88:	4b66      	ldr	r3, [pc, #408]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b90:	4964      	ldr	r1, [pc, #400]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d101      	bne.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d017      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bae:	4b5d      	ldr	r3, [pc, #372]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bbc:	4959      	ldr	r1, [pc, #356]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bcc:	d101      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d017      	beq.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007bea:	4b4e      	ldr	r3, [pc, #312]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bf0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf8:	494a      	ldr	r1, [pc, #296]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c08:	d101      	bne.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007c16:	2301      	movs	r3, #1
 8007c18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d001      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007c26:	2301      	movs	r3, #1
 8007c28:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0320 	and.w	r3, r3, #32
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 808b 	beq.w	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c38:	4b3a      	ldr	r3, [pc, #232]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3c:	4a39      	ldr	r2, [pc, #228]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c42:	6413      	str	r3, [r2, #64]	; 0x40
 8007c44:	4b37      	ldr	r3, [pc, #220]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c4c:	60bb      	str	r3, [r7, #8]
 8007c4e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007c50:	4b35      	ldr	r3, [pc, #212]	; (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a34      	ldr	r2, [pc, #208]	; (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c5c:	f7fc fc36 	bl	80044cc <HAL_GetTick>
 8007c60:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007c62:	e008      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c64:	f7fc fc32 	bl	80044cc <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b64      	cmp	r3, #100	; 0x64
 8007c70:	d901      	bls.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e355      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007c76:	4b2c      	ldr	r3, [pc, #176]	; (8007d28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d0f0      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c82:	4b28      	ldr	r3, [pc, #160]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c8a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d035      	beq.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d02e      	beq.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ca0:	4b20      	ldr	r3, [pc, #128]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ca8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007caa:	4b1e      	ldr	r3, [pc, #120]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cae:	4a1d      	ldr	r2, [pc, #116]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cb4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007cb6:	4b1b      	ldr	r3, [pc, #108]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cba:	4a1a      	ldr	r2, [pc, #104]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cc0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007cc2:	4a18      	ldr	r2, [pc, #96]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007cc8:	4b16      	ldr	r3, [pc, #88]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d114      	bne.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd4:	f7fc fbfa 	bl	80044cc <HAL_GetTick>
 8007cd8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cda:	e00a      	b.n	8007cf2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cdc:	f7fc fbf6 	bl	80044cc <HAL_GetTick>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	1ad3      	subs	r3, r2, r3
 8007ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d901      	bls.n	8007cf2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e317      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cf2:	4b0c      	ldr	r3, [pc, #48]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cf6:	f003 0302 	and.w	r3, r3, #2
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d0ee      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d0a:	d111      	bne.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007d0c:	4b05      	ldr	r3, [pc, #20]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007d18:	4b04      	ldr	r3, [pc, #16]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007d1a:	400b      	ands	r3, r1
 8007d1c:	4901      	ldr	r1, [pc, #4]	; (8007d24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	608b      	str	r3, [r1, #8]
 8007d22:	e00b      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007d24:	40023800 	.word	0x40023800
 8007d28:	40007000 	.word	0x40007000
 8007d2c:	0ffffcff 	.word	0x0ffffcff
 8007d30:	4bb0      	ldr	r3, [pc, #704]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	4aaf      	ldr	r2, [pc, #700]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d36:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007d3a:	6093      	str	r3, [r2, #8]
 8007d3c:	4bad      	ldr	r3, [pc, #692]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d48:	49aa      	ldr	r1, [pc, #680]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0310 	and.w	r3, r3, #16
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d010      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007d5a:	4ba6      	ldr	r3, [pc, #664]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d60:	4aa4      	ldr	r2, [pc, #656]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d66:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007d6a:	4ba2      	ldr	r3, [pc, #648]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d6c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d74:	499f      	ldr	r1, [pc, #636]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00a      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d88:	4b9a      	ldr	r3, [pc, #616]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d96:	4997      	ldr	r1, [pc, #604]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00a      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007daa:	4b92      	ldr	r3, [pc, #584]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007db8:	498e      	ldr	r1, [pc, #568]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00a      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dcc:	4b89      	ldr	r3, [pc, #548]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dda:	4986      	ldr	r1, [pc, #536]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007dee:	4b81      	ldr	r3, [pc, #516]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007df4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dfc:	497d      	ldr	r1, [pc, #500]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00a      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e10:	4b78      	ldr	r3, [pc, #480]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e16:	f023 0203 	bic.w	r2, r3, #3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e1e:	4975      	ldr	r1, [pc, #468]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00a      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e32:	4b70      	ldr	r3, [pc, #448]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e38:	f023 020c 	bic.w	r2, r3, #12
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e40:	496c      	ldr	r1, [pc, #432]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e42:	4313      	orrs	r3, r2
 8007e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00a      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007e54:	4b67      	ldr	r3, [pc, #412]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e5a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e62:	4964      	ldr	r1, [pc, #400]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00a      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007e76:	4b5f      	ldr	r3, [pc, #380]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e84:	495b      	ldr	r1, [pc, #364]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00a      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007e98:	4b56      	ldr	r3, [pc, #344]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea6:	4953      	ldr	r1, [pc, #332]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007eba:	4b4e      	ldr	r3, [pc, #312]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ec8:	494a      	ldr	r1, [pc, #296]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00a      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007edc:	4b45      	ldr	r3, [pc, #276]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eea:	4942      	ldr	r1, [pc, #264]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007eec:	4313      	orrs	r3, r2
 8007eee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007efe:	4b3d      	ldr	r3, [pc, #244]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f0c:	4939      	ldr	r1, [pc, #228]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00a      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f20:	4b34      	ldr	r3, [pc, #208]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f2e:	4931      	ldr	r1, [pc, #196]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f30:	4313      	orrs	r3, r2
 8007f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d011      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007f42:	4b2c      	ldr	r3, [pc, #176]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f48:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f50:	4928      	ldr	r1, [pc, #160]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f52:	4313      	orrs	r3, r2
 8007f54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f60:	d101      	bne.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007f62:	2301      	movs	r3, #1
 8007f64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0308 	and.w	r3, r3, #8
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d001      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007f72:	2301      	movs	r3, #1
 8007f74:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f82:	4b1c      	ldr	r3, [pc, #112]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f88:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f90:	4918      	ldr	r1, [pc, #96]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007f92:	4313      	orrs	r3, r2
 8007f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00b      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007fa4:	4b13      	ldr	r3, [pc, #76]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007faa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fb4:	490f      	ldr	r1, [pc, #60]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d005      	beq.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fca:	f040 80d8 	bne.w	800817e <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007fce:	4b09      	ldr	r3, [pc, #36]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a08      	ldr	r2, [pc, #32]	; (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007fd4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007fd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fda:	f7fc fa77 	bl	80044cc <HAL_GetTick>
 8007fde:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007fe0:	e00a      	b.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007fe2:	f7fc fa73 	bl	80044cc <HAL_GetTick>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	2b64      	cmp	r3, #100	; 0x64
 8007fee:	d903      	bls.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e196      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8007ff4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ff8:	4b6c      	ldr	r3, [pc, #432]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1ee      	bne.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0301 	and.w	r3, r3, #1
 800800c:	2b00      	cmp	r3, #0
 800800e:	d021      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008014:	2b00      	cmp	r3, #0
 8008016:	d11d      	bne.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008018:	4b64      	ldr	r3, [pc, #400]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800801a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800801e:	0c1b      	lsrs	r3, r3, #16
 8008020:	f003 0303 	and.w	r3, r3, #3
 8008024:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008026:	4b61      	ldr	r3, [pc, #388]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800802c:	0e1b      	lsrs	r3, r3, #24
 800802e:	f003 030f 	and.w	r3, r3, #15
 8008032:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	019a      	lsls	r2, r3, #6
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	041b      	lsls	r3, r3, #16
 800803e:	431a      	orrs	r2, r3
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	061b      	lsls	r3, r3, #24
 8008044:	431a      	orrs	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	071b      	lsls	r3, r3, #28
 800804c:	4957      	ldr	r1, [pc, #348]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800804e:	4313      	orrs	r3, r2
 8008050:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d004      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x516>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008064:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008068:	d00a      	beq.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008072:	2b00      	cmp	r3, #0
 8008074:	d02e      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800807e:	d129      	bne.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008080:	4b4a      	ldr	r3, [pc, #296]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008082:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008086:	0c1b      	lsrs	r3, r3, #16
 8008088:	f003 0303 	and.w	r3, r3, #3
 800808c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800808e:	4b47      	ldr	r3, [pc, #284]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008090:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008094:	0f1b      	lsrs	r3, r3, #28
 8008096:	f003 0307 	and.w	r3, r3, #7
 800809a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	019a      	lsls	r2, r3, #6
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	041b      	lsls	r3, r3, #16
 80080a6:	431a      	orrs	r2, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	061b      	lsls	r3, r3, #24
 80080ae:	431a      	orrs	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	071b      	lsls	r3, r3, #28
 80080b4:	493d      	ldr	r1, [pc, #244]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80080bc:	4b3b      	ldr	r3, [pc, #236]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80080be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080c2:	f023 021f 	bic.w	r2, r3, #31
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ca:	3b01      	subs	r3, #1
 80080cc:	4937      	ldr	r1, [pc, #220]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d01d      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80080e0:	4b32      	ldr	r3, [pc, #200]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80080e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080e6:	0e1b      	lsrs	r3, r3, #24
 80080e8:	f003 030f 	and.w	r3, r3, #15
 80080ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80080ee:	4b2f      	ldr	r3, [pc, #188]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80080f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080f4:	0f1b      	lsrs	r3, r3, #28
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	019a      	lsls	r2, r3, #6
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	041b      	lsls	r3, r3, #16
 8008108:	431a      	orrs	r2, r3
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	061b      	lsls	r3, r3, #24
 800810e:	431a      	orrs	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	071b      	lsls	r3, r3, #28
 8008114:	4925      	ldr	r1, [pc, #148]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008116:	4313      	orrs	r3, r2
 8008118:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d011      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	019a      	lsls	r2, r3, #6
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	041b      	lsls	r3, r3, #16
 8008134:	431a      	orrs	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	061b      	lsls	r3, r3, #24
 800813c:	431a      	orrs	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	071b      	lsls	r3, r3, #28
 8008144:	4919      	ldr	r1, [pc, #100]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008146:	4313      	orrs	r3, r2
 8008148:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800814c:	4b17      	ldr	r3, [pc, #92]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a16      	ldr	r2, [pc, #88]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008152:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008158:	f7fc f9b8 	bl	80044cc <HAL_GetTick>
 800815c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800815e:	e008      	b.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008160:	f7fc f9b4 	bl	80044cc <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	2b64      	cmp	r3, #100	; 0x64
 800816c:	d901      	bls.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800816e:	2303      	movs	r3, #3
 8008170:	e0d7      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008172:	4b0e      	ldr	r3, [pc, #56]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800817a:	2b00      	cmp	r3, #0
 800817c:	d0f0      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	2b01      	cmp	r3, #1
 8008182:	f040 80cd 	bne.w	8008320 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008186:	4b09      	ldr	r3, [pc, #36]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a08      	ldr	r2, [pc, #32]	; (80081ac <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800818c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008192:	f7fc f99b 	bl	80044cc <HAL_GetTick>
 8008196:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008198:	e00a      	b.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800819a:	f7fc f997 	bl	80044cc <HAL_GetTick>
 800819e:	4602      	mov	r2, r0
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	2b64      	cmp	r3, #100	; 0x64
 80081a6:	d903      	bls.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e0ba      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80081ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081b0:	4b5e      	ldr	r3, [pc, #376]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081bc:	d0ed      	beq.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d009      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d02e      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d12a      	bne.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80081e6:	4b51      	ldr	r3, [pc, #324]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80081e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ec:	0c1b      	lsrs	r3, r3, #16
 80081ee:	f003 0303 	and.w	r3, r3, #3
 80081f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80081f4:	4b4d      	ldr	r3, [pc, #308]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80081f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081fa:	0f1b      	lsrs	r3, r3, #28
 80081fc:	f003 0307 	and.w	r3, r3, #7
 8008200:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	695b      	ldr	r3, [r3, #20]
 8008206:	019a      	lsls	r2, r3, #6
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	041b      	lsls	r3, r3, #16
 800820c:	431a      	orrs	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	061b      	lsls	r3, r3, #24
 8008214:	431a      	orrs	r2, r3
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	071b      	lsls	r3, r3, #28
 800821a:	4944      	ldr	r1, [pc, #272]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800821c:	4313      	orrs	r3, r2
 800821e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008222:	4b42      	ldr	r3, [pc, #264]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008224:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008228:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008230:	3b01      	subs	r3, #1
 8008232:	021b      	lsls	r3, r3, #8
 8008234:	493d      	ldr	r1, [pc, #244]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008236:	4313      	orrs	r3, r2
 8008238:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d022      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800824c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008250:	d11d      	bne.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008252:	4b36      	ldr	r3, [pc, #216]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008258:	0e1b      	lsrs	r3, r3, #24
 800825a:	f003 030f 	and.w	r3, r3, #15
 800825e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008260:	4b32      	ldr	r3, [pc, #200]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008266:	0f1b      	lsrs	r3, r3, #28
 8008268:	f003 0307 	and.w	r3, r3, #7
 800826c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	019a      	lsls	r2, r3, #6
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a1b      	ldr	r3, [r3, #32]
 8008278:	041b      	lsls	r3, r3, #16
 800827a:	431a      	orrs	r2, r3
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	061b      	lsls	r3, r3, #24
 8008280:	431a      	orrs	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	071b      	lsls	r3, r3, #28
 8008286:	4929      	ldr	r1, [pc, #164]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008288:	4313      	orrs	r3, r2
 800828a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 0308 	and.w	r3, r3, #8
 8008296:	2b00      	cmp	r3, #0
 8008298:	d028      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800829a:	4b24      	ldr	r3, [pc, #144]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800829c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082a0:	0e1b      	lsrs	r3, r3, #24
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80082a8:	4b20      	ldr	r3, [pc, #128]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ae:	0c1b      	lsrs	r3, r3, #16
 80082b0:	f003 0303 	and.w	r3, r3, #3
 80082b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	019a      	lsls	r2, r3, #6
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	041b      	lsls	r3, r3, #16
 80082c0:	431a      	orrs	r2, r3
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	061b      	lsls	r3, r3, #24
 80082c6:	431a      	orrs	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	071b      	lsls	r3, r3, #28
 80082ce:	4917      	ldr	r1, [pc, #92]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80082d6:	4b15      	ldr	r3, [pc, #84]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e4:	4911      	ldr	r1, [pc, #68]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082e6:	4313      	orrs	r3, r2
 80082e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80082ec:	4b0f      	ldr	r3, [pc, #60]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a0e      	ldr	r2, [pc, #56]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80082f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082f8:	f7fc f8e8 	bl	80044cc <HAL_GetTick>
 80082fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082fe:	e008      	b.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008300:	f7fc f8e4 	bl	80044cc <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	2b64      	cmp	r3, #100	; 0x64
 800830c:	d901      	bls.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	e007      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008312:	4b06      	ldr	r3, [pc, #24]	; (800832c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800831a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800831e:	d1ef      	bne.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3720      	adds	r7, #32
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	40023800 	.word	0x40023800

08008330 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d101      	bne.n	8008342 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e06b      	b.n	800841a <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	7f5b      	ldrb	r3, [r3, #29]
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b00      	cmp	r3, #0
 800834a:	d105      	bne.n	8008358 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7fb fd2a 	bl	8003dac <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2202      	movs	r2, #2
 800835c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	22ca      	movs	r2, #202	; 0xca
 8008364:	625a      	str	r2, [r3, #36]	; 0x24
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2253      	movs	r2, #83	; 0x53
 800836c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fb00 	bl	8008974 <RTC_EnterInitMode>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d008      	beq.n	800838c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	22ff      	movs	r2, #255	; 0xff
 8008380:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2204      	movs	r2, #4
 8008386:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	e046      	b.n	800841a <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6899      	ldr	r1, [r3, #8]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	4b23      	ldr	r3, [pc, #140]	; (8008424 <HAL_RTC_Init+0xf4>)
 8008398:	400b      	ands	r3, r1
 800839a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6899      	ldr	r1, [r3, #8]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	431a      	orrs	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	695b      	ldr	r3, [r3, #20]
 80083b0:	431a      	orrs	r2, r3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	430a      	orrs	r2, r1
 80083b8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	68d2      	ldr	r2, [r2, #12]
 80083c2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6919      	ldr	r1, [r3, #16]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	041a      	lsls	r2, r3, #16
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	430a      	orrs	r2, r1
 80083d6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68da      	ldr	r2, [r3, #12]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083e6:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0208 	bic.w	r2, r2, #8
 80083f6:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	699a      	ldr	r2, [r3, #24]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	430a      	orrs	r2, r1
 8008408:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	22ff      	movs	r2, #255	; 0xff
 8008410:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2201      	movs	r2, #1
 8008416:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008418:	2300      	movs	r3, #0
  }
}
 800841a:	4618      	mov	r0, r3
 800841c:	3708      	adds	r7, #8
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	ff8fffbf 	.word	0xff8fffbf

08008428 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008428:	b590      	push	{r4, r7, lr}
 800842a:	b087      	sub	sp, #28
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008434:	2300      	movs	r3, #0
 8008436:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	7f1b      	ldrb	r3, [r3, #28]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d101      	bne.n	8008444 <HAL_RTC_SetTime+0x1c>
 8008440:	2302      	movs	r3, #2
 8008442:	e0a8      	b.n	8008596 <HAL_RTC_SetTime+0x16e>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2201      	movs	r2, #1
 8008448:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2202      	movs	r2, #2
 800844e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d126      	bne.n	80084a4 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2200      	movs	r2, #0
 8008468:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	4618      	mov	r0, r3
 8008470:	f000 faac 	bl	80089cc <RTC_ByteToBcd2>
 8008474:	4603      	mov	r3, r0
 8008476:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	785b      	ldrb	r3, [r3, #1]
 800847c:	4618      	mov	r0, r3
 800847e:	f000 faa5 	bl	80089cc <RTC_ByteToBcd2>
 8008482:	4603      	mov	r3, r0
 8008484:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008486:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	789b      	ldrb	r3, [r3, #2]
 800848c:	4618      	mov	r0, r3
 800848e:	f000 fa9d 	bl	80089cc <RTC_ByteToBcd2>
 8008492:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008494:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	7b1b      	ldrb	r3, [r3, #12]
 800849c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800849e:	4313      	orrs	r3, r2
 80084a0:	617b      	str	r3, [r7, #20]
 80084a2:	e018      	b.n	80084d6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d102      	bne.n	80084b8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	2200      	movs	r2, #0
 80084b6:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	785b      	ldrb	r3, [r3, #1]
 80084c2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084c4:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80084ca:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	7b1b      	ldrb	r3, [r3, #12]
 80084d0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084d2:	4313      	orrs	r3, r2
 80084d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	22ca      	movs	r2, #202	; 0xca
 80084dc:	625a      	str	r2, [r3, #36]	; 0x24
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2253      	movs	r2, #83	; 0x53
 80084e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f000 fa44 	bl	8008974 <RTC_EnterInitMode>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d00b      	beq.n	800850a <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	22ff      	movs	r2, #255	; 0xff
 80084f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2204      	movs	r2, #4
 80084fe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e045      	b.n	8008596 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	6979      	ldr	r1, [r7, #20]
 8008510:	4b23      	ldr	r3, [pc, #140]	; (80085a0 <HAL_RTC_SetTime+0x178>)
 8008512:	400b      	ands	r3, r1
 8008514:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	689a      	ldr	r2, [r3, #8]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008524:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6899      	ldr	r1, [r3, #8]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	691a      	ldr	r2, [r3, #16]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	431a      	orrs	r2, r3
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	430a      	orrs	r2, r1
 800853c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68da      	ldr	r2, [r3, #12]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800854c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f003 0320 	and.w	r3, r3, #32
 8008558:	2b00      	cmp	r3, #0
 800855a:	d111      	bne.n	8008580 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 f9e1 	bl	8008924 <HAL_RTC_WaitForSynchro>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	22ff      	movs	r2, #255	; 0xff
 800856e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2204      	movs	r2, #4
 8008574:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	e00a      	b.n	8008596 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	22ff      	movs	r2, #255	; 0xff
 8008586:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2201      	movs	r2, #1
 800858c:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8008594:	2300      	movs	r3, #0
  }
}
 8008596:	4618      	mov	r0, r3
 8008598:	371c      	adds	r7, #28
 800859a:	46bd      	mov	sp, r7
 800859c:	bd90      	pop	{r4, r7, pc}
 800859e:	bf00      	nop
 80085a0:	007f7f7f 	.word	0x007f7f7f

080085a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80085a4:	b590      	push	{r4, r7, lr}
 80085a6:	b087      	sub	sp, #28
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80085b0:	2300      	movs	r3, #0
 80085b2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	7f1b      	ldrb	r3, [r3, #28]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d101      	bne.n	80085c0 <HAL_RTC_SetDate+0x1c>
 80085bc:	2302      	movs	r3, #2
 80085be:	e092      	b.n	80086e6 <HAL_RTC_SetDate+0x142>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2201      	movs	r2, #1
 80085c4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2202      	movs	r2, #2
 80085ca:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10e      	bne.n	80085f0 <HAL_RTC_SetDate+0x4c>
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	785b      	ldrb	r3, [r3, #1]
 80085d6:	f003 0310 	and.w	r3, r3, #16
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d008      	beq.n	80085f0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	785b      	ldrb	r3, [r3, #1]
 80085e2:	f023 0310 	bic.w	r3, r3, #16
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	330a      	adds	r3, #10
 80085ea:	b2da      	uxtb	r2, r3
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d11c      	bne.n	8008630 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	78db      	ldrb	r3, [r3, #3]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f000 f9e6 	bl	80089cc <RTC_ByteToBcd2>
 8008600:	4603      	mov	r3, r0
 8008602:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	785b      	ldrb	r3, [r3, #1]
 8008608:	4618      	mov	r0, r3
 800860a:	f000 f9df 	bl	80089cc <RTC_ByteToBcd2>
 800860e:	4603      	mov	r3, r0
 8008610:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008612:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	789b      	ldrb	r3, [r3, #2]
 8008618:	4618      	mov	r0, r3
 800861a:	f000 f9d7 	bl	80089cc <RTC_ByteToBcd2>
 800861e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008620:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800862a:	4313      	orrs	r3, r2
 800862c:	617b      	str	r3, [r7, #20]
 800862e:	e00e      	b.n	800864e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	78db      	ldrb	r3, [r3, #3]
 8008634:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	785b      	ldrb	r3, [r3, #1]
 800863a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800863c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008642:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800864a:	4313      	orrs	r3, r2
 800864c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	22ca      	movs	r2, #202	; 0xca
 8008654:	625a      	str	r2, [r3, #36]	; 0x24
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2253      	movs	r2, #83	; 0x53
 800865c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f000 f988 	bl	8008974 <RTC_EnterInitMode>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00b      	beq.n	8008682 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	22ff      	movs	r2, #255	; 0xff
 8008670:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2204      	movs	r2, #4
 8008676:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	e031      	b.n	80086e6 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	6979      	ldr	r1, [r7, #20]
 8008688:	4b19      	ldr	r3, [pc, #100]	; (80086f0 <HAL_RTC_SetDate+0x14c>)
 800868a:	400b      	ands	r3, r1
 800868c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68da      	ldr	r2, [r3, #12]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800869c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f003 0320 	and.w	r3, r3, #32
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d111      	bne.n	80086d0 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 f939 	bl	8008924 <HAL_RTC_WaitForSynchro>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00b      	beq.n	80086d0 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	22ff      	movs	r2, #255	; 0xff
 80086be:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2204      	movs	r2, #4
 80086c4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e00a      	b.n	80086e6 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	22ff      	movs	r2, #255	; 0xff
 80086d6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2201      	movs	r2, #1
 80086dc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80086e4:	2300      	movs	r3, #0
  }
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	371c      	adds	r7, #28
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd90      	pop	{r4, r7, pc}
 80086ee:	bf00      	nop
 80086f0:	00ffff3f 	.word	0x00ffff3f

080086f4 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80086f4:	b590      	push	{r4, r7, lr}
 80086f6:	b089      	sub	sp, #36	; 0x24
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8008704:	2300      	movs	r3, #0
 8008706:	61fb      	str	r3, [r7, #28]
 8008708:	2300      	movs	r3, #0
 800870a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	7f1b      	ldrb	r3, [r3, #28]
 8008710:	2b01      	cmp	r3, #1
 8008712:	d101      	bne.n	8008718 <HAL_RTC_SetAlarm+0x24>
 8008714:	2302      	movs	r3, #2
 8008716:	e101      	b.n	800891c <HAL_RTC_SetAlarm+0x228>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2201      	movs	r2, #1
 800871c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2202      	movs	r2, #2
 8008722:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d137      	bne.n	800879a <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008734:	2b00      	cmp	r3, #0
 8008736:	d102      	bne.n	800873e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	2200      	movs	r2, #0
 800873c:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	4618      	mov	r0, r3
 8008744:	f000 f942 	bl	80089cc <RTC_ByteToBcd2>
 8008748:	4603      	mov	r3, r0
 800874a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	785b      	ldrb	r3, [r3, #1]
 8008750:	4618      	mov	r0, r3
 8008752:	f000 f93b 	bl	80089cc <RTC_ByteToBcd2>
 8008756:	4603      	mov	r3, r0
 8008758:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800875a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	789b      	ldrb	r3, [r3, #2]
 8008760:	4618      	mov	r0, r3
 8008762:	f000 f933 	bl	80089cc <RTC_ByteToBcd2>
 8008766:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008768:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	7b1b      	ldrb	r3, [r3, #12]
 8008770:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008772:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800877c:	4618      	mov	r0, r3
 800877e:	f000 f925 	bl	80089cc <RTC_ByteToBcd2>
 8008782:	4603      	mov	r3, r0
 8008784:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008786:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800878e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008794:	4313      	orrs	r3, r2
 8008796:	61fb      	str	r3, [r7, #28]
 8008798:	e023      	b.n	80087e2 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d102      	bne.n	80087ae <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2200      	movs	r2, #0
 80087ac:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	785b      	ldrb	r3, [r3, #1]
 80087b8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80087ba:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80087c0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	7b1b      	ldrb	r3, [r3, #12]
 80087c6:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80087c8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80087d0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80087d2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80087d8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80087de:	4313      	orrs	r3, r2
 80087e0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	685a      	ldr	r2, [r3, #4]
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	69db      	ldr	r3, [r3, #28]
 80087ea:	4313      	orrs	r3, r2
 80087ec:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	22ca      	movs	r2, #202	; 0xca
 80087f4:	625a      	str	r2, [r3, #36]	; 0x24
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2253      	movs	r2, #83	; 0x53
 80087fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008806:	d13f      	bne.n	8008888 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	689a      	ldr	r2, [r3, #8]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008816:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689a      	ldr	r2, [r3, #8]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008826:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008828:	f7fb fe50 	bl	80044cc <HAL_GetTick>
 800882c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800882e:	e013      	b.n	8008858 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008830:	f7fb fe4c 	bl	80044cc <HAL_GetTick>
 8008834:	4602      	mov	r2, r0
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	1ad3      	subs	r3, r2, r3
 800883a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800883e:	d90b      	bls.n	8008858 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	22ff      	movs	r2, #255	; 0xff
 8008846:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2203      	movs	r2, #3
 800884c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008854:	2303      	movs	r3, #3
 8008856:	e061      	b.n	800891c <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0e4      	beq.n	8008830 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	69fa      	ldr	r2, [r7, #28]
 800886c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	689a      	ldr	r2, [r3, #8]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008884:	609a      	str	r2, [r3, #8]
 8008886:	e03e      	b.n	8008906 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689a      	ldr	r2, [r3, #8]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008896:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689a      	ldr	r2, [r3, #8]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088a6:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80088a8:	f7fb fe10 	bl	80044cc <HAL_GetTick>
 80088ac:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80088ae:	e013      	b.n	80088d8 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80088b0:	f7fb fe0c 	bl	80044cc <HAL_GetTick>
 80088b4:	4602      	mov	r2, r0
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088be:	d90b      	bls.n	80088d8 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	22ff      	movs	r2, #255	; 0xff
 80088c6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2203      	movs	r2, #3
 80088cc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80088d4:	2303      	movs	r3, #3
 80088d6:	e021      	b.n	800891c <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d0e4      	beq.n	80088b0 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	69fa      	ldr	r2, [r7, #28]
 80088ec:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	697a      	ldr	r2, [r7, #20]
 80088f4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	689a      	ldr	r2, [r3, #8]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008904:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	22ff      	movs	r2, #255	; 0xff
 800890c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2201      	movs	r2, #1
 8008912:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	3724      	adds	r7, #36	; 0x24
 8008920:	46bd      	mov	sp, r7
 8008922:	bd90      	pop	{r4, r7, pc}

08008924 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800892c:	2300      	movs	r3, #0
 800892e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	68da      	ldr	r2, [r3, #12]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800893e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008940:	f7fb fdc4 	bl	80044cc <HAL_GetTick>
 8008944:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008946:	e009      	b.n	800895c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008948:	f7fb fdc0 	bl	80044cc <HAL_GetTick>
 800894c:	4602      	mov	r2, r0
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008956:	d901      	bls.n	800895c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	e007      	b.n	800896c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	f003 0320 	and.w	r3, r3, #32
 8008966:	2b00      	cmp	r3, #0
 8008968:	d0ee      	beq.n	8008948 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800897c:	2300      	movs	r3, #0
 800897e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68db      	ldr	r3, [r3, #12]
 8008986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800898a:	2b00      	cmp	r3, #0
 800898c:	d119      	bne.n	80089c2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f04f 32ff 	mov.w	r2, #4294967295
 8008996:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008998:	f7fb fd98 	bl	80044cc <HAL_GetTick>
 800899c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800899e:	e009      	b.n	80089b4 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80089a0:	f7fb fd94 	bl	80044cc <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089ae:	d901      	bls.n	80089b4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80089b0:	2303      	movs	r3, #3
 80089b2:	e007      	b.n	80089c4 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0ee      	beq.n	80089a0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3710      	adds	r7, #16
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	4603      	mov	r3, r0
 80089d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 80089d6:	2300      	movs	r3, #0
 80089d8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 80089da:	e005      	b.n	80089e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	3301      	adds	r3, #1
 80089e0:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 80089e2:	79fb      	ldrb	r3, [r7, #7]
 80089e4:	3b0a      	subs	r3, #10
 80089e6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 80089e8:	79fb      	ldrb	r3, [r7, #7]
 80089ea:	2b09      	cmp	r3, #9
 80089ec:	d8f6      	bhi.n	80089dc <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	011b      	lsls	r3, r3, #4
 80089f4:	b2da      	uxtb	r2, r3
 80089f6:	79fb      	ldrb	r3, [r7, #7]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	b2db      	uxtb	r3, r3
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b087      	sub	sp, #28
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	60b9      	str	r1, [r7, #8]
 8008a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	7f1b      	ldrb	r3, [r3, #28]
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d101      	bne.n	8008a24 <HAL_RTCEx_SetTimeStamp+0x1c>
 8008a20:	2302      	movs	r3, #2
 8008a22:	e03e      	b.n	8008aa2 <HAL_RTCEx_SetTimeStamp+0x9a>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2201      	movs	r2, #1
 8008a28:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	689a      	ldr	r2, [r3, #8]
 8008a36:	4b1e      	ldr	r3, [pc, #120]	; (8008ab0 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8008a38:	4013      	ands	r3, r2
 8008a3a:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8008a3c:	697a      	ldr	r2, [r7, #20]
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	22ca      	movs	r2, #202	; 0xca
 8008a4a:	625a      	str	r2, [r3, #36]	; 0x24
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2253      	movs	r2, #83	; 0x53
 8008a52:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f022 0206 	bic.w	r2, r2, #6
 8008a62:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	430a      	orrs	r2, r1
 8008a72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	697a      	ldr	r2, [r7, #20]
 8008a7a:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689a      	ldr	r2, [r3, #8]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a8a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	22ff      	movs	r2, #255	; 0xff
 8008a92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	371c      	adds	r7, #28
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	fffff7f7 	.word	0xfffff7f7

08008ab4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d101      	bne.n	8008ac8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	e025      	b.n	8008b14 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d106      	bne.n	8008ae2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f7fb fbf5 	bl	80042cc <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	3304      	adds	r3, #4
 8008af2:	4619      	mov	r1, r3
 8008af4:	4610      	mov	r0, r2
 8008af6:	f002 fa25 	bl	800af44 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6818      	ldr	r0, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	461a      	mov	r2, r3
 8008b04:	6839      	ldr	r1, [r7, #0]
 8008b06:	f002 fa8f 	bl	800b028 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008b12:	2300      	movs	r3, #0
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d101      	bne.n	8008b38 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8008b34:	2302      	movs	r3, #2
 8008b36:	e018      	b.n	8008b6a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	68b9      	ldr	r1, [r7, #8]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f002 faed 	bl	800b128 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d104      	bne.n	8008b60 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2205      	movs	r2, #5
 8008b5a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8008b5e:	e003      	b.n	8008b68 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2201      	movs	r2, #1
 8008b64:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8008b68:	2300      	movs	r3, #0
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b082      	sub	sp, #8
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d101      	bne.n	8008b8c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e00e      	b.n	8008baa <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2202      	movs	r2, #2
 8008b90:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6839      	ldr	r1, [r7, #0]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f002 fae5 	bl	800b16a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3708      	adds	r7, #8
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b084      	sub	sp, #16
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e084      	b.n	8008cce <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d106      	bne.n	8008be4 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f7fb f8fe 	bl	8003de0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2202      	movs	r2, #2
 8008be8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bfa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c04:	d902      	bls.n	8008c0c <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
 8008c0a:	e002      	b.n	8008c12 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c10:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008c1a:	d007      	beq.n	8008c2c <HAL_SPI_Init+0x7a>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c24:	d002      	beq.n	8008c2c <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d10b      	bne.n	8008c4c <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c3c:	d903      	bls.n	8008c46 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2202      	movs	r2, #2
 8008c42:	631a      	str	r2, [r3, #48]	; 0x30
 8008c44:	e002      	b.n	8008c4c <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	431a      	orrs	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	695b      	ldr	r3, [r3, #20]
 8008c60:	431a      	orrs	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c6a:	431a      	orrs	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	69db      	ldr	r3, [r3, #28]
 8008c70:	431a      	orrs	r2, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6a1b      	ldr	r3, [r3, #32]
 8008c76:	ea42 0103 	orr.w	r1, r2, r3
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	430a      	orrs	r2, r1
 8008c84:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	0c1b      	lsrs	r3, r3, #16
 8008c8c:	f003 0204 	and.w	r2, r3, #4
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c94:	431a      	orrs	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	ea42 0103 	orr.w	r1, r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	430a      	orrs	r2, r1
 8008cac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	69da      	ldr	r2, [r3, #28]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008cbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b082      	sub	sp, #8
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d101      	bne.n	8008ce8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e01d      	b.n	8008d24 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d106      	bne.n	8008d02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f7fb f8e1 	bl	8003ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2202      	movs	r2, #2
 8008d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	3304      	adds	r3, #4
 8008d12:	4619      	mov	r1, r3
 8008d14:	4610      	mov	r0, r2
 8008d16:	f000 fbcf 	bl	80094b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d22:	2300      	movs	r3, #0
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3708      	adds	r7, #8
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f042 0201 	orr.w	r2, r2, #1
 8008d42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689a      	ldr	r2, [r3, #8]
 8008d4a:	4b0c      	ldr	r3, [pc, #48]	; (8008d7c <HAL_TIM_Base_Start_IT+0x50>)
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2b06      	cmp	r3, #6
 8008d54:	d00b      	beq.n	8008d6e <HAL_TIM_Base_Start_IT+0x42>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d5c:	d007      	beq.n	8008d6e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f042 0201 	orr.w	r2, r2, #1
 8008d6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3714      	adds	r7, #20
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr
 8008d7c:	00010007 	.word	0x00010007

08008d80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d101      	bne.n	8008d92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e01d      	b.n	8008dce <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d106      	bne.n	8008dac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 f815 	bl	8008dd6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2202      	movs	r2, #2
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681a      	ldr	r2, [r3, #0]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	3304      	adds	r3, #4
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	4610      	mov	r0, r2
 8008dc0:	f000 fb7a 	bl	80094b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3708      	adds	r7, #8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008dd6:	b480      	push	{r7}
 8008dd8:	b083      	sub	sp, #12
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008dde:	bf00      	nop
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d122      	bne.n	8008e46 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	f003 0302 	and.w	r3, r3, #2
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d11b      	bne.n	8008e46 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f06f 0202 	mvn.w	r2, #2
 8008e16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	f003 0303 	and.w	r3, r3, #3
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d003      	beq.n	8008e34 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fb25 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008e32:	e005      	b.n	8008e40 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 fb17 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fb28 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	691b      	ldr	r3, [r3, #16]
 8008e4c:	f003 0304 	and.w	r3, r3, #4
 8008e50:	2b04      	cmp	r3, #4
 8008e52:	d122      	bne.n	8008e9a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f003 0304 	and.w	r3, r3, #4
 8008e5e:	2b04      	cmp	r3, #4
 8008e60:	d11b      	bne.n	8008e9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f06f 0204 	mvn.w	r2, #4
 8008e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d003      	beq.n	8008e88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fafb 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008e86:	e005      	b.n	8008e94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 faed 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fafe 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	f003 0308 	and.w	r3, r3, #8
 8008ea4:	2b08      	cmp	r3, #8
 8008ea6:	d122      	bne.n	8008eee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	f003 0308 	and.w	r3, r3, #8
 8008eb2:	2b08      	cmp	r3, #8
 8008eb4:	d11b      	bne.n	8008eee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f06f 0208 	mvn.w	r2, #8
 8008ebe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2204      	movs	r2, #4
 8008ec4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	69db      	ldr	r3, [r3, #28]
 8008ecc:	f003 0303 	and.w	r3, r3, #3
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d003      	beq.n	8008edc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 fad1 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008eda:	e005      	b.n	8008ee8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 fac3 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fad4 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	691b      	ldr	r3, [r3, #16]
 8008ef4:	f003 0310 	and.w	r3, r3, #16
 8008ef8:	2b10      	cmp	r3, #16
 8008efa:	d122      	bne.n	8008f42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	f003 0310 	and.w	r3, r3, #16
 8008f06:	2b10      	cmp	r3, #16
 8008f08:	d11b      	bne.n	8008f42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f06f 0210 	mvn.w	r2, #16
 8008f12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2208      	movs	r2, #8
 8008f18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d003      	beq.n	8008f30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 faa7 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008f2e:	e005      	b.n	8008f3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fa99 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 faaa 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	691b      	ldr	r3, [r3, #16]
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d10e      	bne.n	8008f6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d107      	bne.n	8008f6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f06f 0201 	mvn.w	r2, #1
 8008f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7f9 f8fd 	bl	8002168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	691b      	ldr	r3, [r3, #16]
 8008f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f78:	2b80      	cmp	r3, #128	; 0x80
 8008f7a:	d10e      	bne.n	8008f9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f86:	2b80      	cmp	r3, #128	; 0x80
 8008f88:	d107      	bne.n	8008f9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 ffcd 	bl	8009f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fa8:	d10e      	bne.n	8008fc8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fb4:	2b80      	cmp	r3, #128	; 0x80
 8008fb6:	d107      	bne.n	8008fc8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 ffc0 	bl	8009f48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	691b      	ldr	r3, [r3, #16]
 8008fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd2:	2b40      	cmp	r3, #64	; 0x40
 8008fd4:	d10e      	bne.n	8008ff4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fe0:	2b40      	cmp	r3, #64	; 0x40
 8008fe2:	d107      	bne.n	8008ff4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 fa58 	bl	80094a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	f003 0320 	and.w	r3, r3, #32
 8008ffe:	2b20      	cmp	r3, #32
 8009000:	d10e      	bne.n	8009020 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	f003 0320 	and.w	r3, r3, #32
 800900c:	2b20      	cmp	r3, #32
 800900e:	d107      	bne.n	8009020 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f06f 0220 	mvn.w	r2, #32
 8009018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 ff80 	bl	8009f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009020:	bf00      	nop
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800903a:	2b01      	cmp	r3, #1
 800903c:	d101      	bne.n	8009042 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800903e:	2302      	movs	r3, #2
 8009040:	e105      	b.n	800924e <HAL_TIM_PWM_ConfigChannel+0x226>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2201      	movs	r2, #1
 8009046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2202      	movs	r2, #2
 800904e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2b14      	cmp	r3, #20
 8009056:	f200 80f0 	bhi.w	800923a <HAL_TIM_PWM_ConfigChannel+0x212>
 800905a:	a201      	add	r2, pc, #4	; (adr r2, 8009060 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800905c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009060:	080090b5 	.word	0x080090b5
 8009064:	0800923b 	.word	0x0800923b
 8009068:	0800923b 	.word	0x0800923b
 800906c:	0800923b 	.word	0x0800923b
 8009070:	080090f5 	.word	0x080090f5
 8009074:	0800923b 	.word	0x0800923b
 8009078:	0800923b 	.word	0x0800923b
 800907c:	0800923b 	.word	0x0800923b
 8009080:	08009137 	.word	0x08009137
 8009084:	0800923b 	.word	0x0800923b
 8009088:	0800923b 	.word	0x0800923b
 800908c:	0800923b 	.word	0x0800923b
 8009090:	08009177 	.word	0x08009177
 8009094:	0800923b 	.word	0x0800923b
 8009098:	0800923b 	.word	0x0800923b
 800909c:	0800923b 	.word	0x0800923b
 80090a0:	080091b9 	.word	0x080091b9
 80090a4:	0800923b 	.word	0x0800923b
 80090a8:	0800923b 	.word	0x0800923b
 80090ac:	0800923b 	.word	0x0800923b
 80090b0:	080091f9 	.word	0x080091f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fa9c 	bl	80095f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	699a      	ldr	r2, [r3, #24]
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f042 0208 	orr.w	r2, r2, #8
 80090ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	699a      	ldr	r2, [r3, #24]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f022 0204 	bic.w	r2, r2, #4
 80090de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	6999      	ldr	r1, [r3, #24]
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	691a      	ldr	r2, [r3, #16]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	430a      	orrs	r2, r1
 80090f0:	619a      	str	r2, [r3, #24]
      break;
 80090f2:	e0a3      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68b9      	ldr	r1, [r7, #8]
 80090fa:	4618      	mov	r0, r3
 80090fc:	f000 faee 	bl	80096dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	699a      	ldr	r2, [r3, #24]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800910e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	699a      	ldr	r2, [r3, #24]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800911e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6999      	ldr	r1, [r3, #24]
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	021a      	lsls	r2, r3, #8
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	430a      	orrs	r2, r1
 8009132:	619a      	str	r2, [r3, #24]
      break;
 8009134:	e082      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	4618      	mov	r0, r3
 800913e:	f000 fb45 	bl	80097cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	69da      	ldr	r2, [r3, #28]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f042 0208 	orr.w	r2, r2, #8
 8009150:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	69da      	ldr	r2, [r3, #28]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f022 0204 	bic.w	r2, r2, #4
 8009160:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	69d9      	ldr	r1, [r3, #28]
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	691a      	ldr	r2, [r3, #16]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	430a      	orrs	r2, r1
 8009172:	61da      	str	r2, [r3, #28]
      break;
 8009174:	e062      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68b9      	ldr	r1, [r7, #8]
 800917c:	4618      	mov	r0, r3
 800917e:	f000 fb9b 	bl	80098b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	69da      	ldr	r2, [r3, #28]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	69da      	ldr	r2, [r3, #28]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	69d9      	ldr	r1, [r3, #28]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	021a      	lsls	r2, r3, #8
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	430a      	orrs	r2, r1
 80091b4:	61da      	str	r2, [r3, #28]
      break;
 80091b6:	e041      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	68b9      	ldr	r1, [r7, #8]
 80091be:	4618      	mov	r0, r3
 80091c0:	f000 fbd2 	bl	8009968 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f042 0208 	orr.w	r2, r2, #8
 80091d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f022 0204 	bic.w	r2, r2, #4
 80091e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	691a      	ldr	r2, [r3, #16]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	430a      	orrs	r2, r1
 80091f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80091f6:	e021      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68b9      	ldr	r1, [r7, #8]
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fc04 	bl	8009a0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009212:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009222:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	021a      	lsls	r2, r3, #8
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	430a      	orrs	r2, r1
 8009236:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009238:	e000      	b.n	800923c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800923a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2200      	movs	r2, #0
 8009248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800924c:	2300      	movs	r3, #0
}
 800924e:	4618      	mov	r0, r3
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop

08009258 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009268:	2b01      	cmp	r3, #1
 800926a:	d101      	bne.n	8009270 <HAL_TIM_ConfigClockSource+0x18>
 800926c:	2302      	movs	r3, #2
 800926e:	e0b3      	b.n	80093d8 <HAL_TIM_ConfigClockSource+0x180>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2202      	movs	r2, #2
 800927c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	4b55      	ldr	r3, [pc, #340]	; (80093e0 <HAL_TIM_ConfigClockSource+0x188>)
 800928c:	4013      	ands	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009296:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	68fa      	ldr	r2, [r7, #12]
 800929e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092a8:	d03e      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0xd0>
 80092aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092ae:	f200 8087 	bhi.w	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092b6:	f000 8085 	beq.w	80093c4 <HAL_TIM_ConfigClockSource+0x16c>
 80092ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092be:	d87f      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092c0:	2b70      	cmp	r3, #112	; 0x70
 80092c2:	d01a      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0xa2>
 80092c4:	2b70      	cmp	r3, #112	; 0x70
 80092c6:	d87b      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092c8:	2b60      	cmp	r3, #96	; 0x60
 80092ca:	d050      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x116>
 80092cc:	2b60      	cmp	r3, #96	; 0x60
 80092ce:	d877      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092d0:	2b50      	cmp	r3, #80	; 0x50
 80092d2:	d03c      	beq.n	800934e <HAL_TIM_ConfigClockSource+0xf6>
 80092d4:	2b50      	cmp	r3, #80	; 0x50
 80092d6:	d873      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092d8:	2b40      	cmp	r3, #64	; 0x40
 80092da:	d058      	beq.n	800938e <HAL_TIM_ConfigClockSource+0x136>
 80092dc:	2b40      	cmp	r3, #64	; 0x40
 80092de:	d86f      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092e0:	2b30      	cmp	r3, #48	; 0x30
 80092e2:	d064      	beq.n	80093ae <HAL_TIM_ConfigClockSource+0x156>
 80092e4:	2b30      	cmp	r3, #48	; 0x30
 80092e6:	d86b      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092e8:	2b20      	cmp	r3, #32
 80092ea:	d060      	beq.n	80093ae <HAL_TIM_ConfigClockSource+0x156>
 80092ec:	2b20      	cmp	r3, #32
 80092ee:	d867      	bhi.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d05c      	beq.n	80093ae <HAL_TIM_ConfigClockSource+0x156>
 80092f4:	2b10      	cmp	r3, #16
 80092f6:	d05a      	beq.n	80093ae <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80092f8:	e062      	b.n	80093c0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6818      	ldr	r0, [r3, #0]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	6899      	ldr	r1, [r3, #8]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	685a      	ldr	r2, [r3, #4]
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	f000 fcdd 	bl	8009cc8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800931c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	609a      	str	r2, [r3, #8]
      break;
 8009326:	e04e      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6818      	ldr	r0, [r3, #0]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	6899      	ldr	r1, [r3, #8]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	685a      	ldr	r2, [r3, #4]
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	f000 fcc6 	bl	8009cc8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	689a      	ldr	r2, [r3, #8]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800934a:	609a      	str	r2, [r3, #8]
      break;
 800934c:	e03b      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6818      	ldr	r0, [r3, #0]
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	6859      	ldr	r1, [r3, #4]
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	461a      	mov	r2, r3
 800935c:	f000 fc3a 	bl	8009bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2150      	movs	r1, #80	; 0x50
 8009366:	4618      	mov	r0, r3
 8009368:	f000 fc93 	bl	8009c92 <TIM_ITRx_SetConfig>
      break;
 800936c:	e02b      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6818      	ldr	r0, [r3, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	6859      	ldr	r1, [r3, #4]
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	68db      	ldr	r3, [r3, #12]
 800937a:	461a      	mov	r2, r3
 800937c:	f000 fc59 	bl	8009c32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2160      	movs	r1, #96	; 0x60
 8009386:	4618      	mov	r0, r3
 8009388:	f000 fc83 	bl	8009c92 <TIM_ITRx_SetConfig>
      break;
 800938c:	e01b      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	6859      	ldr	r1, [r3, #4]
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	461a      	mov	r2, r3
 800939c:	f000 fc1a 	bl	8009bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2140      	movs	r1, #64	; 0x40
 80093a6:	4618      	mov	r0, r3
 80093a8:	f000 fc73 	bl	8009c92 <TIM_ITRx_SetConfig>
      break;
 80093ac:	e00b      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4619      	mov	r1, r3
 80093b8:	4610      	mov	r0, r2
 80093ba:	f000 fc6a 	bl	8009c92 <TIM_ITRx_SetConfig>
      break;
 80093be:	e002      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80093c0:	bf00      	nop
 80093c2:	e000      	b.n	80093c6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80093c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093d6:	2300      	movs	r3, #0
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3710      	adds	r7, #16
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	fffeff88 	.word	0xfffeff88

080093e4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b082      	sub	sp, #8
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d101      	bne.n	80093fc <HAL_TIM_SlaveConfigSynchro+0x18>
 80093f8:	2302      	movs	r3, #2
 80093fa:	e031      	b.n	8009460 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2202      	movs	r2, #2
 8009408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800940c:	6839      	ldr	r1, [r7, #0]
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fb50 	bl	8009ab4 <TIM_SlaveTimer_SetConfig>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d009      	beq.n	800942e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e018      	b.n	8009460 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68da      	ldr	r2, [r3, #12]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800943c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68da      	ldr	r2, [r3, #12]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800944c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2201      	movs	r2, #1
 8009452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009498:	bf00      	nop
 800949a:	370c      	adds	r7, #12
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a40      	ldr	r2, [pc, #256]	; (80095cc <TIM_Base_SetConfig+0x114>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d013      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094d6:	d00f      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a3d      	ldr	r2, [pc, #244]	; (80095d0 <TIM_Base_SetConfig+0x118>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d00b      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a3c      	ldr	r2, [pc, #240]	; (80095d4 <TIM_Base_SetConfig+0x11c>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d007      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	4a3b      	ldr	r2, [pc, #236]	; (80095d8 <TIM_Base_SetConfig+0x120>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d003      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a3a      	ldr	r2, [pc, #232]	; (80095dc <TIM_Base_SetConfig+0x124>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d108      	bne.n	800950a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	4313      	orrs	r3, r2
 8009508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a2f      	ldr	r2, [pc, #188]	; (80095cc <TIM_Base_SetConfig+0x114>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d02b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009518:	d027      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4a2c      	ldr	r2, [pc, #176]	; (80095d0 <TIM_Base_SetConfig+0x118>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d023      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a2b      	ldr	r2, [pc, #172]	; (80095d4 <TIM_Base_SetConfig+0x11c>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d01f      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4a2a      	ldr	r2, [pc, #168]	; (80095d8 <TIM_Base_SetConfig+0x120>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d01b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	4a29      	ldr	r2, [pc, #164]	; (80095dc <TIM_Base_SetConfig+0x124>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d017      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a28      	ldr	r2, [pc, #160]	; (80095e0 <TIM_Base_SetConfig+0x128>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d013      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	4a27      	ldr	r2, [pc, #156]	; (80095e4 <TIM_Base_SetConfig+0x12c>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00f      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a26      	ldr	r2, [pc, #152]	; (80095e8 <TIM_Base_SetConfig+0x130>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d00b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a25      	ldr	r2, [pc, #148]	; (80095ec <TIM_Base_SetConfig+0x134>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d007      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a24      	ldr	r2, [pc, #144]	; (80095f0 <TIM_Base_SetConfig+0x138>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d003      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a23      	ldr	r2, [pc, #140]	; (80095f4 <TIM_Base_SetConfig+0x13c>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d108      	bne.n	800957c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	4313      	orrs	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	695b      	ldr	r3, [r3, #20]
 8009586:	4313      	orrs	r3, r2
 8009588:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	68fa      	ldr	r2, [r7, #12]
 800958e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	689a      	ldr	r2, [r3, #8]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a0a      	ldr	r2, [pc, #40]	; (80095cc <TIM_Base_SetConfig+0x114>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d003      	beq.n	80095b0 <TIM_Base_SetConfig+0xf8>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a0c      	ldr	r2, [pc, #48]	; (80095dc <TIM_Base_SetConfig+0x124>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d103      	bne.n	80095b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	691a      	ldr	r2, [r3, #16]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	615a      	str	r2, [r3, #20]
}
 80095be:	bf00      	nop
 80095c0:	3714      	adds	r7, #20
 80095c2:	46bd      	mov	sp, r7
 80095c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c8:	4770      	bx	lr
 80095ca:	bf00      	nop
 80095cc:	40010000 	.word	0x40010000
 80095d0:	40000400 	.word	0x40000400
 80095d4:	40000800 	.word	0x40000800
 80095d8:	40000c00 	.word	0x40000c00
 80095dc:	40010400 	.word	0x40010400
 80095e0:	40014000 	.word	0x40014000
 80095e4:	40014400 	.word	0x40014400
 80095e8:	40014800 	.word	0x40014800
 80095ec:	40001800 	.word	0x40001800
 80095f0:	40001c00 	.word	0x40001c00
 80095f4:	40002000 	.word	0x40002000

080095f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b087      	sub	sp, #28
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a1b      	ldr	r3, [r3, #32]
 8009606:	f023 0201 	bic.w	r2, r3, #1
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	4b2b      	ldr	r3, [pc, #172]	; (80096d0 <TIM_OC1_SetConfig+0xd8>)
 8009624:	4013      	ands	r3, r2
 8009626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f023 0303 	bic.w	r3, r3, #3
 800962e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	68fa      	ldr	r2, [r7, #12]
 8009636:	4313      	orrs	r3, r2
 8009638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f023 0302 	bic.w	r3, r3, #2
 8009640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	4313      	orrs	r3, r2
 800964a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a21      	ldr	r2, [pc, #132]	; (80096d4 <TIM_OC1_SetConfig+0xdc>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d003      	beq.n	800965c <TIM_OC1_SetConfig+0x64>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a20      	ldr	r2, [pc, #128]	; (80096d8 <TIM_OC1_SetConfig+0xe0>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d10c      	bne.n	8009676 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f023 0308 	bic.w	r3, r3, #8
 8009662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	697a      	ldr	r2, [r7, #20]
 800966a:	4313      	orrs	r3, r2
 800966c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f023 0304 	bic.w	r3, r3, #4
 8009674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	4a16      	ldr	r2, [pc, #88]	; (80096d4 <TIM_OC1_SetConfig+0xdc>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d003      	beq.n	8009686 <TIM_OC1_SetConfig+0x8e>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a15      	ldr	r2, [pc, #84]	; (80096d8 <TIM_OC1_SetConfig+0xe0>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d111      	bne.n	80096aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800968c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	4313      	orrs	r3, r2
 800969e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	693a      	ldr	r2, [r7, #16]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685a      	ldr	r2, [r3, #4]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	621a      	str	r2, [r3, #32]
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	fffeff8f 	.word	0xfffeff8f
 80096d4:	40010000 	.word	0x40010000
 80096d8:	40010400 	.word	0x40010400

080096dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096dc:	b480      	push	{r7}
 80096de:	b087      	sub	sp, #28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	f023 0210 	bic.w	r2, r3, #16
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a1b      	ldr	r3, [r3, #32]
 80096f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	699b      	ldr	r3, [r3, #24]
 8009702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	4b2e      	ldr	r3, [pc, #184]	; (80097c0 <TIM_OC2_SetConfig+0xe4>)
 8009708:	4013      	ands	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	021b      	lsls	r3, r3, #8
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	4313      	orrs	r3, r2
 800971e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	f023 0320 	bic.w	r3, r3, #32
 8009726:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	011b      	lsls	r3, r3, #4
 800972e:	697a      	ldr	r2, [r7, #20]
 8009730:	4313      	orrs	r3, r2
 8009732:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a23      	ldr	r2, [pc, #140]	; (80097c4 <TIM_OC2_SetConfig+0xe8>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d003      	beq.n	8009744 <TIM_OC2_SetConfig+0x68>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a22      	ldr	r2, [pc, #136]	; (80097c8 <TIM_OC2_SetConfig+0xec>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d10d      	bne.n	8009760 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800974a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	68db      	ldr	r3, [r3, #12]
 8009750:	011b      	lsls	r3, r3, #4
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	4313      	orrs	r3, r2
 8009756:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800975e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a18      	ldr	r2, [pc, #96]	; (80097c4 <TIM_OC2_SetConfig+0xe8>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d003      	beq.n	8009770 <TIM_OC2_SetConfig+0x94>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a17      	ldr	r2, [pc, #92]	; (80097c8 <TIM_OC2_SetConfig+0xec>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d113      	bne.n	8009798 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800977e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	695b      	ldr	r3, [r3, #20]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	699b      	ldr	r3, [r3, #24]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	4313      	orrs	r3, r2
 8009796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	685a      	ldr	r2, [r3, #4]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	621a      	str	r2, [r3, #32]
}
 80097b2:	bf00      	nop
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	feff8fff 	.word	0xfeff8fff
 80097c4:	40010000 	.word	0x40010000
 80097c8:	40010400 	.word	0x40010400

080097cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b087      	sub	sp, #28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a1b      	ldr	r3, [r3, #32]
 80097e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	69db      	ldr	r3, [r3, #28]
 80097f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	4b2d      	ldr	r3, [pc, #180]	; (80098ac <TIM_OC3_SetConfig+0xe0>)
 80097f8:	4013      	ands	r3, r2
 80097fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f023 0303 	bic.w	r3, r3, #3
 8009802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	021b      	lsls	r3, r3, #8
 800981c:	697a      	ldr	r2, [r7, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a22      	ldr	r2, [pc, #136]	; (80098b0 <TIM_OC3_SetConfig+0xe4>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d003      	beq.n	8009832 <TIM_OC3_SetConfig+0x66>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a21      	ldr	r2, [pc, #132]	; (80098b4 <TIM_OC3_SetConfig+0xe8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d10d      	bne.n	800984e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009838:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	021b      	lsls	r3, r3, #8
 8009840:	697a      	ldr	r2, [r7, #20]
 8009842:	4313      	orrs	r3, r2
 8009844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800984c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4a17      	ldr	r2, [pc, #92]	; (80098b0 <TIM_OC3_SetConfig+0xe4>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d003      	beq.n	800985e <TIM_OC3_SetConfig+0x92>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a16      	ldr	r2, [pc, #88]	; (80098b4 <TIM_OC3_SetConfig+0xe8>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d113      	bne.n	8009886 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800986c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	011b      	lsls	r3, r3, #4
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	4313      	orrs	r3, r2
 8009878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	699b      	ldr	r3, [r3, #24]
 800987e:	011b      	lsls	r3, r3, #4
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	4313      	orrs	r3, r2
 8009884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685a      	ldr	r2, [r3, #4]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	697a      	ldr	r2, [r7, #20]
 800989e:	621a      	str	r2, [r3, #32]
}
 80098a0:	bf00      	nop
 80098a2:	371c      	adds	r7, #28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr
 80098ac:	fffeff8f 	.word	0xfffeff8f
 80098b0:	40010000 	.word	0x40010000
 80098b4:	40010400 	.word	0x40010400

080098b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6a1b      	ldr	r3, [r3, #32]
 80098c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a1b      	ldr	r3, [r3, #32]
 80098d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	69db      	ldr	r3, [r3, #28]
 80098de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	4b1e      	ldr	r3, [pc, #120]	; (800995c <TIM_OC4_SetConfig+0xa4>)
 80098e4:	4013      	ands	r3, r2
 80098e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	021b      	lsls	r3, r3, #8
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009902:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	689b      	ldr	r3, [r3, #8]
 8009908:	031b      	lsls	r3, r3, #12
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	4313      	orrs	r3, r2
 800990e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a13      	ldr	r2, [pc, #76]	; (8009960 <TIM_OC4_SetConfig+0xa8>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d003      	beq.n	8009920 <TIM_OC4_SetConfig+0x68>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a12      	ldr	r2, [pc, #72]	; (8009964 <TIM_OC4_SetConfig+0xac>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d109      	bne.n	8009934 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	695b      	ldr	r3, [r3, #20]
 800992c:	019b      	lsls	r3, r3, #6
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	4313      	orrs	r3, r2
 8009932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	697a      	ldr	r2, [r7, #20]
 8009938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	685a      	ldr	r2, [r3, #4]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	693a      	ldr	r2, [r7, #16]
 800994c:	621a      	str	r2, [r3, #32]
}
 800994e:	bf00      	nop
 8009950:	371c      	adds	r7, #28
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	feff8fff 	.word	0xfeff8fff
 8009960:	40010000 	.word	0x40010000
 8009964:	40010400 	.word	0x40010400

08009968 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800998e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	4b1b      	ldr	r3, [pc, #108]	; (8009a00 <TIM_OC5_SetConfig+0x98>)
 8009994:	4013      	ands	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	4313      	orrs	r3, r2
 80099a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80099a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	041b      	lsls	r3, r3, #16
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a12      	ldr	r2, [pc, #72]	; (8009a04 <TIM_OC5_SetConfig+0x9c>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d003      	beq.n	80099c6 <TIM_OC5_SetConfig+0x5e>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a11      	ldr	r2, [pc, #68]	; (8009a08 <TIM_OC5_SetConfig+0xa0>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d109      	bne.n	80099da <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	021b      	lsls	r3, r3, #8
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	68fa      	ldr	r2, [r7, #12]
 80099e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	685a      	ldr	r2, [r3, #4]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	693a      	ldr	r2, [r7, #16]
 80099f2:	621a      	str	r2, [r3, #32]
}
 80099f4:	bf00      	nop
 80099f6:	371c      	adds	r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	fffeff8f 	.word	0xfffeff8f
 8009a04:	40010000 	.word	0x40010000
 8009a08:	40010400 	.word	0x40010400

08009a0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b087      	sub	sp, #28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6a1b      	ldr	r3, [r3, #32]
 8009a1a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a1b      	ldr	r3, [r3, #32]
 8009a26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	4b1c      	ldr	r3, [pc, #112]	; (8009aa8 <TIM_OC6_SetConfig+0x9c>)
 8009a38:	4013      	ands	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	021b      	lsls	r3, r3, #8
 8009a42:	68fa      	ldr	r2, [r7, #12]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	051b      	lsls	r3, r3, #20
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a13      	ldr	r2, [pc, #76]	; (8009aac <TIM_OC6_SetConfig+0xa0>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_OC6_SetConfig+0x60>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a12      	ldr	r2, [pc, #72]	; (8009ab0 <TIM_OC6_SetConfig+0xa4>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d109      	bne.n	8009a80 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	029b      	lsls	r3, r3, #10
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	621a      	str	r2, [r3, #32]
}
 8009a9a:	bf00      	nop
 8009a9c:	371c      	adds	r7, #28
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	feff8fff 	.word	0xfeff8fff
 8009aac:	40010000 	.word	0x40010000
 8009ab0:	40010400 	.word	0x40010400

08009ab4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009acc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	4b3d      	ldr	r3, [pc, #244]	; (8009bd0 <TIM_SlaveTimer_SetConfig+0x11c>)
 8009adc:	4013      	ands	r3, r2
 8009ade:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	2b70      	cmp	r3, #112	; 0x70
 8009af8:	d01a      	beq.n	8009b30 <TIM_SlaveTimer_SetConfig+0x7c>
 8009afa:	2b70      	cmp	r3, #112	; 0x70
 8009afc:	d860      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009afe:	2b60      	cmp	r3, #96	; 0x60
 8009b00:	d054      	beq.n	8009bac <TIM_SlaveTimer_SetConfig+0xf8>
 8009b02:	2b60      	cmp	r3, #96	; 0x60
 8009b04:	d85c      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009b06:	2b50      	cmp	r3, #80	; 0x50
 8009b08:	d046      	beq.n	8009b98 <TIM_SlaveTimer_SetConfig+0xe4>
 8009b0a:	2b50      	cmp	r3, #80	; 0x50
 8009b0c:	d858      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009b0e:	2b40      	cmp	r3, #64	; 0x40
 8009b10:	d019      	beq.n	8009b46 <TIM_SlaveTimer_SetConfig+0x92>
 8009b12:	2b40      	cmp	r3, #64	; 0x40
 8009b14:	d854      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009b16:	2b30      	cmp	r3, #48	; 0x30
 8009b18:	d054      	beq.n	8009bc4 <TIM_SlaveTimer_SetConfig+0x110>
 8009b1a:	2b30      	cmp	r3, #48	; 0x30
 8009b1c:	d850      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009b1e:	2b20      	cmp	r3, #32
 8009b20:	d050      	beq.n	8009bc4 <TIM_SlaveTimer_SetConfig+0x110>
 8009b22:	2b20      	cmp	r3, #32
 8009b24:	d84c      	bhi.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d04c      	beq.n	8009bc4 <TIM_SlaveTimer_SetConfig+0x110>
 8009b2a:	2b10      	cmp	r3, #16
 8009b2c:	d04a      	beq.n	8009bc4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8009b2e:	e047      	b.n	8009bc0 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6818      	ldr	r0, [r3, #0]
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	68d9      	ldr	r1, [r3, #12]
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	689a      	ldr	r2, [r3, #8]
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	f000 f8c2 	bl	8009cc8 <TIM_ETR_SetConfig>
      break;
 8009b44:	e03f      	b.n	8009bc6 <TIM_SlaveTimer_SetConfig+0x112>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2b05      	cmp	r3, #5
 8009b4c:	d101      	bne.n	8009b52 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8009b4e:	2301      	movs	r3, #1
 8009b50:	e03a      	b.n	8009bc8 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	6a1b      	ldr	r3, [r3, #32]
 8009b58:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	6a1a      	ldr	r2, [r3, #32]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f022 0201 	bic.w	r2, r2, #1
 8009b68:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	699b      	ldr	r3, [r3, #24]
 8009b70:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b78:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	011b      	lsls	r3, r3, #4
 8009b80:	68fa      	ldr	r2, [r7, #12]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	693a      	ldr	r2, [r7, #16]
 8009b94:	621a      	str	r2, [r3, #32]
      break;
 8009b96:	e016      	b.n	8009bc6 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6818      	ldr	r0, [r3, #0]
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	6899      	ldr	r1, [r3, #8]
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	f000 f815 	bl	8009bd4 <TIM_TI1_ConfigInputStage>
      break;
 8009baa:	e00c      	b.n	8009bc6 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6818      	ldr	r0, [r3, #0]
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	6899      	ldr	r1, [r3, #8]
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	691b      	ldr	r3, [r3, #16]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	f000 f83a 	bl	8009c32 <TIM_TI2_ConfigInputStage>
      break;
 8009bbe:	e002      	b.n	8009bc6 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8009bc0:	bf00      	nop
 8009bc2:	e000      	b.n	8009bc6 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8009bc4:	bf00      	nop
  }
  return HAL_OK;
 8009bc6:	2300      	movs	r3, #0
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3718      	adds	r7, #24
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	fffefff8 	.word	0xfffefff8

08009bd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b087      	sub	sp, #28
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6a1b      	ldr	r3, [r3, #32]
 8009be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	f023 0201 	bic.w	r2, r3, #1
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	011b      	lsls	r3, r3, #4
 8009c04:	693a      	ldr	r2, [r7, #16]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	f023 030a 	bic.w	r3, r3, #10
 8009c10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c12:	697a      	ldr	r2, [r7, #20]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	693a      	ldr	r2, [r7, #16]
 8009c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	621a      	str	r2, [r3, #32]
}
 8009c26:	bf00      	nop
 8009c28:	371c      	adds	r7, #28
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr

08009c32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c32:	b480      	push	{r7}
 8009c34:	b087      	sub	sp, #28
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	60f8      	str	r0, [r7, #12]
 8009c3a:	60b9      	str	r1, [r7, #8]
 8009c3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	f023 0210 	bic.w	r2, r3, #16
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	6a1b      	ldr	r3, [r3, #32]
 8009c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	031b      	lsls	r3, r3, #12
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	011b      	lsls	r3, r3, #4
 8009c74:	693a      	ldr	r2, [r7, #16]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	697a      	ldr	r2, [r7, #20]
 8009c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	693a      	ldr	r2, [r7, #16]
 8009c84:	621a      	str	r2, [r3, #32]
}
 8009c86:	bf00      	nop
 8009c88:	371c      	adds	r7, #28
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr

08009c92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c92:	b480      	push	{r7}
 8009c94:	b085      	sub	sp, #20
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
 8009c9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	f043 0307 	orr.w	r3, r3, #7
 8009cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	68fa      	ldr	r2, [r7, #12]
 8009cba:	609a      	str	r2, [r3, #8]
}
 8009cbc:	bf00      	nop
 8009cbe:	3714      	adds	r7, #20
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	021a      	lsls	r2, r3, #8
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	431a      	orrs	r2, r3
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	697a      	ldr	r2, [r7, #20]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	609a      	str	r2, [r3, #8]
}
 8009cfc:	bf00      	nop
 8009cfe:	371c      	adds	r7, #28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d101      	bne.n	8009d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d1c:	2302      	movs	r3, #2
 8009d1e:	e06d      	b.n	8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2202      	movs	r2, #2
 8009d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a30      	ldr	r2, [pc, #192]	; (8009e08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d004      	beq.n	8009d54 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a2f      	ldr	r2, [pc, #188]	; (8009e0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d108      	bne.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d5a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	4313      	orrs	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	68fa      	ldr	r2, [r7, #12]
 8009d7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a20      	ldr	r2, [pc, #128]	; (8009e08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d022      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d92:	d01d      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a1d      	ldr	r2, [pc, #116]	; (8009e10 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d018      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a1c      	ldr	r2, [pc, #112]	; (8009e14 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d013      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a1a      	ldr	r2, [pc, #104]	; (8009e18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d00e      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	4a15      	ldr	r2, [pc, #84]	; (8009e0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d009      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a16      	ldr	r2, [pc, #88]	; (8009e1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d004      	beq.n	8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4a15      	ldr	r2, [pc, #84]	; (8009e20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d10c      	bne.n	8009dea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	68ba      	ldr	r2, [r7, #8]
 8009de8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2201      	movs	r2, #1
 8009dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr
 8009e08:	40010000 	.word	0x40010000
 8009e0c:	40010400 	.word	0x40010400
 8009e10:	40000400 	.word	0x40000400
 8009e14:	40000800 	.word	0x40000800
 8009e18:	40000c00 	.word	0x40000c00
 8009e1c:	40014000 	.word	0x40014000
 8009e20:	40001800 	.word	0x40001800

08009e24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d101      	bne.n	8009e40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	e065      	b.n	8009f0c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	4313      	orrs	r3, r2
 8009e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	4313      	orrs	r3, r2
 8009e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	695b      	ldr	r3, [r3, #20]
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	699b      	ldr	r3, [r3, #24]
 8009eb4:	041b      	lsls	r3, r3, #16
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	4a16      	ldr	r2, [pc, #88]	; (8009f18 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d004      	beq.n	8009ece <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	4a14      	ldr	r2, [pc, #80]	; (8009f1c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d115      	bne.n	8009efa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed8:	051b      	lsls	r3, r3, #20
 8009eda:	4313      	orrs	r3, r2
 8009edc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	69db      	ldr	r3, [r3, #28]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3714      	adds	r7, #20
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr
 8009f18:	40010000 	.word	0x40010000
 8009f1c:	40010400 	.word	0x40010400

08009f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f3c:	bf00      	nop
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009f50:	bf00      	nop
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d101      	bne.n	8009f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e040      	b.n	8009ff0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d106      	bne.n	8009f84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7fa f846 	bl	8004010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2224      	movs	r2, #36	; 0x24
 8009f88:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f022 0201 	bic.w	r2, r2, #1
 8009f98:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 fa6e 	bl	800a47c <UART_SetConfig>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d101      	bne.n	8009faa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e022      	b.n	8009ff0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d002      	beq.n	8009fb8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fd0e 	bl	800a9d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	685a      	ldr	r2, [r3, #4]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009fc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	689a      	ldr	r2, [r3, #8]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f042 0201 	orr.w	r2, r2, #1
 8009fe6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 fd95 	bl	800ab18 <UART_CheckIdleState>
 8009fee:	4603      	mov	r3, r0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3708      	adds	r7, #8
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	4613      	mov	r3, r2
 800a004:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a00a:	2b20      	cmp	r3, #32
 800a00c:	d144      	bne.n	800a098 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d002      	beq.n	800a01a <HAL_UART_Transmit_IT+0x22>
 800a014:	88fb      	ldrh	r3, [r7, #6]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d101      	bne.n	800a01e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	e03d      	b.n	800a09a <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a024:	2b01      	cmp	r3, #1
 800a026:	d101      	bne.n	800a02c <HAL_UART_Transmit_IT+0x34>
 800a028:	2302      	movs	r3, #2
 800a02a:	e036      	b.n	800a09a <HAL_UART_Transmit_IT+0xa2>
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2201      	movs	r2, #1
 800a030:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	88fa      	ldrh	r2, [r7, #6]
 800a03e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	88fa      	ldrh	r2, [r7, #6]
 800a046:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2200      	movs	r2, #0
 800a054:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2221      	movs	r2, #33	; 0x21
 800a05a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a064:	d107      	bne.n	800a076 <HAL_UART_Transmit_IT+0x7e>
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d103      	bne.n	800a076 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	4a0d      	ldr	r2, [pc, #52]	; (800a0a8 <HAL_UART_Transmit_IT+0xb0>)
 800a072:	665a      	str	r2, [r3, #100]	; 0x64
 800a074:	e002      	b.n	800a07c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	4a0c      	ldr	r2, [pc, #48]	; (800a0ac <HAL_UART_Transmit_IT+0xb4>)
 800a07a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2200      	movs	r2, #0
 800a080:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a092:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a094:	2300      	movs	r3, #0
 800a096:	e000      	b.n	800a09a <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800a098:	2302      	movs	r3, #2
  }
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3714      	adds	r7, #20
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a4:	4770      	bx	lr
 800a0a6:	bf00      	nop
 800a0a8:	0800ad4b 	.word	0x0800ad4b
 800a0ac:	0800acd9 	.word	0x0800acd9

0800a0b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0c2:	2b20      	cmp	r3, #32
 800a0c4:	f040 808a 	bne.w	800a1dc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d002      	beq.n	800a0d4 <HAL_UART_Receive_IT+0x24>
 800a0ce:	88fb      	ldrh	r3, [r7, #6]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d101      	bne.n	800a0d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e082      	b.n	800a1de <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d101      	bne.n	800a0e6 <HAL_UART_Receive_IT+0x36>
 800a0e2:	2302      	movs	r3, #2
 800a0e4:	e07b      	b.n	800a1de <HAL_UART_Receive_IT+0x12e>
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	68ba      	ldr	r2, [r7, #8]
 800a0f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	88fa      	ldrh	r2, [r7, #6]
 800a0f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	88fa      	ldrh	r2, [r7, #6]
 800a100:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2200      	movs	r2, #0
 800a108:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a112:	d10e      	bne.n	800a132 <HAL_UART_Receive_IT+0x82>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d105      	bne.n	800a128 <HAL_UART_Receive_IT+0x78>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a122:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a126:	e02d      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	22ff      	movs	r2, #255	; 0xff
 800a12c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a130:	e028      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10d      	bne.n	800a156 <HAL_UART_Receive_IT+0xa6>
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d104      	bne.n	800a14c <HAL_UART_Receive_IT+0x9c>
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	22ff      	movs	r2, #255	; 0xff
 800a146:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a14a:	e01b      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	227f      	movs	r2, #127	; 0x7f
 800a150:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a154:	e016      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a15e:	d10d      	bne.n	800a17c <HAL_UART_Receive_IT+0xcc>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d104      	bne.n	800a172 <HAL_UART_Receive_IT+0xc2>
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	227f      	movs	r2, #127	; 0x7f
 800a16c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a170:	e008      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	223f      	movs	r2, #63	; 0x3f
 800a176:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a17a:	e003      	b.n	800a184 <HAL_UART_Receive_IT+0xd4>
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2200      	movs	r2, #0
 800a180:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2200      	movs	r2, #0
 800a188:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2222      	movs	r2, #34	; 0x22
 800a18e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	689a      	ldr	r2, [r3, #8]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 0201 	orr.w	r2, r2, #1
 800a19e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1a8:	d107      	bne.n	800a1ba <HAL_UART_Receive_IT+0x10a>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	691b      	ldr	r3, [r3, #16]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d103      	bne.n	800a1ba <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	4a0d      	ldr	r2, [pc, #52]	; (800a1ec <HAL_UART_Receive_IT+0x13c>)
 800a1b6:	661a      	str	r2, [r3, #96]	; 0x60
 800a1b8:	e002      	b.n	800a1c0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4a0c      	ldr	r2, [pc, #48]	; (800a1f0 <HAL_UART_Receive_IT+0x140>)
 800a1be:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800a1d6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e000      	b.n	800a1de <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800a1dc:	2302      	movs	r3, #2
  }
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3714      	adds	r7, #20
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	0800ae9f 	.word	0x0800ae9f
 800a1f0:	0800adf9 	.word	0x0800adf9

0800a1f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b088      	sub	sp, #32
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	69db      	ldr	r3, [r3, #28]
 800a202:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a214:	69fa      	ldr	r2, [r7, #28]
 800a216:	f640 030f 	movw	r3, #2063	; 0x80f
 800a21a:	4013      	ands	r3, r2
 800a21c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d113      	bne.n	800a24c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	f003 0320 	and.w	r3, r3, #32
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00e      	beq.n	800a24c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	f003 0320 	and.w	r3, r3, #32
 800a234:	2b00      	cmp	r3, #0
 800a236:	d009      	beq.n	800a24c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 80ff 	beq.w	800a440 <HAL_UART_IRQHandler+0x24c>
      {
        huart->RxISR(huart);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	4798      	blx	r3
      }
      return;
 800a24a:	e0f9      	b.n	800a440 <HAL_UART_IRQHandler+0x24c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 80d5 	beq.w	800a3fe <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	f003 0301 	and.w	r3, r3, #1
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d105      	bne.n	800a26a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800a25e:	69bb      	ldr	r3, [r7, #24]
 800a260:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a264:	2b00      	cmp	r3, #0
 800a266:	f000 80ca 	beq.w	800a3fe <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d00e      	beq.n	800a292 <HAL_UART_IRQHandler+0x9e>
 800a274:	69bb      	ldr	r3, [r7, #24]
 800a276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d009      	beq.n	800a292 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	2201      	movs	r2, #1
 800a284:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a28a:	f043 0201 	orr.w	r2, r3, #1
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	f003 0302 	and.w	r3, r3, #2
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d00e      	beq.n	800a2ba <HAL_UART_IRQHandler+0xc6>
 800a29c:	697b      	ldr	r3, [r7, #20]
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d009      	beq.n	800a2ba <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2b2:	f043 0204 	orr.w	r2, r3, #4
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2ba:	69fb      	ldr	r3, [r7, #28]
 800a2bc:	f003 0304 	and.w	r3, r3, #4
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00e      	beq.n	800a2e2 <HAL_UART_IRQHandler+0xee>
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d009      	beq.n	800a2e2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2204      	movs	r2, #4
 800a2d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2da:	f043 0202 	orr.w	r2, r3, #2
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a2e2:	69fb      	ldr	r3, [r7, #28]
 800a2e4:	f003 0308 	and.w	r3, r3, #8
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d013      	beq.n	800a314 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a2ec:	69bb      	ldr	r3, [r7, #24]
 800a2ee:	f003 0320 	and.w	r3, r3, #32
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d104      	bne.n	800a300 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d009      	beq.n	800a314 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2208      	movs	r2, #8
 800a306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a30c:	f043 0208 	orr.w	r2, r3, #8
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d00f      	beq.n	800a33e <HAL_UART_IRQHandler+0x14a>
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a324:	2b00      	cmp	r3, #0
 800a326:	d00a      	beq.n	800a33e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a330:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a336:	f043 0220 	orr.w	r2, r3, #32
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a342:	2b00      	cmp	r3, #0
 800a344:	d07e      	beq.n	800a444 <HAL_UART_IRQHandler+0x250>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a346:	69fb      	ldr	r3, [r7, #28]
 800a348:	f003 0320 	and.w	r3, r3, #32
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00c      	beq.n	800a36a <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	f003 0320 	and.w	r3, r3, #32
 800a356:	2b00      	cmp	r3, #0
 800a358:	d007      	beq.n	800a36a <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d003      	beq.n	800a36a <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a36e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a37a:	2b40      	cmp	r3, #64	; 0x40
 800a37c:	d004      	beq.n	800a388 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a384:	2b00      	cmp	r3, #0
 800a386:	d031      	beq.n	800a3ec <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 fc6f 	bl	800ac6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a398:	2b40      	cmp	r3, #64	; 0x40
 800a39a:	d123      	bne.n	800a3e4 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3aa:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d013      	beq.n	800a3dc <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3b8:	4a25      	ldr	r2, [pc, #148]	; (800a450 <HAL_UART_IRQHandler+0x25c>)
 800a3ba:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f7fa ff49 	bl	8005258 <HAL_DMA_Abort_IT>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d016      	beq.n	800a3fa <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a3d6:	4610      	mov	r0, r2
 800a3d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3da:	e00e      	b.n	800a3fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 f843 	bl	800a468 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3e2:	e00a      	b.n	800a3fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f83f 	bl	800a468 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3ea:	e006      	b.n	800a3fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 f83b 	bl	800a468 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800a3f8:	e024      	b.n	800a444 <HAL_UART_IRQHandler+0x250>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3fa:	bf00      	nop
    return;
 800a3fc:	e022      	b.n	800a444 <HAL_UART_IRQHandler+0x250>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a3fe:	69fb      	ldr	r3, [r7, #28]
 800a400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00d      	beq.n	800a424 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d008      	beq.n	800a424 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a416:	2b00      	cmp	r3, #0
 800a418:	d016      	beq.n	800a448 <HAL_UART_IRQHandler+0x254>
    {
      huart->TxISR(huart);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	4798      	blx	r3
    }
    return;
 800a422:	e011      	b.n	800a448 <HAL_UART_IRQHandler+0x254>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a424:	69fb      	ldr	r3, [r7, #28]
 800a426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d00d      	beq.n	800a44a <HAL_UART_IRQHandler+0x256>
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a434:	2b00      	cmp	r3, #0
 800a436:	d008      	beq.n	800a44a <HAL_UART_IRQHandler+0x256>
  {
    UART_EndTransmit_IT(huart);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fcc4 	bl	800adc6 <UART_EndTransmit_IT>
    return;
 800a43e:	e004      	b.n	800a44a <HAL_UART_IRQHandler+0x256>
      return;
 800a440:	bf00      	nop
 800a442:	e002      	b.n	800a44a <HAL_UART_IRQHandler+0x256>
    return;
 800a444:	bf00      	nop
 800a446:	e000      	b.n	800a44a <HAL_UART_IRQHandler+0x256>
    return;
 800a448:	bf00      	nop
  }

}
 800a44a:	3720      	adds	r7, #32
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}
 800a450:	0800acad 	.word	0x0800acad

0800a454 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a45c:	bf00      	nop
 800a45e:	370c      	adds	r7, #12
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a468:	b480      	push	{r7}
 800a46a:	b083      	sub	sp, #12
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a470:	bf00      	nop
 800a472:	370c      	adds	r7, #12
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr

0800a47c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b088      	sub	sp, #32
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800a484:	2300      	movs	r3, #0
 800a486:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a488:	2300      	movs	r3, #0
 800a48a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	689a      	ldr	r2, [r3, #8]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	431a      	orrs	r2, r3
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	431a      	orrs	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	69db      	ldr	r3, [r3, #28]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	4ba7      	ldr	r3, [pc, #668]	; (800a748 <UART_SetConfig+0x2cc>)
 800a4ac:	4013      	ands	r3, r2
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	6812      	ldr	r2, [r2, #0]
 800a4b2:	6939      	ldr	r1, [r7, #16]
 800a4b4:	430b      	orrs	r3, r1
 800a4b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	68da      	ldr	r2, [r3, #12]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	430a      	orrs	r2, r1
 800a4cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	699b      	ldr	r3, [r3, #24]
 800a4d2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6a1b      	ldr	r3, [r3, #32]
 800a4d8:	693a      	ldr	r2, [r7, #16]
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	693a      	ldr	r2, [r7, #16]
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	4a95      	ldr	r2, [pc, #596]	; (800a74c <UART_SetConfig+0x2d0>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d120      	bne.n	800a53e <UART_SetConfig+0xc2>
 800a4fc:	4b94      	ldr	r3, [pc, #592]	; (800a750 <UART_SetConfig+0x2d4>)
 800a4fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a502:	f003 0303 	and.w	r3, r3, #3
 800a506:	2b03      	cmp	r3, #3
 800a508:	d816      	bhi.n	800a538 <UART_SetConfig+0xbc>
 800a50a:	a201      	add	r2, pc, #4	; (adr r2, 800a510 <UART_SetConfig+0x94>)
 800a50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a510:	0800a521 	.word	0x0800a521
 800a514:	0800a52d 	.word	0x0800a52d
 800a518:	0800a527 	.word	0x0800a527
 800a51c:	0800a533 	.word	0x0800a533
 800a520:	2301      	movs	r3, #1
 800a522:	77fb      	strb	r3, [r7, #31]
 800a524:	e14f      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a526:	2302      	movs	r3, #2
 800a528:	77fb      	strb	r3, [r7, #31]
 800a52a:	e14c      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a52c:	2304      	movs	r3, #4
 800a52e:	77fb      	strb	r3, [r7, #31]
 800a530:	e149      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a532:	2308      	movs	r3, #8
 800a534:	77fb      	strb	r3, [r7, #31]
 800a536:	e146      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a538:	2310      	movs	r3, #16
 800a53a:	77fb      	strb	r3, [r7, #31]
 800a53c:	e143      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a84      	ldr	r2, [pc, #528]	; (800a754 <UART_SetConfig+0x2d8>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d132      	bne.n	800a5ae <UART_SetConfig+0x132>
 800a548:	4b81      	ldr	r3, [pc, #516]	; (800a750 <UART_SetConfig+0x2d4>)
 800a54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a54e:	f003 030c 	and.w	r3, r3, #12
 800a552:	2b0c      	cmp	r3, #12
 800a554:	d828      	bhi.n	800a5a8 <UART_SetConfig+0x12c>
 800a556:	a201      	add	r2, pc, #4	; (adr r2, 800a55c <UART_SetConfig+0xe0>)
 800a558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a55c:	0800a591 	.word	0x0800a591
 800a560:	0800a5a9 	.word	0x0800a5a9
 800a564:	0800a5a9 	.word	0x0800a5a9
 800a568:	0800a5a9 	.word	0x0800a5a9
 800a56c:	0800a59d 	.word	0x0800a59d
 800a570:	0800a5a9 	.word	0x0800a5a9
 800a574:	0800a5a9 	.word	0x0800a5a9
 800a578:	0800a5a9 	.word	0x0800a5a9
 800a57c:	0800a597 	.word	0x0800a597
 800a580:	0800a5a9 	.word	0x0800a5a9
 800a584:	0800a5a9 	.word	0x0800a5a9
 800a588:	0800a5a9 	.word	0x0800a5a9
 800a58c:	0800a5a3 	.word	0x0800a5a3
 800a590:	2300      	movs	r3, #0
 800a592:	77fb      	strb	r3, [r7, #31]
 800a594:	e117      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a596:	2302      	movs	r3, #2
 800a598:	77fb      	strb	r3, [r7, #31]
 800a59a:	e114      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a59c:	2304      	movs	r3, #4
 800a59e:	77fb      	strb	r3, [r7, #31]
 800a5a0:	e111      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5a2:	2308      	movs	r3, #8
 800a5a4:	77fb      	strb	r3, [r7, #31]
 800a5a6:	e10e      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5a8:	2310      	movs	r3, #16
 800a5aa:	77fb      	strb	r3, [r7, #31]
 800a5ac:	e10b      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a69      	ldr	r2, [pc, #420]	; (800a758 <UART_SetConfig+0x2dc>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d120      	bne.n	800a5fa <UART_SetConfig+0x17e>
 800a5b8:	4b65      	ldr	r3, [pc, #404]	; (800a750 <UART_SetConfig+0x2d4>)
 800a5ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a5c2:	2b30      	cmp	r3, #48	; 0x30
 800a5c4:	d013      	beq.n	800a5ee <UART_SetConfig+0x172>
 800a5c6:	2b30      	cmp	r3, #48	; 0x30
 800a5c8:	d814      	bhi.n	800a5f4 <UART_SetConfig+0x178>
 800a5ca:	2b20      	cmp	r3, #32
 800a5cc:	d009      	beq.n	800a5e2 <UART_SetConfig+0x166>
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d810      	bhi.n	800a5f4 <UART_SetConfig+0x178>
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d002      	beq.n	800a5dc <UART_SetConfig+0x160>
 800a5d6:	2b10      	cmp	r3, #16
 800a5d8:	d006      	beq.n	800a5e8 <UART_SetConfig+0x16c>
 800a5da:	e00b      	b.n	800a5f4 <UART_SetConfig+0x178>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	77fb      	strb	r3, [r7, #31]
 800a5e0:	e0f1      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5e2:	2302      	movs	r3, #2
 800a5e4:	77fb      	strb	r3, [r7, #31]
 800a5e6:	e0ee      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5e8:	2304      	movs	r3, #4
 800a5ea:	77fb      	strb	r3, [r7, #31]
 800a5ec:	e0eb      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5ee:	2308      	movs	r3, #8
 800a5f0:	77fb      	strb	r3, [r7, #31]
 800a5f2:	e0e8      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5f4:	2310      	movs	r3, #16
 800a5f6:	77fb      	strb	r3, [r7, #31]
 800a5f8:	e0e5      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a57      	ldr	r2, [pc, #348]	; (800a75c <UART_SetConfig+0x2e0>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d120      	bne.n	800a646 <UART_SetConfig+0x1ca>
 800a604:	4b52      	ldr	r3, [pc, #328]	; (800a750 <UART_SetConfig+0x2d4>)
 800a606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a60a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a60e:	2bc0      	cmp	r3, #192	; 0xc0
 800a610:	d013      	beq.n	800a63a <UART_SetConfig+0x1be>
 800a612:	2bc0      	cmp	r3, #192	; 0xc0
 800a614:	d814      	bhi.n	800a640 <UART_SetConfig+0x1c4>
 800a616:	2b80      	cmp	r3, #128	; 0x80
 800a618:	d009      	beq.n	800a62e <UART_SetConfig+0x1b2>
 800a61a:	2b80      	cmp	r3, #128	; 0x80
 800a61c:	d810      	bhi.n	800a640 <UART_SetConfig+0x1c4>
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d002      	beq.n	800a628 <UART_SetConfig+0x1ac>
 800a622:	2b40      	cmp	r3, #64	; 0x40
 800a624:	d006      	beq.n	800a634 <UART_SetConfig+0x1b8>
 800a626:	e00b      	b.n	800a640 <UART_SetConfig+0x1c4>
 800a628:	2300      	movs	r3, #0
 800a62a:	77fb      	strb	r3, [r7, #31]
 800a62c:	e0cb      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a62e:	2302      	movs	r3, #2
 800a630:	77fb      	strb	r3, [r7, #31]
 800a632:	e0c8      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a634:	2304      	movs	r3, #4
 800a636:	77fb      	strb	r3, [r7, #31]
 800a638:	e0c5      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a63a:	2308      	movs	r3, #8
 800a63c:	77fb      	strb	r3, [r7, #31]
 800a63e:	e0c2      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a640:	2310      	movs	r3, #16
 800a642:	77fb      	strb	r3, [r7, #31]
 800a644:	e0bf      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a45      	ldr	r2, [pc, #276]	; (800a760 <UART_SetConfig+0x2e4>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d125      	bne.n	800a69c <UART_SetConfig+0x220>
 800a650:	4b3f      	ldr	r3, [pc, #252]	; (800a750 <UART_SetConfig+0x2d4>)
 800a652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a65a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a65e:	d017      	beq.n	800a690 <UART_SetConfig+0x214>
 800a660:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a664:	d817      	bhi.n	800a696 <UART_SetConfig+0x21a>
 800a666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a66a:	d00b      	beq.n	800a684 <UART_SetConfig+0x208>
 800a66c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a670:	d811      	bhi.n	800a696 <UART_SetConfig+0x21a>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d003      	beq.n	800a67e <UART_SetConfig+0x202>
 800a676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a67a:	d006      	beq.n	800a68a <UART_SetConfig+0x20e>
 800a67c:	e00b      	b.n	800a696 <UART_SetConfig+0x21a>
 800a67e:	2300      	movs	r3, #0
 800a680:	77fb      	strb	r3, [r7, #31]
 800a682:	e0a0      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a684:	2302      	movs	r3, #2
 800a686:	77fb      	strb	r3, [r7, #31]
 800a688:	e09d      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a68a:	2304      	movs	r3, #4
 800a68c:	77fb      	strb	r3, [r7, #31]
 800a68e:	e09a      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a690:	2308      	movs	r3, #8
 800a692:	77fb      	strb	r3, [r7, #31]
 800a694:	e097      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a696:	2310      	movs	r3, #16
 800a698:	77fb      	strb	r3, [r7, #31]
 800a69a:	e094      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a30      	ldr	r2, [pc, #192]	; (800a764 <UART_SetConfig+0x2e8>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d125      	bne.n	800a6f2 <UART_SetConfig+0x276>
 800a6a6:	4b2a      	ldr	r3, [pc, #168]	; (800a750 <UART_SetConfig+0x2d4>)
 800a6a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a6b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a6b4:	d017      	beq.n	800a6e6 <UART_SetConfig+0x26a>
 800a6b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a6ba:	d817      	bhi.n	800a6ec <UART_SetConfig+0x270>
 800a6bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6c0:	d00b      	beq.n	800a6da <UART_SetConfig+0x25e>
 800a6c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6c6:	d811      	bhi.n	800a6ec <UART_SetConfig+0x270>
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d003      	beq.n	800a6d4 <UART_SetConfig+0x258>
 800a6cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6d0:	d006      	beq.n	800a6e0 <UART_SetConfig+0x264>
 800a6d2:	e00b      	b.n	800a6ec <UART_SetConfig+0x270>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	77fb      	strb	r3, [r7, #31]
 800a6d8:	e075      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a6da:	2302      	movs	r3, #2
 800a6dc:	77fb      	strb	r3, [r7, #31]
 800a6de:	e072      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a6e0:	2304      	movs	r3, #4
 800a6e2:	77fb      	strb	r3, [r7, #31]
 800a6e4:	e06f      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a6e6:	2308      	movs	r3, #8
 800a6e8:	77fb      	strb	r3, [r7, #31]
 800a6ea:	e06c      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a6ec:	2310      	movs	r3, #16
 800a6ee:	77fb      	strb	r3, [r7, #31]
 800a6f0:	e069      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a1c      	ldr	r2, [pc, #112]	; (800a768 <UART_SetConfig+0x2ec>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d137      	bne.n	800a76c <UART_SetConfig+0x2f0>
 800a6fc:	4b14      	ldr	r3, [pc, #80]	; (800a750 <UART_SetConfig+0x2d4>)
 800a6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a702:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a706:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a70a:	d017      	beq.n	800a73c <UART_SetConfig+0x2c0>
 800a70c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a710:	d817      	bhi.n	800a742 <UART_SetConfig+0x2c6>
 800a712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a716:	d00b      	beq.n	800a730 <UART_SetConfig+0x2b4>
 800a718:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a71c:	d811      	bhi.n	800a742 <UART_SetConfig+0x2c6>
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d003      	beq.n	800a72a <UART_SetConfig+0x2ae>
 800a722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a726:	d006      	beq.n	800a736 <UART_SetConfig+0x2ba>
 800a728:	e00b      	b.n	800a742 <UART_SetConfig+0x2c6>
 800a72a:	2300      	movs	r3, #0
 800a72c:	77fb      	strb	r3, [r7, #31]
 800a72e:	e04a      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a730:	2302      	movs	r3, #2
 800a732:	77fb      	strb	r3, [r7, #31]
 800a734:	e047      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a736:	2304      	movs	r3, #4
 800a738:	77fb      	strb	r3, [r7, #31]
 800a73a:	e044      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a73c:	2308      	movs	r3, #8
 800a73e:	77fb      	strb	r3, [r7, #31]
 800a740:	e041      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a742:	2310      	movs	r3, #16
 800a744:	77fb      	strb	r3, [r7, #31]
 800a746:	e03e      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a748:	efff69f3 	.word	0xefff69f3
 800a74c:	40011000 	.word	0x40011000
 800a750:	40023800 	.word	0x40023800
 800a754:	40004400 	.word	0x40004400
 800a758:	40004800 	.word	0x40004800
 800a75c:	40004c00 	.word	0x40004c00
 800a760:	40005000 	.word	0x40005000
 800a764:	40011400 	.word	0x40011400
 800a768:	40007800 	.word	0x40007800
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a94      	ldr	r2, [pc, #592]	; (800a9c4 <UART_SetConfig+0x548>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d125      	bne.n	800a7c2 <UART_SetConfig+0x346>
 800a776:	4b94      	ldr	r3, [pc, #592]	; (800a9c8 <UART_SetConfig+0x54c>)
 800a778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a77c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a780:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a784:	d017      	beq.n	800a7b6 <UART_SetConfig+0x33a>
 800a786:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a78a:	d817      	bhi.n	800a7bc <UART_SetConfig+0x340>
 800a78c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a790:	d00b      	beq.n	800a7aa <UART_SetConfig+0x32e>
 800a792:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a796:	d811      	bhi.n	800a7bc <UART_SetConfig+0x340>
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <UART_SetConfig+0x328>
 800a79c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a7a0:	d006      	beq.n	800a7b0 <UART_SetConfig+0x334>
 800a7a2:	e00b      	b.n	800a7bc <UART_SetConfig+0x340>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	77fb      	strb	r3, [r7, #31]
 800a7a8:	e00d      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a7aa:	2302      	movs	r3, #2
 800a7ac:	77fb      	strb	r3, [r7, #31]
 800a7ae:	e00a      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a7b0:	2304      	movs	r3, #4
 800a7b2:	77fb      	strb	r3, [r7, #31]
 800a7b4:	e007      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a7b6:	2308      	movs	r3, #8
 800a7b8:	77fb      	strb	r3, [r7, #31]
 800a7ba:	e004      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a7bc:	2310      	movs	r3, #16
 800a7be:	77fb      	strb	r3, [r7, #31]
 800a7c0:	e001      	b.n	800a7c6 <UART_SetConfig+0x34a>
 800a7c2:	2310      	movs	r3, #16
 800a7c4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	69db      	ldr	r3, [r3, #28]
 800a7ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7ce:	d17f      	bne.n	800a8d0 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 800a7d0:	7ffb      	ldrb	r3, [r7, #31]
 800a7d2:	2b08      	cmp	r3, #8
 800a7d4:	d85c      	bhi.n	800a890 <UART_SetConfig+0x414>
 800a7d6:	a201      	add	r2, pc, #4	; (adr r2, 800a7dc <UART_SetConfig+0x360>)
 800a7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7dc:	0800a801 	.word	0x0800a801
 800a7e0:	0800a821 	.word	0x0800a821
 800a7e4:	0800a841 	.word	0x0800a841
 800a7e8:	0800a891 	.word	0x0800a891
 800a7ec:	0800a859 	.word	0x0800a859
 800a7f0:	0800a891 	.word	0x0800a891
 800a7f4:	0800a891 	.word	0x0800a891
 800a7f8:	0800a891 	.word	0x0800a891
 800a7fc:	0800a879 	.word	0x0800a879
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a800:	f7fd f94e 	bl	8007aa0 <HAL_RCC_GetPCLK1Freq>
 800a804:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	005a      	lsls	r2, r3, #1
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	085b      	lsrs	r3, r3, #1
 800a810:	441a      	add	r2, r3
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	fbb2 f3f3 	udiv	r3, r2, r3
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	61bb      	str	r3, [r7, #24]
        break;
 800a81e:	e03a      	b.n	800a896 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a820:	f7fd f952 	bl	8007ac8 <HAL_RCC_GetPCLK2Freq>
 800a824:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	005a      	lsls	r2, r3, #1
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	085b      	lsrs	r3, r3, #1
 800a830:	441a      	add	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	685b      	ldr	r3, [r3, #4]
 800a836:	fbb2 f3f3 	udiv	r3, r2, r3
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	61bb      	str	r3, [r7, #24]
        break;
 800a83e:	e02a      	b.n	800a896 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	085a      	lsrs	r2, r3, #1
 800a846:	4b61      	ldr	r3, [pc, #388]	; (800a9cc <UART_SetConfig+0x550>)
 800a848:	4413      	add	r3, r2
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6852      	ldr	r2, [r2, #4]
 800a84e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a852:	b29b      	uxth	r3, r3
 800a854:	61bb      	str	r3, [r7, #24]
        break;
 800a856:	e01e      	b.n	800a896 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a858:	f7fd f860 	bl	800791c <HAL_RCC_GetSysClockFreq>
 800a85c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	005a      	lsls	r2, r3, #1
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	085b      	lsrs	r3, r3, #1
 800a868:	441a      	add	r2, r3
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	685b      	ldr	r3, [r3, #4]
 800a86e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a872:	b29b      	uxth	r3, r3
 800a874:	61bb      	str	r3, [r7, #24]
        break;
 800a876:	e00e      	b.n	800a896 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	085b      	lsrs	r3, r3, #1
 800a87e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	fbb2 f3f3 	udiv	r3, r2, r3
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	61bb      	str	r3, [r7, #24]
        break;
 800a88e:	e002      	b.n	800a896 <UART_SetConfig+0x41a>
      default:
        ret = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	75fb      	strb	r3, [r7, #23]
        break;
 800a894:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a896:	69bb      	ldr	r3, [r7, #24]
 800a898:	2b0f      	cmp	r3, #15
 800a89a:	d916      	bls.n	800a8ca <UART_SetConfig+0x44e>
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8a2:	d212      	bcs.n	800a8ca <UART_SetConfig+0x44e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	f023 030f 	bic.w	r3, r3, #15
 800a8ac:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	085b      	lsrs	r3, r3, #1
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	f003 0307 	and.w	r3, r3, #7
 800a8b8:	b29a      	uxth	r2, r3
 800a8ba:	897b      	ldrh	r3, [r7, #10]
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	897a      	ldrh	r2, [r7, #10]
 800a8c6:	60da      	str	r2, [r3, #12]
 800a8c8:	e070      	b.n	800a9ac <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	75fb      	strb	r3, [r7, #23]
 800a8ce:	e06d      	b.n	800a9ac <UART_SetConfig+0x530>
    }
  }
  else
  {
    switch (clocksource)
 800a8d0:	7ffb      	ldrb	r3, [r7, #31]
 800a8d2:	2b08      	cmp	r3, #8
 800a8d4:	d859      	bhi.n	800a98a <UART_SetConfig+0x50e>
 800a8d6:	a201      	add	r2, pc, #4	; (adr r2, 800a8dc <UART_SetConfig+0x460>)
 800a8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8dc:	0800a901 	.word	0x0800a901
 800a8e0:	0800a91f 	.word	0x0800a91f
 800a8e4:	0800a93d 	.word	0x0800a93d
 800a8e8:	0800a98b 	.word	0x0800a98b
 800a8ec:	0800a955 	.word	0x0800a955
 800a8f0:	0800a98b 	.word	0x0800a98b
 800a8f4:	0800a98b 	.word	0x0800a98b
 800a8f8:	0800a98b 	.word	0x0800a98b
 800a8fc:	0800a973 	.word	0x0800a973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a900:	f7fd f8ce 	bl	8007aa0 <HAL_RCC_GetPCLK1Freq>
 800a904:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	085a      	lsrs	r2, r3, #1
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	441a      	add	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	fbb2 f3f3 	udiv	r3, r2, r3
 800a918:	b29b      	uxth	r3, r3
 800a91a:	61bb      	str	r3, [r7, #24]
        break;
 800a91c:	e038      	b.n	800a990 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a91e:	f7fd f8d3 	bl	8007ac8 <HAL_RCC_GetPCLK2Freq>
 800a922:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	085a      	lsrs	r2, r3, #1
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	441a      	add	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	fbb2 f3f3 	udiv	r3, r2, r3
 800a936:	b29b      	uxth	r3, r3
 800a938:	61bb      	str	r3, [r7, #24]
        break;
 800a93a:	e029      	b.n	800a990 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	085a      	lsrs	r2, r3, #1
 800a942:	4b23      	ldr	r3, [pc, #140]	; (800a9d0 <UART_SetConfig+0x554>)
 800a944:	4413      	add	r3, r2
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	6852      	ldr	r2, [r2, #4]
 800a94a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a94e:	b29b      	uxth	r3, r3
 800a950:	61bb      	str	r3, [r7, #24]
        break;
 800a952:	e01d      	b.n	800a990 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a954:	f7fc ffe2 	bl	800791c <HAL_RCC_GetSysClockFreq>
 800a958:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	085a      	lsrs	r2, r3, #1
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	441a      	add	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	fbb2 f3f3 	udiv	r3, r2, r3
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	61bb      	str	r3, [r7, #24]
        break;
 800a970:	e00e      	b.n	800a990 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	085b      	lsrs	r3, r3, #1
 800a978:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	fbb2 f3f3 	udiv	r3, r2, r3
 800a984:	b29b      	uxth	r3, r3
 800a986:	61bb      	str	r3, [r7, #24]
        break;
 800a988:	e002      	b.n	800a990 <UART_SetConfig+0x514>
      default:
        ret = HAL_ERROR;
 800a98a:	2301      	movs	r3, #1
 800a98c:	75fb      	strb	r3, [r7, #23]
        break;
 800a98e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	2b0f      	cmp	r3, #15
 800a994:	d908      	bls.n	800a9a8 <UART_SetConfig+0x52c>
 800a996:	69bb      	ldr	r3, [r7, #24]
 800a998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a99c:	d204      	bcs.n	800a9a8 <UART_SetConfig+0x52c>
    {
      huart->Instance->BRR = usartdiv;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	69ba      	ldr	r2, [r7, #24]
 800a9a4:	60da      	str	r2, [r3, #12]
 800a9a6:	e001      	b.n	800a9ac <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a9b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3720      	adds	r7, #32
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	40007c00 	.word	0x40007c00
 800a9c8:	40023800 	.word	0x40023800
 800a9cc:	01e84800 	.word	0x01e84800
 800a9d0:	00f42400 	.word	0x00f42400

0800a9d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e0:	f003 0301 	and.w	r3, r3, #1
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00a      	beq.n	800a9fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	430a      	orrs	r2, r1
 800a9fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa02:	f003 0302 	and.w	r3, r3, #2
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00a      	beq.n	800aa20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	430a      	orrs	r2, r1
 800aa1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa24:	f003 0304 	and.w	r3, r3, #4
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d00a      	beq.n	800aa42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa46:	f003 0308 	and.w	r3, r3, #8
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d00a      	beq.n	800aa64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	430a      	orrs	r2, r1
 800aa62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa68:	f003 0310 	and.w	r3, r3, #16
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d00a      	beq.n	800aa86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	430a      	orrs	r2, r1
 800aa84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa8a:	f003 0320 	and.w	r3, r3, #32
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00a      	beq.n	800aaa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	430a      	orrs	r2, r1
 800aaa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d01a      	beq.n	800aaea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	430a      	orrs	r2, r1
 800aac8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aad2:	d10a      	bne.n	800aaea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	430a      	orrs	r2, r1
 800aae8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d00a      	beq.n	800ab0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	430a      	orrs	r2, r1
 800ab0a:	605a      	str	r2, [r3, #4]
  }
}
 800ab0c:	bf00      	nop
 800ab0e:	370c      	adds	r7, #12
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr

0800ab18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b086      	sub	sp, #24
 800ab1c:	af02      	add	r7, sp, #8
 800ab1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800ab26:	f7f9 fcd1 	bl	80044cc <HAL_GetTick>
 800ab2a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f003 0308 	and.w	r3, r3, #8
 800ab36:	2b08      	cmp	r3, #8
 800ab38:	d10e      	bne.n	800ab58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab3a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab3e:	9300      	str	r3, [sp, #0]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f000 f814 	bl	800ab76 <UART_WaitOnFlagUntilTimeout>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d001      	beq.n	800ab58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab54:	2303      	movs	r3, #3
 800ab56:	e00a      	b.n	800ab6e <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2220      	movs	r2, #32
 800ab5c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2220      	movs	r2, #32
 800ab62:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b084      	sub	sp, #16
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	60f8      	str	r0, [r7, #12]
 800ab7e:	60b9      	str	r1, [r7, #8]
 800ab80:	603b      	str	r3, [r7, #0]
 800ab82:	4613      	mov	r3, r2
 800ab84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab86:	e05d      	b.n	800ac44 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab88:	69bb      	ldr	r3, [r7, #24]
 800ab8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab8e:	d059      	beq.n	800ac44 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab90:	f7f9 fc9c 	bl	80044cc <HAL_GetTick>
 800ab94:	4602      	mov	r2, r0
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	69ba      	ldr	r2, [r7, #24]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d302      	bcc.n	800aba6 <UART_WaitOnFlagUntilTimeout+0x30>
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d11b      	bne.n	800abde <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	681a      	ldr	r2, [r3, #0]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800abb4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	689a      	ldr	r2, [r3, #8]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f022 0201 	bic.w	r2, r2, #1
 800abc4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2220      	movs	r2, #32
 800abca:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2220      	movs	r2, #32
 800abd0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800abda:	2303      	movs	r3, #3
 800abdc:	e042      	b.n	800ac64 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0304 	and.w	r3, r3, #4
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d02b      	beq.n	800ac44 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	69db      	ldr	r3, [r3, #28]
 800abf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800abf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abfa:	d123      	bne.n	800ac44 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac04:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ac14:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	689a      	ldr	r2, [r3, #8]
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f022 0201 	bic.w	r2, r2, #1
 800ac24:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	2220      	movs	r2, #32
 800ac2a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	2220      	movs	r2, #32
 800ac30:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2220      	movs	r2, #32
 800ac36:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800ac40:	2303      	movs	r3, #3
 800ac42:	e00f      	b.n	800ac64 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	69da      	ldr	r2, [r3, #28]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	bf0c      	ite	eq
 800ac54:	2301      	moveq	r3, #1
 800ac56:	2300      	movne	r3, #0
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	79fb      	ldrb	r3, [r7, #7]
 800ac5e:	429a      	cmp	r2, r3
 800ac60:	d092      	beq.n	800ab88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ac82:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	689a      	ldr	r2, [r3, #8]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f022 0201 	bic.w	r2, r2, #1
 800ac92:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2220      	movs	r2, #32
 800ac98:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	661a      	str	r2, [r3, #96]	; 0x60
}
 800aca0:	bf00      	nop
 800aca2:	370c      	adds	r7, #12
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2200      	movs	r2, #0
 800acbe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2200      	movs	r2, #0
 800acc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acca:	68f8      	ldr	r0, [r7, #12]
 800accc:	f7ff fbcc 	bl	800a468 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acd0:	bf00      	nop
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ace4:	2b21      	cmp	r3, #33	; 0x21
 800ace6:	d12a      	bne.n	800ad3e <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800acee:	b29b      	uxth	r3, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d110      	bne.n	800ad16 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	681a      	ldr	r2, [r3, #0]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ad02:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad12:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ad14:	e013      	b.n	800ad3e <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad1a:	781a      	ldrb	r2, [r3, #0]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad26:	1c5a      	adds	r2, r3, #1
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad32:	b29b      	uxth	r3, r3
 800ad34:	3b01      	subs	r3, #1
 800ad36:	b29a      	uxth	r2, r3
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800ad3e:	bf00      	nop
 800ad40:	370c      	adds	r7, #12
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr

0800ad4a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ad4a:	b480      	push	{r7}
 800ad4c:	b085      	sub	sp, #20
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad56:	2b21      	cmp	r3, #33	; 0x21
 800ad58:	d12f      	bne.n	800adba <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d110      	bne.n	800ad88 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ad74:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad84:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ad86:	e018      	b.n	800adba <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	881b      	ldrh	r3, [r3, #0]
 800ad92:	461a      	mov	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad9c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ada2:	1c9a      	adds	r2, r3, #2
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800adae:	b29b      	uxth	r3, r3
 800adb0:	3b01      	subs	r3, #1
 800adb2:	b29a      	uxth	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800adba:	bf00      	nop
 800adbc:	3714      	adds	r7, #20
 800adbe:	46bd      	mov	sp, r7
 800adc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc4:	4770      	bx	lr

0800adc6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800adc6:	b580      	push	{r7, lr}
 800adc8:	b082      	sub	sp, #8
 800adca:	af00      	add	r7, sp, #0
 800adcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800addc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2220      	movs	r2, #32
 800ade2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f7ff fb32 	bl	800a454 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adf0:	bf00      	nop
 800adf2:	3708      	adds	r7, #8
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae06:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae0c:	2b22      	cmp	r3, #34	; 0x22
 800ae0e:	d13a      	bne.n	800ae86 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae16:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ae18:	89bb      	ldrh	r3, [r7, #12]
 800ae1a:	b2d9      	uxtb	r1, r3
 800ae1c:	89fb      	ldrh	r3, [r7, #14]
 800ae1e:	b2da      	uxtb	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae24:	400a      	ands	r2, r1
 800ae26:	b2d2      	uxtb	r2, r2
 800ae28:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae2e:	1c5a      	adds	r2, r3, #1
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ae3a:	b29b      	uxth	r3, r3
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	b29a      	uxth	r2, r3
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d121      	bne.n	800ae96 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ae60:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	689a      	ldr	r2, [r3, #8]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f022 0201 	bic.w	r2, r2, #1
 800ae70:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2220      	movs	r2, #32
 800ae76:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f7f6 feca 	bl	8001c18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ae84:	e007      	b.n	800ae96 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	699a      	ldr	r2, [r3, #24]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f042 0208 	orr.w	r2, r2, #8
 800ae94:	619a      	str	r2, [r3, #24]
}
 800ae96:	bf00      	nop
 800ae98:	3710      	adds	r7, #16
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}

0800ae9e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ae9e:	b580      	push	{r7, lr}
 800aea0:	b084      	sub	sp, #16
 800aea2:	af00      	add	r7, sp, #0
 800aea4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aeac:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aeb2:	2b22      	cmp	r3, #34	; 0x22
 800aeb4:	d13a      	bne.n	800af2c <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aebc:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aec2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800aec4:	89ba      	ldrh	r2, [r7, #12]
 800aec6:	89fb      	ldrh	r3, [r7, #14]
 800aec8:	4013      	ands	r3, r2
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aed4:	1c9a      	adds	r2, r3, #2
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	3b01      	subs	r3, #1
 800aee4:	b29a      	uxth	r2, r3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aef2:	b29b      	uxth	r3, r3
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d121      	bne.n	800af3c <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	681a      	ldr	r2, [r3, #0]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800af06:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	689a      	ldr	r2, [r3, #8]
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f022 0201 	bic.w	r2, r2, #1
 800af16:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2220      	movs	r2, #32
 800af1c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f7f6 fe77 	bl	8001c18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800af2a:	e007      	b.n	800af3c <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	699a      	ldr	r2, [r3, #24]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f042 0208 	orr.w	r2, r2, #8
 800af3a:	619a      	str	r2, [r3, #24]
}
 800af3c:	bf00      	nop
 800af3e:	3710      	adds	r7, #16
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}

0800af44 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800af4e:	2300      	movs	r3, #0
 800af50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800af52:	2300      	movs	r3, #0
 800af54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d027      	beq.n	800afae <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4b2f      	ldr	r3, [pc, #188]	; (800b024 <FMC_SDRAM_Init+0xe0>)
 800af68:	4013      	ands	r3, r2
 800af6a:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800af74:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800af7a:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800af80:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800af86:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800af8c:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800af92:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800af98:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800af9e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800afa0:	68fa      	ldr	r2, [r7, #12]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	68fa      	ldr	r2, [r7, #12]
 800afaa:	601a      	str	r2, [r3, #0]
 800afac:	e032      	b.n	800b014 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800afba:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800afc4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800afca:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800afcc:	68fa      	ldr	r2, [r7, #12]
 800afce:	4313      	orrs	r3, r2
 800afd0:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	4b12      	ldr	r3, [pc, #72]	; (800b024 <FMC_SDRAM_Init+0xe0>)
 800afdc:	4013      	ands	r3, r2
 800afde:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800afe8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800afee:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800aff4:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800affa:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800b000:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b002:	68ba      	ldr	r2, [r7, #8]
 800b004:	4313      	orrs	r3, r2
 800b006:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	68ba      	ldr	r2, [r7, #8]
 800b012:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800b014:	2300      	movs	r3, #0
}
 800b016:	4618      	mov	r0, r3
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
 800b022:	bf00      	nop
 800b024:	ffff8000 	.word	0xffff8000

0800b028 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800b034:	2300      	movs	r3, #0
 800b036:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800b038:	2300      	movs	r3, #0
 800b03a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d02e      	beq.n	800b0a0 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b04e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	685b      	ldr	r3, [r3, #4]
 800b05a:	3b01      	subs	r3, #1
 800b05c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b05e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	3b01      	subs	r3, #1
 800b066:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b068:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	68db      	ldr	r3, [r3, #12]
 800b06e:	3b01      	subs	r3, #1
 800b070:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b072:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	691b      	ldr	r3, [r3, #16]
 800b078:	3b01      	subs	r3, #1
 800b07a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b07c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	695b      	ldr	r3, [r3, #20]
 800b082:	3b01      	subs	r3, #1
 800b084:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b086:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	3b01      	subs	r3, #1
 800b08e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b090:	4313      	orrs	r3, r2
 800b092:	697a      	ldr	r2, [r7, #20]
 800b094:	4313      	orrs	r3, r2
 800b096:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	609a      	str	r2, [r3, #8]
 800b09e:	e039      	b.n	800b114 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	689b      	ldr	r3, [r3, #8]
 800b0a4:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800b0a6:	697a      	ldr	r2, [r7, #20]
 800b0a8:	4b1e      	ldr	r3, [pc, #120]	; (800b124 <FMC_SDRAM_Timing_Init+0xfc>)
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	68db      	ldr	r3, [r3, #12]
 800b0b2:	3b01      	subs	r3, #1
 800b0b4:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	695b      	ldr	r3, [r3, #20]
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	697a      	ldr	r2, [r7, #20]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b0d2:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b0e2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	689b      	ldr	r3, [r3, #8]
 800b0e8:	3b01      	subs	r3, #1
 800b0ea:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b0ec:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	3b01      	subs	r3, #1
 800b0f4:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b0f6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	699b      	ldr	r3, [r3, #24]
 800b0fc:	3b01      	subs	r3, #1
 800b0fe:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b100:	4313      	orrs	r3, r2
 800b102:	693a      	ldr	r2, [r7, #16]
 800b104:	4313      	orrs	r3, r2
 800b106:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	697a      	ldr	r2, [r7, #20]
 800b10c:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	693a      	ldr	r2, [r7, #16]
 800b112:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800b114:	2300      	movs	r3, #0
}
 800b116:	4618      	mov	r0, r3
 800b118:	371c      	adds	r7, #28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	ff0f0fff 	.word	0xff0f0fff

0800b128 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b128:	b480      	push	{r7}
 800b12a:	b087      	sub	sp, #28
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800b134:	2300      	movs	r3, #0
 800b136:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b140:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	3b01      	subs	r3, #1
 800b148:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800b14a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b152:	4313      	orrs	r3, r2
 800b154:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800b156:	697a      	ldr	r2, [r7, #20]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800b15c:	2300      	movs	r3, #0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	371c      	adds	r7, #28
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr

0800b16a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b16a:	b480      	push	{r7}
 800b16c:	b083      	sub	sp, #12
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
 800b172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	695a      	ldr	r2, [r3, #20]
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	005b      	lsls	r3, r3, #1
 800b17c:	431a      	orrs	r2, r3
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800b182:	2300      	movs	r3, #0
}
 800b184:	4618      	mov	r0, r3
 800b186:	370c      	adds	r7, #12
 800b188:	46bd      	mov	sp, r7
 800b18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18e:	4770      	bx	lr

0800b190 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
 800b196:	4603      	mov	r3, r0
 800b198:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b19a:	2300      	movs	r3, #0
 800b19c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b19e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b1a2:	2b84      	cmp	r3, #132	; 0x84
 800b1a4:	d005      	beq.n	800b1b2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b1a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	4413      	add	r3, r2
 800b1ae:	3303      	adds	r3, #3
 800b1b0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3714      	adds	r7, #20
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b1c4:	f001 f86e 	bl	800c2a4 <vTaskStartScheduler>
  
  return osOK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b1ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1d0:	b089      	sub	sp, #36	; 0x24
 800b1d2:	af04      	add	r7, sp, #16
 800b1d4:	6078      	str	r0, [r7, #4]
 800b1d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d020      	beq.n	800b222 <osThreadCreate+0x54>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	699b      	ldr	r3, [r3, #24]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d01c      	beq.n	800b222 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	685c      	ldr	r4, [r3, #4]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681d      	ldr	r5, [r3, #0]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	691e      	ldr	r6, [r3, #16]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7ff ffc8 	bl	800b190 <makeFreeRtosPriority>
 800b200:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	695b      	ldr	r3, [r3, #20]
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b20a:	9202      	str	r2, [sp, #8]
 800b20c:	9301      	str	r3, [sp, #4]
 800b20e:	9100      	str	r1, [sp, #0]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	4632      	mov	r2, r6
 800b214:	4629      	mov	r1, r5
 800b216:	4620      	mov	r0, r4
 800b218:	f000 fde4 	bl	800bde4 <xTaskCreateStatic>
 800b21c:	4603      	mov	r3, r0
 800b21e:	60fb      	str	r3, [r7, #12]
 800b220:	e01c      	b.n	800b25c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	685c      	ldr	r4, [r3, #4]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b22e:	b29e      	uxth	r6, r3
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b236:	4618      	mov	r0, r3
 800b238:	f7ff ffaa 	bl	800b190 <makeFreeRtosPriority>
 800b23c:	4602      	mov	r2, r0
 800b23e:	f107 030c 	add.w	r3, r7, #12
 800b242:	9301      	str	r3, [sp, #4]
 800b244:	9200      	str	r2, [sp, #0]
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	4632      	mov	r2, r6
 800b24a:	4629      	mov	r1, r5
 800b24c:	4620      	mov	r0, r4
 800b24e:	f000 fe2c 	bl	800beaa <xTaskCreate>
 800b252:	4603      	mov	r3, r0
 800b254:	2b01      	cmp	r3, #1
 800b256:	d001      	beq.n	800b25c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b258:	2300      	movs	r3, #0
 800b25a:	e000      	b.n	800b25e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b25c:	68fb      	ldr	r3, [r7, #12]
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3714      	adds	r7, #20
 800b262:	46bd      	mov	sp, r7
 800b264:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b266 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b266:	b580      	push	{r7, lr}
 800b268:	b084      	sub	sp, #16
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d001      	beq.n	800b27c <osDelay+0x16>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	e000      	b.n	800b27e <osDelay+0x18>
 800b27c:	2301      	movs	r3, #1
 800b27e:	4618      	mov	r0, r3
 800b280:	f000 ffda 	bl	800c238 <vTaskDelay>
  
  return osOK;
 800b284:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b082      	sub	sp, #8
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d007      	beq.n	800b2ae <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	2001      	movs	r0, #1
 800b2a6:	f000 fa66 	bl	800b776 <xQueueCreateMutexStatic>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	e003      	b.n	800b2b6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b2ae:	2001      	movs	r0, #1
 800b2b0:	f000 fa49 	bl	800b746 <xQueueCreateMutex>
 800b2b4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3708      	adds	r7, #8
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}

0800b2be <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b2be:	b590      	push	{r4, r7, lr}
 800b2c0:	b085      	sub	sp, #20
 800b2c2:	af02      	add	r7, sp, #8
 800b2c4:	6078      	str	r0, [r7, #4]
 800b2c6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d011      	beq.n	800b2f4 <osMessageCreate+0x36>
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00d      	beq.n	800b2f4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6818      	ldr	r0, [r3, #0]
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6859      	ldr	r1, [r3, #4]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	689a      	ldr	r2, [r3, #8]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	68db      	ldr	r3, [r3, #12]
 800b2e8:	2400      	movs	r4, #0
 800b2ea:	9400      	str	r4, [sp, #0]
 800b2ec:	f000 f92e 	bl	800b54c <xQueueGenericCreateStatic>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	e008      	b.n	800b306 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6818      	ldr	r0, [r3, #0]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	4619      	mov	r1, r3
 800b300:	f000 f9a6 	bl	800b650 <xQueueGenericCreate>
 800b304:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b306:	4618      	mov	r0, r3
 800b308:	370c      	adds	r7, #12
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd90      	pop	{r4, r7, pc}

0800b30e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b30e:	b480      	push	{r7}
 800b310:	b083      	sub	sp, #12
 800b312:	af00      	add	r7, sp, #0
 800b314:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f103 0208 	add.w	r2, r3, #8
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f04f 32ff 	mov.w	r2, #4294967295
 800b326:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f103 0208 	add.w	r2, r3, #8
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f103 0208 	add.w	r2, r3, #8
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2200      	movs	r2, #0
 800b340:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b342:	bf00      	nop
 800b344:	370c      	adds	r7, #12
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr

0800b34e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b34e:	b480      	push	{r7}
 800b350:	b083      	sub	sp, #12
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2200      	movs	r2, #0
 800b35a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b35c:	bf00      	nop
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b368:	b480      	push	{r7}
 800b36a:	b085      	sub	sp, #20
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	689a      	ldr	r2, [r3, #8]
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	683a      	ldr	r2, [r7, #0]
 800b38c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	683a      	ldr	r2, [r7, #0]
 800b392:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	1c5a      	adds	r2, r3, #1
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	601a      	str	r2, [r3, #0]
}
 800b3a4:	bf00      	nop
 800b3a6:	3714      	adds	r7, #20
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ae:	4770      	bx	lr

0800b3b0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b085      	sub	sp, #20
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3c6:	d103      	bne.n	800b3d0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	691b      	ldr	r3, [r3, #16]
 800b3cc:	60fb      	str	r3, [r7, #12]
 800b3ce:	e00c      	b.n	800b3ea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	3308      	adds	r3, #8
 800b3d4:	60fb      	str	r3, [r7, #12]
 800b3d6:	e002      	b.n	800b3de <vListInsert+0x2e>
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	60fb      	str	r3, [r7, #12]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	68ba      	ldr	r2, [r7, #8]
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d2f6      	bcs.n	800b3d8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	685a      	ldr	r2, [r3, #4]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	685b      	ldr	r3, [r3, #4]
 800b3f6:	683a      	ldr	r2, [r7, #0]
 800b3f8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	683a      	ldr	r2, [r7, #0]
 800b404:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	1c5a      	adds	r2, r3, #1
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	601a      	str	r2, [r3, #0]
}
 800b416:	bf00      	nop
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b422:	b480      	push	{r7}
 800b424:	b085      	sub	sp, #20
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	691b      	ldr	r3, [r3, #16]
 800b42e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	687a      	ldr	r2, [r7, #4]
 800b436:	6892      	ldr	r2, [r2, #8]
 800b438:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	689b      	ldr	r3, [r3, #8]
 800b43e:	687a      	ldr	r2, [r7, #4]
 800b440:	6852      	ldr	r2, [r2, #4]
 800b442:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	429a      	cmp	r2, r3
 800b44c:	d103      	bne.n	800b456 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	689a      	ldr	r2, [r3, #8]
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	1e5a      	subs	r2, r3, #1
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3714      	adds	r7, #20
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr
	...

0800b478 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d10c      	bne.n	800b4a6 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b490:	b672      	cpsid	i
 800b492:	f383 8811 	msr	BASEPRI, r3
 800b496:	f3bf 8f6f 	isb	sy
 800b49a:	f3bf 8f4f 	dsb	sy
 800b49e:	b662      	cpsie	i
 800b4a0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b4a2:	bf00      	nop
 800b4a4:	e7fe      	b.n	800b4a4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b4a6:	f001 fe91 	bl	800d1cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681a      	ldr	r2, [r3, #0]
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4b2:	68f9      	ldr	r1, [r7, #12]
 800b4b4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b4b6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ba:	441a      	add	r2, r3
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	68f9      	ldr	r1, [r7, #12]
 800b4da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b4dc:	fb01 f303 	mul.w	r3, r1, r3
 800b4e0:	441a      	add	r2, r3
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	22ff      	movs	r2, #255	; 0xff
 800b4ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	22ff      	movs	r2, #255	; 0xff
 800b4f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d114      	bne.n	800b526 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d01a      	beq.n	800b53a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	3310      	adds	r3, #16
 800b508:	4618      	mov	r0, r3
 800b50a:	f001 f94d 	bl	800c7a8 <xTaskRemoveFromEventList>
 800b50e:	4603      	mov	r3, r0
 800b510:	2b00      	cmp	r3, #0
 800b512:	d012      	beq.n	800b53a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b514:	4b0c      	ldr	r3, [pc, #48]	; (800b548 <xQueueGenericReset+0xd0>)
 800b516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	e009      	b.n	800b53a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	3310      	adds	r3, #16
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7ff feef 	bl	800b30e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	3324      	adds	r3, #36	; 0x24
 800b534:	4618      	mov	r0, r3
 800b536:	f7ff feea 	bl	800b30e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b53a:	f001 fe7b 	bl	800d234 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b53e:	2301      	movs	r3, #1
}
 800b540:	4618      	mov	r0, r3
 800b542:	3710      	adds	r7, #16
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	e000ed04 	.word	0xe000ed04

0800b54c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b08e      	sub	sp, #56	; 0x38
 800b550:	af02      	add	r7, sp, #8
 800b552:	60f8      	str	r0, [r7, #12]
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	607a      	str	r2, [r7, #4]
 800b558:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10c      	bne.n	800b57a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b564:	b672      	cpsid	i
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	b662      	cpsie	i
 800b574:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b576:	bf00      	nop
 800b578:	e7fe      	b.n	800b578 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d10c      	bne.n	800b59a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b584:	b672      	cpsid	i
 800b586:	f383 8811 	msr	BASEPRI, r3
 800b58a:	f3bf 8f6f 	isb	sy
 800b58e:	f3bf 8f4f 	dsb	sy
 800b592:	b662      	cpsie	i
 800b594:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b596:	bf00      	nop
 800b598:	e7fe      	b.n	800b598 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d002      	beq.n	800b5a6 <xQueueGenericCreateStatic+0x5a>
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <xQueueGenericCreateStatic+0x5e>
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e000      	b.n	800b5ac <xQueueGenericCreateStatic+0x60>
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d10c      	bne.n	800b5ca <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b4:	b672      	cpsid	i
 800b5b6:	f383 8811 	msr	BASEPRI, r3
 800b5ba:	f3bf 8f6f 	isb	sy
 800b5be:	f3bf 8f4f 	dsb	sy
 800b5c2:	b662      	cpsie	i
 800b5c4:	623b      	str	r3, [r7, #32]
}
 800b5c6:	bf00      	nop
 800b5c8:	e7fe      	b.n	800b5c8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d102      	bne.n	800b5d6 <xQueueGenericCreateStatic+0x8a>
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <xQueueGenericCreateStatic+0x8e>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e000      	b.n	800b5dc <xQueueGenericCreateStatic+0x90>
 800b5da:	2300      	movs	r3, #0
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d10c      	bne.n	800b5fa <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e4:	b672      	cpsid	i
 800b5e6:	f383 8811 	msr	BASEPRI, r3
 800b5ea:	f3bf 8f6f 	isb	sy
 800b5ee:	f3bf 8f4f 	dsb	sy
 800b5f2:	b662      	cpsie	i
 800b5f4:	61fb      	str	r3, [r7, #28]
}
 800b5f6:	bf00      	nop
 800b5f8:	e7fe      	b.n	800b5f8 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b5fa:	2348      	movs	r3, #72	; 0x48
 800b5fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	2b48      	cmp	r3, #72	; 0x48
 800b602:	d00c      	beq.n	800b61e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b608:	b672      	cpsid	i
 800b60a:	f383 8811 	msr	BASEPRI, r3
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	f3bf 8f4f 	dsb	sy
 800b616:	b662      	cpsie	i
 800b618:	61bb      	str	r3, [r7, #24]
}
 800b61a:	bf00      	nop
 800b61c:	e7fe      	b.n	800b61c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b61e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00d      	beq.n	800b646 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b62a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b62c:	2201      	movs	r2, #1
 800b62e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b632:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b638:	9300      	str	r3, [sp, #0]
 800b63a:	4613      	mov	r3, r2
 800b63c:	687a      	ldr	r2, [r7, #4]
 800b63e:	68b9      	ldr	r1, [r7, #8]
 800b640:	68f8      	ldr	r0, [r7, #12]
 800b642:	f000 f847 	bl	800b6d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b648:	4618      	mov	r0, r3
 800b64a:	3730      	adds	r7, #48	; 0x30
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b650:	b580      	push	{r7, lr}
 800b652:	b08a      	sub	sp, #40	; 0x28
 800b654:	af02      	add	r7, sp, #8
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	60b9      	str	r1, [r7, #8]
 800b65a:	4613      	mov	r3, r2
 800b65c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d10c      	bne.n	800b67e <xQueueGenericCreate+0x2e>
	__asm volatile
 800b664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b668:	b672      	cpsid	i
 800b66a:	f383 8811 	msr	BASEPRI, r3
 800b66e:	f3bf 8f6f 	isb	sy
 800b672:	f3bf 8f4f 	dsb	sy
 800b676:	b662      	cpsie	i
 800b678:	613b      	str	r3, [r7, #16]
}
 800b67a:	bf00      	nop
 800b67c:	e7fe      	b.n	800b67c <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d102      	bne.n	800b68a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b684:	2300      	movs	r3, #0
 800b686:	61fb      	str	r3, [r7, #28]
 800b688:	e004      	b.n	800b694 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	fb02 f303 	mul.w	r3, r2, r3
 800b692:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b694:	69fb      	ldr	r3, [r7, #28]
 800b696:	3348      	adds	r3, #72	; 0x48
 800b698:	4618      	mov	r0, r3
 800b69a:	f001 fe7f 	bl	800d39c <pvPortMalloc>
 800b69e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d011      	beq.n	800b6ca <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b6a6:	69bb      	ldr	r3, [r7, #24]
 800b6a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	3348      	adds	r3, #72	; 0x48
 800b6ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b6b8:	79fa      	ldrb	r2, [r7, #7]
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	9300      	str	r3, [sp, #0]
 800b6be:	4613      	mov	r3, r2
 800b6c0:	697a      	ldr	r2, [r7, #20]
 800b6c2:	68b9      	ldr	r1, [r7, #8]
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f000 f805 	bl	800b6d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b6ca:	69bb      	ldr	r3, [r7, #24]
	}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3720      	adds	r7, #32
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	60f8      	str	r0, [r7, #12]
 800b6dc:	60b9      	str	r1, [r7, #8]
 800b6de:	607a      	str	r2, [r7, #4]
 800b6e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d103      	bne.n	800b6f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b6e8:	69bb      	ldr	r3, [r7, #24]
 800b6ea:	69ba      	ldr	r2, [r7, #24]
 800b6ec:	601a      	str	r2, [r3, #0]
 800b6ee:	e002      	b.n	800b6f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b6f0:	69bb      	ldr	r3, [r7, #24]
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	68fa      	ldr	r2, [r7, #12]
 800b6fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b6fc:	69bb      	ldr	r3, [r7, #24]
 800b6fe:	68ba      	ldr	r2, [r7, #8]
 800b700:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b702:	2101      	movs	r1, #1
 800b704:	69b8      	ldr	r0, [r7, #24]
 800b706:	f7ff feb7 	bl	800b478 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b70a:	bf00      	nop
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b712:	b580      	push	{r7, lr}
 800b714:	b082      	sub	sp, #8
 800b716:	af00      	add	r7, sp, #0
 800b718:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d00e      	beq.n	800b73e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2200      	movs	r2, #0
 800b730:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b732:	2300      	movs	r3, #0
 800b734:	2200      	movs	r2, #0
 800b736:	2100      	movs	r1, #0
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f000 f837 	bl	800b7ac <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b73e:	bf00      	nop
 800b740:	3708      	adds	r7, #8
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b746:	b580      	push	{r7, lr}
 800b748:	b086      	sub	sp, #24
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	4603      	mov	r3, r0
 800b74e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b750:	2301      	movs	r3, #1
 800b752:	617b      	str	r3, [r7, #20]
 800b754:	2300      	movs	r3, #0
 800b756:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b758:	79fb      	ldrb	r3, [r7, #7]
 800b75a:	461a      	mov	r2, r3
 800b75c:	6939      	ldr	r1, [r7, #16]
 800b75e:	6978      	ldr	r0, [r7, #20]
 800b760:	f7ff ff76 	bl	800b650 <xQueueGenericCreate>
 800b764:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b766:	68f8      	ldr	r0, [r7, #12]
 800b768:	f7ff ffd3 	bl	800b712 <prvInitialiseMutex>

		return xNewQueue;
 800b76c:	68fb      	ldr	r3, [r7, #12]
	}
 800b76e:	4618      	mov	r0, r3
 800b770:	3718      	adds	r7, #24
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b776:	b580      	push	{r7, lr}
 800b778:	b088      	sub	sp, #32
 800b77a:	af02      	add	r7, sp, #8
 800b77c:	4603      	mov	r3, r0
 800b77e:	6039      	str	r1, [r7, #0]
 800b780:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b782:	2301      	movs	r3, #1
 800b784:	617b      	str	r3, [r7, #20]
 800b786:	2300      	movs	r3, #0
 800b788:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b78a:	79fb      	ldrb	r3, [r7, #7]
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	2200      	movs	r2, #0
 800b792:	6939      	ldr	r1, [r7, #16]
 800b794:	6978      	ldr	r0, [r7, #20]
 800b796:	f7ff fed9 	bl	800b54c <xQueueGenericCreateStatic>
 800b79a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b79c:	68f8      	ldr	r0, [r7, #12]
 800b79e:	f7ff ffb8 	bl	800b712 <prvInitialiseMutex>

		return xNewQueue;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
	}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3718      	adds	r7, #24
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b08e      	sub	sp, #56	; 0x38
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	60b9      	str	r1, [r7, #8]
 800b7b6:	607a      	str	r2, [r7, #4]
 800b7b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d10c      	bne.n	800b7e2 <xQueueGenericSend+0x36>
	__asm volatile
 800b7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7cc:	b672      	cpsid	i
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	b662      	cpsie	i
 800b7dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7de:	bf00      	nop
 800b7e0:	e7fe      	b.n	800b7e0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d103      	bne.n	800b7f0 <xQueueGenericSend+0x44>
 800b7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d101      	bne.n	800b7f4 <xQueueGenericSend+0x48>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	e000      	b.n	800b7f6 <xQueueGenericSend+0x4a>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d10c      	bne.n	800b814 <xQueueGenericSend+0x68>
	__asm volatile
 800b7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fe:	b672      	cpsid	i
 800b800:	f383 8811 	msr	BASEPRI, r3
 800b804:	f3bf 8f6f 	isb	sy
 800b808:	f3bf 8f4f 	dsb	sy
 800b80c:	b662      	cpsie	i
 800b80e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b810:	bf00      	nop
 800b812:	e7fe      	b.n	800b812 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	2b02      	cmp	r3, #2
 800b818:	d103      	bne.n	800b822 <xQueueGenericSend+0x76>
 800b81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d101      	bne.n	800b826 <xQueueGenericSend+0x7a>
 800b822:	2301      	movs	r3, #1
 800b824:	e000      	b.n	800b828 <xQueueGenericSend+0x7c>
 800b826:	2300      	movs	r3, #0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10c      	bne.n	800b846 <xQueueGenericSend+0x9a>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b830:	b672      	cpsid	i
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	b662      	cpsie	i
 800b840:	623b      	str	r3, [r7, #32]
}
 800b842:	bf00      	nop
 800b844:	e7fe      	b.n	800b844 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b846:	f001 f975 	bl	800cb34 <xTaskGetSchedulerState>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d102      	bne.n	800b856 <xQueueGenericSend+0xaa>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d101      	bne.n	800b85a <xQueueGenericSend+0xae>
 800b856:	2301      	movs	r3, #1
 800b858:	e000      	b.n	800b85c <xQueueGenericSend+0xb0>
 800b85a:	2300      	movs	r3, #0
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d10c      	bne.n	800b87a <xQueueGenericSend+0xce>
	__asm volatile
 800b860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b864:	b672      	cpsid	i
 800b866:	f383 8811 	msr	BASEPRI, r3
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	f3bf 8f4f 	dsb	sy
 800b872:	b662      	cpsie	i
 800b874:	61fb      	str	r3, [r7, #28]
}
 800b876:	bf00      	nop
 800b878:	e7fe      	b.n	800b878 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b87a:	f001 fca7 	bl	800d1cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b886:	429a      	cmp	r2, r3
 800b888:	d302      	bcc.n	800b890 <xQueueGenericSend+0xe4>
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	2b02      	cmp	r3, #2
 800b88e:	d129      	bne.n	800b8e4 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b890:	683a      	ldr	r2, [r7, #0]
 800b892:	68b9      	ldr	r1, [r7, #8]
 800b894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b896:	f000 f9bb 	bl	800bc10 <prvCopyDataToQueue>
 800b89a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d010      	beq.n	800b8c6 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a6:	3324      	adds	r3, #36	; 0x24
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f000 ff7d 	bl	800c7a8 <xTaskRemoveFromEventList>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d013      	beq.n	800b8dc <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b8b4:	4b3f      	ldr	r3, [pc, #252]	; (800b9b4 <xQueueGenericSend+0x208>)
 800b8b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8ba:	601a      	str	r2, [r3, #0]
 800b8bc:	f3bf 8f4f 	dsb	sy
 800b8c0:	f3bf 8f6f 	isb	sy
 800b8c4:	e00a      	b.n	800b8dc <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d007      	beq.n	800b8dc <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b8cc:	4b39      	ldr	r3, [pc, #228]	; (800b9b4 <xQueueGenericSend+0x208>)
 800b8ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8d2:	601a      	str	r2, [r3, #0]
 800b8d4:	f3bf 8f4f 	dsb	sy
 800b8d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b8dc:	f001 fcaa 	bl	800d234 <vPortExitCritical>
				return pdPASS;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e063      	b.n	800b9ac <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d103      	bne.n	800b8f2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b8ea:	f001 fca3 	bl	800d234 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	e05c      	b.n	800b9ac <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b8f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d106      	bne.n	800b906 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b8f8:	f107 0314 	add.w	r3, r7, #20
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f000 ffb7 	bl	800c870 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b902:	2301      	movs	r3, #1
 800b904:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b906:	f001 fc95 	bl	800d234 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b90a:	f000 fd2f 	bl	800c36c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b90e:	f001 fc5d 	bl	800d1cc <vPortEnterCritical>
 800b912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b914:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b918:	b25b      	sxtb	r3, r3
 800b91a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b91e:	d103      	bne.n	800b928 <xQueueGenericSend+0x17c>
 800b920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b922:	2200      	movs	r2, #0
 800b924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b92e:	b25b      	sxtb	r3, r3
 800b930:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b934:	d103      	bne.n	800b93e <xQueueGenericSend+0x192>
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b93e:	f001 fc79 	bl	800d234 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b942:	1d3a      	adds	r2, r7, #4
 800b944:	f107 0314 	add.w	r3, r7, #20
 800b948:	4611      	mov	r1, r2
 800b94a:	4618      	mov	r0, r3
 800b94c:	f000 ffa6 	bl	800c89c <xTaskCheckForTimeOut>
 800b950:	4603      	mov	r3, r0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d124      	bne.n	800b9a0 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b956:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b958:	f000 fa2c 	bl	800bdb4 <prvIsQueueFull>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d018      	beq.n	800b994 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b964:	3310      	adds	r3, #16
 800b966:	687a      	ldr	r2, [r7, #4]
 800b968:	4611      	mov	r1, r2
 800b96a:	4618      	mov	r0, r3
 800b96c:	f000 fef6 	bl	800c75c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b970:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b972:	f000 f9b7 	bl	800bce4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b976:	f000 fd07 	bl	800c388 <xTaskResumeAll>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f47f af7c 	bne.w	800b87a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b982:	4b0c      	ldr	r3, [pc, #48]	; (800b9b4 <xQueueGenericSend+0x208>)
 800b984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	f3bf 8f6f 	isb	sy
 800b992:	e772      	b.n	800b87a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b994:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b996:	f000 f9a5 	bl	800bce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b99a:	f000 fcf5 	bl	800c388 <xTaskResumeAll>
 800b99e:	e76c      	b.n	800b87a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b9a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9a2:	f000 f99f 	bl	800bce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b9a6:	f000 fcef 	bl	800c388 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b9aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3738      	adds	r7, #56	; 0x38
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}
 800b9b4:	e000ed04 	.word	0xe000ed04

0800b9b8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b08e      	sub	sp, #56	; 0x38
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b9ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d10c      	bne.n	800b9ee <xQueueSemaphoreTake+0x36>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d8:	b672      	cpsid	i
 800b9da:	f383 8811 	msr	BASEPRI, r3
 800b9de:	f3bf 8f6f 	isb	sy
 800b9e2:	f3bf 8f4f 	dsb	sy
 800b9e6:	b662      	cpsie	i
 800b9e8:	623b      	str	r3, [r7, #32]
}
 800b9ea:	bf00      	nop
 800b9ec:	e7fe      	b.n	800b9ec <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00c      	beq.n	800ba10 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fa:	b672      	cpsid	i
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	b662      	cpsie	i
 800ba0a:	61fb      	str	r3, [r7, #28]
}
 800ba0c:	bf00      	nop
 800ba0e:	e7fe      	b.n	800ba0e <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba10:	f001 f890 	bl	800cb34 <xTaskGetSchedulerState>
 800ba14:	4603      	mov	r3, r0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d102      	bne.n	800ba20 <xQueueSemaphoreTake+0x68>
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d101      	bne.n	800ba24 <xQueueSemaphoreTake+0x6c>
 800ba20:	2301      	movs	r3, #1
 800ba22:	e000      	b.n	800ba26 <xQueueSemaphoreTake+0x6e>
 800ba24:	2300      	movs	r3, #0
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d10c      	bne.n	800ba44 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800ba2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2e:	b672      	cpsid	i
 800ba30:	f383 8811 	msr	BASEPRI, r3
 800ba34:	f3bf 8f6f 	isb	sy
 800ba38:	f3bf 8f4f 	dsb	sy
 800ba3c:	b662      	cpsie	i
 800ba3e:	61bb      	str	r3, [r7, #24]
}
 800ba40:	bf00      	nop
 800ba42:	e7fe      	b.n	800ba42 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba44:	f001 fbc2 	bl	800d1cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ba48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba4c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ba4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d024      	beq.n	800ba9e <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ba54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba56:	1e5a      	subs	r2, r3, #1
 800ba58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba5a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d104      	bne.n	800ba6e <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ba64:	f001 fa2c 	bl	800cec0 <pvTaskIncrementMutexHeldCount>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba70:	691b      	ldr	r3, [r3, #16]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d00f      	beq.n	800ba96 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba78:	3310      	adds	r3, #16
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f000 fe94 	bl	800c7a8 <xTaskRemoveFromEventList>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d007      	beq.n	800ba96 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ba86:	4b55      	ldr	r3, [pc, #340]	; (800bbdc <xQueueSemaphoreTake+0x224>)
 800ba88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba8c:	601a      	str	r2, [r3, #0]
 800ba8e:	f3bf 8f4f 	dsb	sy
 800ba92:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ba96:	f001 fbcd 	bl	800d234 <vPortExitCritical>
				return pdPASS;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	e099      	b.n	800bbd2 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d113      	bne.n	800bacc <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800baa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00c      	beq.n	800bac4 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800baaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baae:	b672      	cpsid	i
 800bab0:	f383 8811 	msr	BASEPRI, r3
 800bab4:	f3bf 8f6f 	isb	sy
 800bab8:	f3bf 8f4f 	dsb	sy
 800babc:	b662      	cpsie	i
 800babe:	617b      	str	r3, [r7, #20]
}
 800bac0:	bf00      	nop
 800bac2:	e7fe      	b.n	800bac2 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bac4:	f001 fbb6 	bl	800d234 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bac8:	2300      	movs	r3, #0
 800baca:	e082      	b.n	800bbd2 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bacc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d106      	bne.n	800bae0 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bad2:	f107 030c 	add.w	r3, r7, #12
 800bad6:	4618      	mov	r0, r3
 800bad8:	f000 feca 	bl	800c870 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800badc:	2301      	movs	r3, #1
 800bade:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bae0:	f001 fba8 	bl	800d234 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bae4:	f000 fc42 	bl	800c36c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bae8:	f001 fb70 	bl	800d1cc <vPortEnterCritical>
 800baec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800baf2:	b25b      	sxtb	r3, r3
 800baf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baf8:	d103      	bne.n	800bb02 <xQueueSemaphoreTake+0x14a>
 800bafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bafc:	2200      	movs	r2, #0
 800bafe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb08:	b25b      	sxtb	r3, r3
 800bb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb0e:	d103      	bne.n	800bb18 <xQueueSemaphoreTake+0x160>
 800bb10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb12:	2200      	movs	r2, #0
 800bb14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb18:	f001 fb8c 	bl	800d234 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb1c:	463a      	mov	r2, r7
 800bb1e:	f107 030c 	add.w	r3, r7, #12
 800bb22:	4611      	mov	r1, r2
 800bb24:	4618      	mov	r0, r3
 800bb26:	f000 feb9 	bl	800c89c <xTaskCheckForTimeOut>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d132      	bne.n	800bb96 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb32:	f000 f929 	bl	800bd88 <prvIsQueueEmpty>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d026      	beq.n	800bb8a <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bb3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d109      	bne.n	800bb58 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800bb44:	f001 fb42 	bl	800d1cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bb48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f001 f80f 	bl	800cb70 <xTaskPriorityInherit>
 800bb52:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bb54:	f001 fb6e 	bl	800d234 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bb58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb5a:	3324      	adds	r3, #36	; 0x24
 800bb5c:	683a      	ldr	r2, [r7, #0]
 800bb5e:	4611      	mov	r1, r2
 800bb60:	4618      	mov	r0, r3
 800bb62:	f000 fdfb 	bl	800c75c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bb66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb68:	f000 f8bc 	bl	800bce4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bb6c:	f000 fc0c 	bl	800c388 <xTaskResumeAll>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f47f af66 	bne.w	800ba44 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800bb78:	4b18      	ldr	r3, [pc, #96]	; (800bbdc <xQueueSemaphoreTake+0x224>)
 800bb7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb7e:	601a      	str	r2, [r3, #0]
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	e75c      	b.n	800ba44 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bb8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb8c:	f000 f8aa 	bl	800bce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb90:	f000 fbfa 	bl	800c388 <xTaskResumeAll>
 800bb94:	e756      	b.n	800ba44 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bb96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb98:	f000 f8a4 	bl	800bce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb9c:	f000 fbf4 	bl	800c388 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bba0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bba2:	f000 f8f1 	bl	800bd88 <prvIsQueueEmpty>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	f43f af4b 	beq.w	800ba44 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bbae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00d      	beq.n	800bbd0 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800bbb4:	f001 fb0a 	bl	800d1cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bbb8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bbba:	f000 f811 	bl	800bbe0 <prvGetDisinheritPriorityAfterTimeout>
 800bbbe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bbc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f001 f8dc 	bl	800cd84 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bbcc:	f001 fb32 	bl	800d234 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bbd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3738      	adds	r7, #56	; 0x38
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	e000ed04 	.word	0xe000ed04

0800bbe0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bbe0:	b480      	push	{r7}
 800bbe2:	b085      	sub	sp, #20
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d006      	beq.n	800bbfe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f1c3 0307 	rsb	r3, r3, #7
 800bbfa:	60fb      	str	r3, [r7, #12]
 800bbfc:	e001      	b.n	800bc02 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bbfe:	2300      	movs	r3, #0
 800bc00:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bc02:	68fb      	ldr	r3, [r7, #12]
	}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3714      	adds	r7, #20
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b086      	sub	sp, #24
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	60b9      	str	r1, [r7, #8]
 800bc1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d10d      	bne.n	800bc4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d14d      	bne.n	800bcd2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f001 f818 	bl	800cc70 <xTaskPriorityDisinherit>
 800bc40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	2200      	movs	r2, #0
 800bc46:	609a      	str	r2, [r3, #8]
 800bc48:	e043      	b.n	800bcd2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d119      	bne.n	800bc84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	6858      	ldr	r0, [r3, #4]
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc58:	461a      	mov	r2, r3
 800bc5a:	68b9      	ldr	r1, [r7, #8]
 800bc5c:	f001 fdac 	bl	800d7b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	685a      	ldr	r2, [r3, #4]
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc68:	441a      	add	r2, r3
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	685a      	ldr	r2, [r3, #4]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	689b      	ldr	r3, [r3, #8]
 800bc76:	429a      	cmp	r2, r3
 800bc78:	d32b      	bcc.n	800bcd2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681a      	ldr	r2, [r3, #0]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	605a      	str	r2, [r3, #4]
 800bc82:	e026      	b.n	800bcd2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	68d8      	ldr	r0, [r3, #12]
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc8c:	461a      	mov	r2, r3
 800bc8e:	68b9      	ldr	r1, [r7, #8]
 800bc90:	f001 fd92 	bl	800d7b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	68da      	ldr	r2, [r3, #12]
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc9c:	425b      	negs	r3, r3
 800bc9e:	441a      	add	r2, r3
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	68da      	ldr	r2, [r3, #12]
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	429a      	cmp	r2, r3
 800bcae:	d207      	bcs.n	800bcc0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	689a      	ldr	r2, [r3, #8]
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcb8:	425b      	negs	r3, r3
 800bcba:	441a      	add	r2, r3
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	d105      	bne.n	800bcd2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d002      	beq.n	800bcd2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	1c5a      	adds	r2, r3, #1
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bcda:	697b      	ldr	r3, [r7, #20]
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3718      	adds	r7, #24
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bcec:	f001 fa6e 	bl	800d1cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bcf8:	e011      	b.n	800bd1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d012      	beq.n	800bd28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	3324      	adds	r3, #36	; 0x24
 800bd06:	4618      	mov	r0, r3
 800bd08:	f000 fd4e 	bl	800c7a8 <xTaskRemoveFromEventList>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d001      	beq.n	800bd16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bd12:	f000 fe29 	bl	800c968 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bd1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	dce9      	bgt.n	800bcfa <prvUnlockQueue+0x16>
 800bd26:	e000      	b.n	800bd2a <prvUnlockQueue+0x46>
					break;
 800bd28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	22ff      	movs	r2, #255	; 0xff
 800bd2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bd32:	f001 fa7f 	bl	800d234 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bd36:	f001 fa49 	bl	800d1cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd42:	e011      	b.n	800bd68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	691b      	ldr	r3, [r3, #16]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d012      	beq.n	800bd72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	3310      	adds	r3, #16
 800bd50:	4618      	mov	r0, r3
 800bd52:	f000 fd29 	bl	800c7a8 <xTaskRemoveFromEventList>
 800bd56:	4603      	mov	r3, r0
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d001      	beq.n	800bd60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bd5c:	f000 fe04 	bl	800c968 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bd60:	7bbb      	ldrb	r3, [r7, #14]
 800bd62:	3b01      	subs	r3, #1
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	dce9      	bgt.n	800bd44 <prvUnlockQueue+0x60>
 800bd70:	e000      	b.n	800bd74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bd72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	22ff      	movs	r2, #255	; 0xff
 800bd78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bd7c:	f001 fa5a 	bl	800d234 <vPortExitCritical>
}
 800bd80:	bf00      	nop
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bd90:	f001 fa1c 	bl	800d1cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d102      	bne.n	800bda2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	60fb      	str	r3, [r7, #12]
 800bda0:	e001      	b.n	800bda6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bda2:	2300      	movs	r3, #0
 800bda4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bda6:	f001 fa45 	bl	800d234 <vPortExitCritical>

	return xReturn;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3710      	adds	r7, #16
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bdbc:	f001 fa06 	bl	800d1cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d102      	bne.n	800bdd2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	60fb      	str	r3, [r7, #12]
 800bdd0:	e001      	b.n	800bdd6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bdd6:	f001 fa2d 	bl	800d234 <vPortExitCritical>

	return xReturn;
 800bdda:	68fb      	ldr	r3, [r7, #12]
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3710      	adds	r7, #16
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}

0800bde4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b08e      	sub	sp, #56	; 0x38
 800bde8:	af04      	add	r7, sp, #16
 800bdea:	60f8      	str	r0, [r7, #12]
 800bdec:	60b9      	str	r1, [r7, #8]
 800bdee:	607a      	str	r2, [r7, #4]
 800bdf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bdf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d10c      	bne.n	800be12 <xTaskCreateStatic+0x2e>
	__asm volatile
 800bdf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdfc:	b672      	cpsid	i
 800bdfe:	f383 8811 	msr	BASEPRI, r3
 800be02:	f3bf 8f6f 	isb	sy
 800be06:	f3bf 8f4f 	dsb	sy
 800be0a:	b662      	cpsie	i
 800be0c:	623b      	str	r3, [r7, #32]
}
 800be0e:	bf00      	nop
 800be10:	e7fe      	b.n	800be10 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800be12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10c      	bne.n	800be32 <xTaskCreateStatic+0x4e>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	b672      	cpsid	i
 800be1e:	f383 8811 	msr	BASEPRI, r3
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	f3bf 8f4f 	dsb	sy
 800be2a:	b662      	cpsie	i
 800be2c:	61fb      	str	r3, [r7, #28]
}
 800be2e:	bf00      	nop
 800be30:	e7fe      	b.n	800be30 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800be32:	2358      	movs	r3, #88	; 0x58
 800be34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	2b58      	cmp	r3, #88	; 0x58
 800be3a:	d00c      	beq.n	800be56 <xTaskCreateStatic+0x72>
	__asm volatile
 800be3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be40:	b672      	cpsid	i
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	b662      	cpsie	i
 800be50:	61bb      	str	r3, [r7, #24]
}
 800be52:	bf00      	nop
 800be54:	e7fe      	b.n	800be54 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800be56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800be58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d01e      	beq.n	800be9c <xTaskCreateStatic+0xb8>
 800be5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be60:	2b00      	cmp	r3, #0
 800be62:	d01b      	beq.n	800be9c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be66:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800be68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be6c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800be6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be70:	2202      	movs	r2, #2
 800be72:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800be76:	2300      	movs	r3, #0
 800be78:	9303      	str	r3, [sp, #12]
 800be7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be7c:	9302      	str	r3, [sp, #8]
 800be7e:	f107 0314 	add.w	r3, r7, #20
 800be82:	9301      	str	r3, [sp, #4]
 800be84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be86:	9300      	str	r3, [sp, #0]
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	68b9      	ldr	r1, [r7, #8]
 800be8e:	68f8      	ldr	r0, [r7, #12]
 800be90:	f000 f850 	bl	800bf34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800be96:	f000 f8e1 	bl	800c05c <prvAddNewTaskToReadyList>
 800be9a:	e001      	b.n	800bea0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800be9c:	2300      	movs	r3, #0
 800be9e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bea0:	697b      	ldr	r3, [r7, #20]
	}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3728      	adds	r7, #40	; 0x28
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}

0800beaa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800beaa:	b580      	push	{r7, lr}
 800beac:	b08c      	sub	sp, #48	; 0x30
 800beae:	af04      	add	r7, sp, #16
 800beb0:	60f8      	str	r0, [r7, #12]
 800beb2:	60b9      	str	r1, [r7, #8]
 800beb4:	603b      	str	r3, [r7, #0]
 800beb6:	4613      	mov	r3, r2
 800beb8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800beba:	88fb      	ldrh	r3, [r7, #6]
 800bebc:	009b      	lsls	r3, r3, #2
 800bebe:	4618      	mov	r0, r3
 800bec0:	f001 fa6c 	bl	800d39c <pvPortMalloc>
 800bec4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d00e      	beq.n	800beea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800becc:	2058      	movs	r0, #88	; 0x58
 800bece:	f001 fa65 	bl	800d39c <pvPortMalloc>
 800bed2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d003      	beq.n	800bee2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	697a      	ldr	r2, [r7, #20]
 800bede:	631a      	str	r2, [r3, #48]	; 0x30
 800bee0:	e005      	b.n	800beee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bee2:	6978      	ldr	r0, [r7, #20]
 800bee4:	f001 fb2a 	bl	800d53c <vPortFree>
 800bee8:	e001      	b.n	800beee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800beea:	2300      	movs	r3, #0
 800beec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800beee:	69fb      	ldr	r3, [r7, #28]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d017      	beq.n	800bf24 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bef4:	69fb      	ldr	r3, [r7, #28]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800befc:	88fa      	ldrh	r2, [r7, #6]
 800befe:	2300      	movs	r3, #0
 800bf00:	9303      	str	r3, [sp, #12]
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	9302      	str	r3, [sp, #8]
 800bf06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf08:	9301      	str	r3, [sp, #4]
 800bf0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf0c:	9300      	str	r3, [sp, #0]
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	68b9      	ldr	r1, [r7, #8]
 800bf12:	68f8      	ldr	r0, [r7, #12]
 800bf14:	f000 f80e 	bl	800bf34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf18:	69f8      	ldr	r0, [r7, #28]
 800bf1a:	f000 f89f 	bl	800c05c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	61bb      	str	r3, [r7, #24]
 800bf22:	e002      	b.n	800bf2a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bf24:	f04f 33ff 	mov.w	r3, #4294967295
 800bf28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bf2a:	69bb      	ldr	r3, [r7, #24]
	}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3720      	adds	r7, #32
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b088      	sub	sp, #32
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	60f8      	str	r0, [r7, #12]
 800bf3c:	60b9      	str	r1, [r7, #8]
 800bf3e:	607a      	str	r2, [r7, #4]
 800bf40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bf42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	009b      	lsls	r3, r3, #2
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	21a5      	movs	r1, #165	; 0xa5
 800bf4e:	f001 fc41 	bl	800d7d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bf52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf56:	6879      	ldr	r1, [r7, #4]
 800bf58:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800bf5c:	440b      	add	r3, r1
 800bf5e:	009b      	lsls	r3, r3, #2
 800bf60:	4413      	add	r3, r2
 800bf62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bf64:	69bb      	ldr	r3, [r7, #24]
 800bf66:	f023 0307 	bic.w	r3, r3, #7
 800bf6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bf6c:	69bb      	ldr	r3, [r7, #24]
 800bf6e:	f003 0307 	and.w	r3, r3, #7
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d00c      	beq.n	800bf90 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800bf76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf7a:	b672      	cpsid	i
 800bf7c:	f383 8811 	msr	BASEPRI, r3
 800bf80:	f3bf 8f6f 	isb	sy
 800bf84:	f3bf 8f4f 	dsb	sy
 800bf88:	b662      	cpsie	i
 800bf8a:	617b      	str	r3, [r7, #20]
}
 800bf8c:	bf00      	nop
 800bf8e:	e7fe      	b.n	800bf8e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d01f      	beq.n	800bfd6 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf96:	2300      	movs	r3, #0
 800bf98:	61fb      	str	r3, [r7, #28]
 800bf9a:	e012      	b.n	800bfc2 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf9c:	68ba      	ldr	r2, [r7, #8]
 800bf9e:	69fb      	ldr	r3, [r7, #28]
 800bfa0:	4413      	add	r3, r2
 800bfa2:	7819      	ldrb	r1, [r3, #0]
 800bfa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfa6:	69fb      	ldr	r3, [r7, #28]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	3334      	adds	r3, #52	; 0x34
 800bfac:	460a      	mov	r2, r1
 800bfae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bfb0:	68ba      	ldr	r2, [r7, #8]
 800bfb2:	69fb      	ldr	r3, [r7, #28]
 800bfb4:	4413      	add	r3, r2
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d006      	beq.n	800bfca <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bfbc:	69fb      	ldr	r3, [r7, #28]
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	61fb      	str	r3, [r7, #28]
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	2b0f      	cmp	r3, #15
 800bfc6:	d9e9      	bls.n	800bf9c <prvInitialiseNewTask+0x68>
 800bfc8:	e000      	b.n	800bfcc <prvInitialiseNewTask+0x98>
			{
				break;
 800bfca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bfcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bfd4:	e003      	b.n	800bfde <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bfd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bfde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfe0:	2b06      	cmp	r3, #6
 800bfe2:	d901      	bls.n	800bfe8 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bfe4:	2306      	movs	r3, #6
 800bfe6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bfe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bfee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bff2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff6:	2200      	movs	r2, #0
 800bff8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffc:	3304      	adds	r3, #4
 800bffe:	4618      	mov	r0, r3
 800c000:	f7ff f9a5 	bl	800b34e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c006:	3318      	adds	r3, #24
 800c008:	4618      	mov	r0, r3
 800c00a:	f7ff f9a0 	bl	800b34e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c012:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c016:	f1c3 0207 	rsb	r2, r3, #7
 800c01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c01c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c022:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800c024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c026:	2200      	movs	r2, #0
 800c028:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c02c:	2200      	movs	r2, #0
 800c02e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c032:	2200      	movs	r2, #0
 800c034:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c038:	683a      	ldr	r2, [r7, #0]
 800c03a:	68f9      	ldr	r1, [r7, #12]
 800c03c:	69b8      	ldr	r0, [r7, #24]
 800c03e:	f000 ffb9 	bl	800cfb4 <pxPortInitialiseStack>
 800c042:	4602      	mov	r2, r0
 800c044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c046:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d002      	beq.n	800c054 <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c052:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c054:	bf00      	nop
 800c056:	3720      	adds	r7, #32
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b082      	sub	sp, #8
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c064:	f001 f8b2 	bl	800d1cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c068:	4b2a      	ldr	r3, [pc, #168]	; (800c114 <prvAddNewTaskToReadyList+0xb8>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	3301      	adds	r3, #1
 800c06e:	4a29      	ldr	r2, [pc, #164]	; (800c114 <prvAddNewTaskToReadyList+0xb8>)
 800c070:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c072:	4b29      	ldr	r3, [pc, #164]	; (800c118 <prvAddNewTaskToReadyList+0xbc>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d109      	bne.n	800c08e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c07a:	4a27      	ldr	r2, [pc, #156]	; (800c118 <prvAddNewTaskToReadyList+0xbc>)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c080:	4b24      	ldr	r3, [pc, #144]	; (800c114 <prvAddNewTaskToReadyList+0xb8>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	2b01      	cmp	r3, #1
 800c086:	d110      	bne.n	800c0aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c088:	f000 fc94 	bl	800c9b4 <prvInitialiseTaskLists>
 800c08c:	e00d      	b.n	800c0aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c08e:	4b23      	ldr	r3, [pc, #140]	; (800c11c <prvAddNewTaskToReadyList+0xc0>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d109      	bne.n	800c0aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c096:	4b20      	ldr	r3, [pc, #128]	; (800c118 <prvAddNewTaskToReadyList+0xbc>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d802      	bhi.n	800c0aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c0a4:	4a1c      	ldr	r2, [pc, #112]	; (800c118 <prvAddNewTaskToReadyList+0xbc>)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c0aa:	4b1d      	ldr	r3, [pc, #116]	; (800c120 <prvAddNewTaskToReadyList+0xc4>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	4a1b      	ldr	r2, [pc, #108]	; (800c120 <prvAddNewTaskToReadyList+0xc4>)
 800c0b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	409a      	lsls	r2, r3
 800c0bc:	4b19      	ldr	r3, [pc, #100]	; (800c124 <prvAddNewTaskToReadyList+0xc8>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4313      	orrs	r3, r2
 800c0c2:	4a18      	ldr	r2, [pc, #96]	; (800c124 <prvAddNewTaskToReadyList+0xc8>)
 800c0c4:	6013      	str	r3, [r2, #0]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ca:	4613      	mov	r3, r2
 800c0cc:	009b      	lsls	r3, r3, #2
 800c0ce:	4413      	add	r3, r2
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	4a15      	ldr	r2, [pc, #84]	; (800c128 <prvAddNewTaskToReadyList+0xcc>)
 800c0d4:	441a      	add	r2, r3
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	3304      	adds	r3, #4
 800c0da:	4619      	mov	r1, r3
 800c0dc:	4610      	mov	r0, r2
 800c0de:	f7ff f943 	bl	800b368 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c0e2:	f001 f8a7 	bl	800d234 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c0e6:	4b0d      	ldr	r3, [pc, #52]	; (800c11c <prvAddNewTaskToReadyList+0xc0>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00e      	beq.n	800c10c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c0ee:	4b0a      	ldr	r3, [pc, #40]	; (800c118 <prvAddNewTaskToReadyList+0xbc>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d207      	bcs.n	800c10c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c0fc:	4b0b      	ldr	r3, [pc, #44]	; (800c12c <prvAddNewTaskToReadyList+0xd0>)
 800c0fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c102:	601a      	str	r2, [r3, #0]
 800c104:	f3bf 8f4f 	dsb	sy
 800c108:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c10c:	bf00      	nop
 800c10e:	3708      	adds	r7, #8
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}
 800c114:	2000059c 	.word	0x2000059c
 800c118:	2000049c 	.word	0x2000049c
 800c11c:	200005a8 	.word	0x200005a8
 800c120:	200005b8 	.word	0x200005b8
 800c124:	200005a4 	.word	0x200005a4
 800c128:	200004a0 	.word	0x200004a0
 800c12c:	e000ed04 	.word	0xe000ed04

0800c130 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c130:	b580      	push	{r7, lr}
 800c132:	b08a      	sub	sp, #40	; 0x28
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c13a:	2300      	movs	r3, #0
 800c13c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10c      	bne.n	800c15e <vTaskDelayUntil+0x2e>
	__asm volatile
 800c144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c148:	b672      	cpsid	i
 800c14a:	f383 8811 	msr	BASEPRI, r3
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f3bf 8f4f 	dsb	sy
 800c156:	b662      	cpsie	i
 800c158:	617b      	str	r3, [r7, #20]
}
 800c15a:	bf00      	nop
 800c15c:	e7fe      	b.n	800c15c <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d10c      	bne.n	800c17e <vTaskDelayUntil+0x4e>
	__asm volatile
 800c164:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c168:	b672      	cpsid	i
 800c16a:	f383 8811 	msr	BASEPRI, r3
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f3bf 8f4f 	dsb	sy
 800c176:	b662      	cpsie	i
 800c178:	613b      	str	r3, [r7, #16]
}
 800c17a:	bf00      	nop
 800c17c:	e7fe      	b.n	800c17c <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800c17e:	4b2b      	ldr	r3, [pc, #172]	; (800c22c <vTaskDelayUntil+0xfc>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d00c      	beq.n	800c1a0 <vTaskDelayUntil+0x70>
	__asm volatile
 800c186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c18a:	b672      	cpsid	i
 800c18c:	f383 8811 	msr	BASEPRI, r3
 800c190:	f3bf 8f6f 	isb	sy
 800c194:	f3bf 8f4f 	dsb	sy
 800c198:	b662      	cpsie	i
 800c19a:	60fb      	str	r3, [r7, #12]
}
 800c19c:	bf00      	nop
 800c19e:	e7fe      	b.n	800c19e <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800c1a0:	f000 f8e4 	bl	800c36c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c1a4:	4b22      	ldr	r3, [pc, #136]	; (800c230 <vTaskDelayUntil+0x100>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	683a      	ldr	r2, [r7, #0]
 800c1b0:	4413      	add	r3, r2
 800c1b2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	6a3a      	ldr	r2, [r7, #32]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d20b      	bcs.n	800c1d6 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	69fa      	ldr	r2, [r7, #28]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d211      	bcs.n	800c1ec <vTaskDelayUntil+0xbc>
 800c1c8:	69fa      	ldr	r2, [r7, #28]
 800c1ca:	6a3b      	ldr	r3, [r7, #32]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d90d      	bls.n	800c1ec <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	627b      	str	r3, [r7, #36]	; 0x24
 800c1d4:	e00a      	b.n	800c1ec <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	69fa      	ldr	r2, [r7, #28]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d303      	bcc.n	800c1e8 <vTaskDelayUntil+0xb8>
 800c1e0:	69fa      	ldr	r2, [r7, #28]
 800c1e2:	6a3b      	ldr	r3, [r7, #32]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d901      	bls.n	800c1ec <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	69fa      	ldr	r2, [r7, #28]
 800c1f0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d006      	beq.n	800c206 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c1f8:	69fa      	ldr	r2, [r7, #28]
 800c1fa:	6a3b      	ldr	r3, [r7, #32]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	2100      	movs	r1, #0
 800c200:	4618      	mov	r0, r3
 800c202:	f000 fe71 	bl	800cee8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c206:	f000 f8bf 	bl	800c388 <xTaskResumeAll>
 800c20a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c20c:	69bb      	ldr	r3, [r7, #24]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d107      	bne.n	800c222 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800c212:	4b08      	ldr	r3, [pc, #32]	; (800c234 <vTaskDelayUntil+0x104>)
 800c214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c218:	601a      	str	r2, [r3, #0]
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c222:	bf00      	nop
 800c224:	3728      	adds	r7, #40	; 0x28
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	200005c4 	.word	0x200005c4
 800c230:	200005a0 	.word	0x200005a0
 800c234:	e000ed04 	.word	0xe000ed04

0800c238 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c240:	2300      	movs	r3, #0
 800c242:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d019      	beq.n	800c27e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c24a:	4b14      	ldr	r3, [pc, #80]	; (800c29c <vTaskDelay+0x64>)
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d00c      	beq.n	800c26c <vTaskDelay+0x34>
	__asm volatile
 800c252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c256:	b672      	cpsid	i
 800c258:	f383 8811 	msr	BASEPRI, r3
 800c25c:	f3bf 8f6f 	isb	sy
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	b662      	cpsie	i
 800c266:	60bb      	str	r3, [r7, #8]
}
 800c268:	bf00      	nop
 800c26a:	e7fe      	b.n	800c26a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c26c:	f000 f87e 	bl	800c36c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c270:	2100      	movs	r1, #0
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 fe38 	bl	800cee8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c278:	f000 f886 	bl	800c388 <xTaskResumeAll>
 800c27c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d107      	bne.n	800c294 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c284:	4b06      	ldr	r3, [pc, #24]	; (800c2a0 <vTaskDelay+0x68>)
 800c286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c28a:	601a      	str	r2, [r3, #0]
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c294:	bf00      	nop
 800c296:	3710      	adds	r7, #16
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}
 800c29c:	200005c4 	.word	0x200005c4
 800c2a0:	e000ed04 	.word	0xe000ed04

0800c2a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b08a      	sub	sp, #40	; 0x28
 800c2a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c2b2:	463a      	mov	r2, r7
 800c2b4:	1d39      	adds	r1, r7, #4
 800c2b6:	f107 0308 	add.w	r3, r7, #8
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7f4 f93e 	bl	800053c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c2c0:	6839      	ldr	r1, [r7, #0]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	68ba      	ldr	r2, [r7, #8]
 800c2c6:	9202      	str	r2, [sp, #8]
 800c2c8:	9301      	str	r3, [sp, #4]
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	460a      	mov	r2, r1
 800c2d2:	4920      	ldr	r1, [pc, #128]	; (800c354 <vTaskStartScheduler+0xb0>)
 800c2d4:	4820      	ldr	r0, [pc, #128]	; (800c358 <vTaskStartScheduler+0xb4>)
 800c2d6:	f7ff fd85 	bl	800bde4 <xTaskCreateStatic>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	4a1f      	ldr	r2, [pc, #124]	; (800c35c <vTaskStartScheduler+0xb8>)
 800c2de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2e0:	4b1e      	ldr	r3, [pc, #120]	; (800c35c <vTaskStartScheduler+0xb8>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d002      	beq.n	800c2ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	617b      	str	r3, [r7, #20]
 800c2ec:	e001      	b.n	800c2f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	2b01      	cmp	r3, #1
 800c2f6:	d118      	bne.n	800c32a <vTaskStartScheduler+0x86>
	__asm volatile
 800c2f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fc:	b672      	cpsid	i
 800c2fe:	f383 8811 	msr	BASEPRI, r3
 800c302:	f3bf 8f6f 	isb	sy
 800c306:	f3bf 8f4f 	dsb	sy
 800c30a:	b662      	cpsie	i
 800c30c:	613b      	str	r3, [r7, #16]
}
 800c30e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c310:	4b13      	ldr	r3, [pc, #76]	; (800c360 <vTaskStartScheduler+0xbc>)
 800c312:	f04f 32ff 	mov.w	r2, #4294967295
 800c316:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c318:	4b12      	ldr	r3, [pc, #72]	; (800c364 <vTaskStartScheduler+0xc0>)
 800c31a:	2201      	movs	r2, #1
 800c31c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c31e:	4b12      	ldr	r3, [pc, #72]	; (800c368 <vTaskStartScheduler+0xc4>)
 800c320:	2200      	movs	r2, #0
 800c322:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c324:	f000 fed4 	bl	800d0d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c328:	e010      	b.n	800c34c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c330:	d10c      	bne.n	800c34c <vTaskStartScheduler+0xa8>
	__asm volatile
 800c332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c336:	b672      	cpsid	i
 800c338:	f383 8811 	msr	BASEPRI, r3
 800c33c:	f3bf 8f6f 	isb	sy
 800c340:	f3bf 8f4f 	dsb	sy
 800c344:	b662      	cpsie	i
 800c346:	60fb      	str	r3, [r7, #12]
}
 800c348:	bf00      	nop
 800c34a:	e7fe      	b.n	800c34a <vTaskStartScheduler+0xa6>
}
 800c34c:	bf00      	nop
 800c34e:	3718      	adds	r7, #24
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}
 800c354:	0800d8d0 	.word	0x0800d8d0
 800c358:	0800c981 	.word	0x0800c981
 800c35c:	200005c0 	.word	0x200005c0
 800c360:	200005bc 	.word	0x200005bc
 800c364:	200005a8 	.word	0x200005a8
 800c368:	200005a0 	.word	0x200005a0

0800c36c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c36c:	b480      	push	{r7}
 800c36e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c370:	4b04      	ldr	r3, [pc, #16]	; (800c384 <vTaskSuspendAll+0x18>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	3301      	adds	r3, #1
 800c376:	4a03      	ldr	r2, [pc, #12]	; (800c384 <vTaskSuspendAll+0x18>)
 800c378:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c37a:	bf00      	nop
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr
 800c384:	200005c4 	.word	0x200005c4

0800c388 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b084      	sub	sp, #16
 800c38c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c38e:	2300      	movs	r3, #0
 800c390:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c392:	2300      	movs	r3, #0
 800c394:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c396:	4b42      	ldr	r3, [pc, #264]	; (800c4a0 <xTaskResumeAll+0x118>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d10c      	bne.n	800c3b8 <xTaskResumeAll+0x30>
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a2:	b672      	cpsid	i
 800c3a4:	f383 8811 	msr	BASEPRI, r3
 800c3a8:	f3bf 8f6f 	isb	sy
 800c3ac:	f3bf 8f4f 	dsb	sy
 800c3b0:	b662      	cpsie	i
 800c3b2:	603b      	str	r3, [r7, #0]
}
 800c3b4:	bf00      	nop
 800c3b6:	e7fe      	b.n	800c3b6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3b8:	f000 ff08 	bl	800d1cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3bc:	4b38      	ldr	r3, [pc, #224]	; (800c4a0 <xTaskResumeAll+0x118>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	4a37      	ldr	r2, [pc, #220]	; (800c4a0 <xTaskResumeAll+0x118>)
 800c3c4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3c6:	4b36      	ldr	r3, [pc, #216]	; (800c4a0 <xTaskResumeAll+0x118>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d161      	bne.n	800c492 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3ce:	4b35      	ldr	r3, [pc, #212]	; (800c4a4 <xTaskResumeAll+0x11c>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d05d      	beq.n	800c492 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3d6:	e02e      	b.n	800c436 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3d8:	4b33      	ldr	r3, [pc, #204]	; (800c4a8 <xTaskResumeAll+0x120>)
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	68db      	ldr	r3, [r3, #12]
 800c3de:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	3318      	adds	r3, #24
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff f81c 	bl	800b422 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f7ff f817 	bl	800b422 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	409a      	lsls	r2, r3
 800c3fc:	4b2b      	ldr	r3, [pc, #172]	; (800c4ac <xTaskResumeAll+0x124>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	4313      	orrs	r3, r2
 800c402:	4a2a      	ldr	r2, [pc, #168]	; (800c4ac <xTaskResumeAll+0x124>)
 800c404:	6013      	str	r3, [r2, #0]
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c40a:	4613      	mov	r3, r2
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	4a27      	ldr	r2, [pc, #156]	; (800c4b0 <xTaskResumeAll+0x128>)
 800c414:	441a      	add	r2, r3
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	3304      	adds	r3, #4
 800c41a:	4619      	mov	r1, r3
 800c41c:	4610      	mov	r0, r2
 800c41e:	f7fe ffa3 	bl	800b368 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c426:	4b23      	ldr	r3, [pc, #140]	; (800c4b4 <xTaskResumeAll+0x12c>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d302      	bcc.n	800c436 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c430:	4b21      	ldr	r3, [pc, #132]	; (800c4b8 <xTaskResumeAll+0x130>)
 800c432:	2201      	movs	r2, #1
 800c434:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c436:	4b1c      	ldr	r3, [pc, #112]	; (800c4a8 <xTaskResumeAll+0x120>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d1cc      	bne.n	800c3d8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d001      	beq.n	800c448 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c444:	f000 fb56 	bl	800caf4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c448:	4b1c      	ldr	r3, [pc, #112]	; (800c4bc <xTaskResumeAll+0x134>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d010      	beq.n	800c476 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c454:	f000 f846 	bl	800c4e4 <xTaskIncrementTick>
 800c458:	4603      	mov	r3, r0
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d002      	beq.n	800c464 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c45e:	4b16      	ldr	r3, [pc, #88]	; (800c4b8 <xTaskResumeAll+0x130>)
 800c460:	2201      	movs	r2, #1
 800c462:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	3b01      	subs	r3, #1
 800c468:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d1f1      	bne.n	800c454 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800c470:	4b12      	ldr	r3, [pc, #72]	; (800c4bc <xTaskResumeAll+0x134>)
 800c472:	2200      	movs	r2, #0
 800c474:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c476:	4b10      	ldr	r3, [pc, #64]	; (800c4b8 <xTaskResumeAll+0x130>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d009      	beq.n	800c492 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c47e:	2301      	movs	r3, #1
 800c480:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c482:	4b0f      	ldr	r3, [pc, #60]	; (800c4c0 <xTaskResumeAll+0x138>)
 800c484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c488:	601a      	str	r2, [r3, #0]
 800c48a:	f3bf 8f4f 	dsb	sy
 800c48e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c492:	f000 fecf 	bl	800d234 <vPortExitCritical>

	return xAlreadyYielded;
 800c496:	68bb      	ldr	r3, [r7, #8]
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3710      	adds	r7, #16
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}
 800c4a0:	200005c4 	.word	0x200005c4
 800c4a4:	2000059c 	.word	0x2000059c
 800c4a8:	2000055c 	.word	0x2000055c
 800c4ac:	200005a4 	.word	0x200005a4
 800c4b0:	200004a0 	.word	0x200004a0
 800c4b4:	2000049c 	.word	0x2000049c
 800c4b8:	200005b0 	.word	0x200005b0
 800c4bc:	200005ac 	.word	0x200005ac
 800c4c0:	e000ed04 	.word	0xe000ed04

0800c4c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b083      	sub	sp, #12
 800c4c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c4ca:	4b05      	ldr	r3, [pc, #20]	; (800c4e0 <xTaskGetTickCount+0x1c>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c4d0:	687b      	ldr	r3, [r7, #4]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	370c      	adds	r7, #12
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	200005a0 	.word	0x200005a0

0800c4e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b086      	sub	sp, #24
 800c4e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4ee:	4b4f      	ldr	r3, [pc, #316]	; (800c62c <xTaskIncrementTick+0x148>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f040 808a 	bne.w	800c60c <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c4f8:	4b4d      	ldr	r3, [pc, #308]	; (800c630 <xTaskIncrementTick+0x14c>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c500:	4a4b      	ldr	r2, [pc, #300]	; (800c630 <xTaskIncrementTick+0x14c>)
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d122      	bne.n	800c552 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c50c:	4b49      	ldr	r3, [pc, #292]	; (800c634 <xTaskIncrementTick+0x150>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d00c      	beq.n	800c530 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c51a:	b672      	cpsid	i
 800c51c:	f383 8811 	msr	BASEPRI, r3
 800c520:	f3bf 8f6f 	isb	sy
 800c524:	f3bf 8f4f 	dsb	sy
 800c528:	b662      	cpsie	i
 800c52a:	603b      	str	r3, [r7, #0]
}
 800c52c:	bf00      	nop
 800c52e:	e7fe      	b.n	800c52e <xTaskIncrementTick+0x4a>
 800c530:	4b40      	ldr	r3, [pc, #256]	; (800c634 <xTaskIncrementTick+0x150>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	60fb      	str	r3, [r7, #12]
 800c536:	4b40      	ldr	r3, [pc, #256]	; (800c638 <xTaskIncrementTick+0x154>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	4a3e      	ldr	r2, [pc, #248]	; (800c634 <xTaskIncrementTick+0x150>)
 800c53c:	6013      	str	r3, [r2, #0]
 800c53e:	4a3e      	ldr	r2, [pc, #248]	; (800c638 <xTaskIncrementTick+0x154>)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	6013      	str	r3, [r2, #0]
 800c544:	4b3d      	ldr	r3, [pc, #244]	; (800c63c <xTaskIncrementTick+0x158>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	3301      	adds	r3, #1
 800c54a:	4a3c      	ldr	r2, [pc, #240]	; (800c63c <xTaskIncrementTick+0x158>)
 800c54c:	6013      	str	r3, [r2, #0]
 800c54e:	f000 fad1 	bl	800caf4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c552:	4b3b      	ldr	r3, [pc, #236]	; (800c640 <xTaskIncrementTick+0x15c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	693a      	ldr	r2, [r7, #16]
 800c558:	429a      	cmp	r2, r3
 800c55a:	d348      	bcc.n	800c5ee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c55c:	4b35      	ldr	r3, [pc, #212]	; (800c634 <xTaskIncrementTick+0x150>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d104      	bne.n	800c570 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c566:	4b36      	ldr	r3, [pc, #216]	; (800c640 <xTaskIncrementTick+0x15c>)
 800c568:	f04f 32ff 	mov.w	r2, #4294967295
 800c56c:	601a      	str	r2, [r3, #0]
					break;
 800c56e:	e03e      	b.n	800c5ee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c570:	4b30      	ldr	r3, [pc, #192]	; (800c634 <xTaskIncrementTick+0x150>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	68db      	ldr	r3, [r3, #12]
 800c576:	68db      	ldr	r3, [r3, #12]
 800c578:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c580:	693a      	ldr	r2, [r7, #16]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	429a      	cmp	r2, r3
 800c586:	d203      	bcs.n	800c590 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c588:	4a2d      	ldr	r2, [pc, #180]	; (800c640 <xTaskIncrementTick+0x15c>)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c58e:	e02e      	b.n	800c5ee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	3304      	adds	r3, #4
 800c594:	4618      	mov	r0, r3
 800c596:	f7fe ff44 	bl	800b422 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d004      	beq.n	800c5ac <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	3318      	adds	r3, #24
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f7fe ff3b 	bl	800b422 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	409a      	lsls	r2, r3
 800c5b4:	4b23      	ldr	r3, [pc, #140]	; (800c644 <xTaskIncrementTick+0x160>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	4313      	orrs	r3, r2
 800c5ba:	4a22      	ldr	r2, [pc, #136]	; (800c644 <xTaskIncrementTick+0x160>)
 800c5bc:	6013      	str	r3, [r2, #0]
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5c2:	4613      	mov	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4413      	add	r3, r2
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	4a1f      	ldr	r2, [pc, #124]	; (800c648 <xTaskIncrementTick+0x164>)
 800c5cc:	441a      	add	r2, r3
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	3304      	adds	r3, #4
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	4610      	mov	r0, r2
 800c5d6:	f7fe fec7 	bl	800b368 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5de:	4b1b      	ldr	r3, [pc, #108]	; (800c64c <xTaskIncrementTick+0x168>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d3b9      	bcc.n	800c55c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5ec:	e7b6      	b.n	800c55c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c5ee:	4b17      	ldr	r3, [pc, #92]	; (800c64c <xTaskIncrementTick+0x168>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f4:	4914      	ldr	r1, [pc, #80]	; (800c648 <xTaskIncrementTick+0x164>)
 800c5f6:	4613      	mov	r3, r2
 800c5f8:	009b      	lsls	r3, r3, #2
 800c5fa:	4413      	add	r3, r2
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	440b      	add	r3, r1
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	2b01      	cmp	r3, #1
 800c604:	d907      	bls.n	800c616 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800c606:	2301      	movs	r3, #1
 800c608:	617b      	str	r3, [r7, #20]
 800c60a:	e004      	b.n	800c616 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c60c:	4b10      	ldr	r3, [pc, #64]	; (800c650 <xTaskIncrementTick+0x16c>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	3301      	adds	r3, #1
 800c612:	4a0f      	ldr	r2, [pc, #60]	; (800c650 <xTaskIncrementTick+0x16c>)
 800c614:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c616:	4b0f      	ldr	r3, [pc, #60]	; (800c654 <xTaskIncrementTick+0x170>)
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d001      	beq.n	800c622 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800c61e:	2301      	movs	r3, #1
 800c620:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c622:	697b      	ldr	r3, [r7, #20]
}
 800c624:	4618      	mov	r0, r3
 800c626:	3718      	adds	r7, #24
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}
 800c62c:	200005c4 	.word	0x200005c4
 800c630:	200005a0 	.word	0x200005a0
 800c634:	20000554 	.word	0x20000554
 800c638:	20000558 	.word	0x20000558
 800c63c:	200005b4 	.word	0x200005b4
 800c640:	200005bc 	.word	0x200005bc
 800c644:	200005a4 	.word	0x200005a4
 800c648:	200004a0 	.word	0x200004a0
 800c64c:	2000049c 	.word	0x2000049c
 800c650:	200005ac 	.word	0x200005ac
 800c654:	200005b0 	.word	0x200005b0

0800c658 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b088      	sub	sp, #32
 800c65c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c65e:	4b3a      	ldr	r3, [pc, #232]	; (800c748 <vTaskSwitchContext+0xf0>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d003      	beq.n	800c66e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c666:	4b39      	ldr	r3, [pc, #228]	; (800c74c <vTaskSwitchContext+0xf4>)
 800c668:	2201      	movs	r2, #1
 800c66a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c66c:	e068      	b.n	800c740 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800c66e:	4b37      	ldr	r3, [pc, #220]	; (800c74c <vTaskSwitchContext+0xf4>)
 800c670:	2200      	movs	r2, #0
 800c672:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800c674:	4b36      	ldr	r3, [pc, #216]	; (800c750 <vTaskSwitchContext+0xf8>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c67a:	61fb      	str	r3, [r7, #28]
 800c67c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800c680:	61bb      	str	r3, [r7, #24]
 800c682:	69fb      	ldr	r3, [r7, #28]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	69ba      	ldr	r2, [r7, #24]
 800c688:	429a      	cmp	r2, r3
 800c68a:	d111      	bne.n	800c6b0 <vTaskSwitchContext+0x58>
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	3304      	adds	r3, #4
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	69ba      	ldr	r2, [r7, #24]
 800c694:	429a      	cmp	r2, r3
 800c696:	d10b      	bne.n	800c6b0 <vTaskSwitchContext+0x58>
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	3308      	adds	r3, #8
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	69ba      	ldr	r2, [r7, #24]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d105      	bne.n	800c6b0 <vTaskSwitchContext+0x58>
 800c6a4:	69fb      	ldr	r3, [r7, #28]
 800c6a6:	330c      	adds	r3, #12
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	69ba      	ldr	r2, [r7, #24]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d008      	beq.n	800c6c2 <vTaskSwitchContext+0x6a>
 800c6b0:	4b27      	ldr	r3, [pc, #156]	; (800c750 <vTaskSwitchContext+0xf8>)
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	4b26      	ldr	r3, [pc, #152]	; (800c750 <vTaskSwitchContext+0xf8>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	3334      	adds	r3, #52	; 0x34
 800c6ba:	4619      	mov	r1, r3
 800c6bc:	4610      	mov	r0, r2
 800c6be:	f7f3 ff2a 	bl	8000516 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6c2:	4b24      	ldr	r3, [pc, #144]	; (800c754 <vTaskSwitchContext+0xfc>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	fab3 f383 	clz	r3, r3
 800c6ce:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c6d0:	7afb      	ldrb	r3, [r7, #11]
 800c6d2:	f1c3 031f 	rsb	r3, r3, #31
 800c6d6:	617b      	str	r3, [r7, #20]
 800c6d8:	491f      	ldr	r1, [pc, #124]	; (800c758 <vTaskSwitchContext+0x100>)
 800c6da:	697a      	ldr	r2, [r7, #20]
 800c6dc:	4613      	mov	r3, r2
 800c6de:	009b      	lsls	r3, r3, #2
 800c6e0:	4413      	add	r3, r2
 800c6e2:	009b      	lsls	r3, r3, #2
 800c6e4:	440b      	add	r3, r1
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d10c      	bne.n	800c706 <vTaskSwitchContext+0xae>
	__asm volatile
 800c6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f0:	b672      	cpsid	i
 800c6f2:	f383 8811 	msr	BASEPRI, r3
 800c6f6:	f3bf 8f6f 	isb	sy
 800c6fa:	f3bf 8f4f 	dsb	sy
 800c6fe:	b662      	cpsie	i
 800c700:	607b      	str	r3, [r7, #4]
}
 800c702:	bf00      	nop
 800c704:	e7fe      	b.n	800c704 <vTaskSwitchContext+0xac>
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	4613      	mov	r3, r2
 800c70a:	009b      	lsls	r3, r3, #2
 800c70c:	4413      	add	r3, r2
 800c70e:	009b      	lsls	r3, r3, #2
 800c710:	4a11      	ldr	r2, [pc, #68]	; (800c758 <vTaskSwitchContext+0x100>)
 800c712:	4413      	add	r3, r2
 800c714:	613b      	str	r3, [r7, #16]
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	685b      	ldr	r3, [r3, #4]
 800c71a:	685a      	ldr	r2, [r3, #4]
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	605a      	str	r2, [r3, #4]
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	685a      	ldr	r2, [r3, #4]
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	3308      	adds	r3, #8
 800c728:	429a      	cmp	r2, r3
 800c72a:	d104      	bne.n	800c736 <vTaskSwitchContext+0xde>
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	685a      	ldr	r2, [r3, #4]
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	605a      	str	r2, [r3, #4]
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	685b      	ldr	r3, [r3, #4]
 800c73a:	68db      	ldr	r3, [r3, #12]
 800c73c:	4a04      	ldr	r2, [pc, #16]	; (800c750 <vTaskSwitchContext+0xf8>)
 800c73e:	6013      	str	r3, [r2, #0]
}
 800c740:	bf00      	nop
 800c742:	3720      	adds	r7, #32
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}
 800c748:	200005c4 	.word	0x200005c4
 800c74c:	200005b0 	.word	0x200005b0
 800c750:	2000049c 	.word	0x2000049c
 800c754:	200005a4 	.word	0x200005a4
 800c758:	200004a0 	.word	0x200004a0

0800c75c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d10c      	bne.n	800c786 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c770:	b672      	cpsid	i
 800c772:	f383 8811 	msr	BASEPRI, r3
 800c776:	f3bf 8f6f 	isb	sy
 800c77a:	f3bf 8f4f 	dsb	sy
 800c77e:	b662      	cpsie	i
 800c780:	60fb      	str	r3, [r7, #12]
}
 800c782:	bf00      	nop
 800c784:	e7fe      	b.n	800c784 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c786:	4b07      	ldr	r3, [pc, #28]	; (800c7a4 <vTaskPlaceOnEventList+0x48>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	3318      	adds	r3, #24
 800c78c:	4619      	mov	r1, r3
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f7fe fe0e 	bl	800b3b0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c794:	2101      	movs	r1, #1
 800c796:	6838      	ldr	r0, [r7, #0]
 800c798:	f000 fba6 	bl	800cee8 <prvAddCurrentTaskToDelayedList>
}
 800c79c:	bf00      	nop
 800c79e:	3710      	adds	r7, #16
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}
 800c7a4:	2000049c 	.word	0x2000049c

0800c7a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b086      	sub	sp, #24
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	68db      	ldr	r3, [r3, #12]
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d10c      	bne.n	800c7d8 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c2:	b672      	cpsid	i
 800c7c4:	f383 8811 	msr	BASEPRI, r3
 800c7c8:	f3bf 8f6f 	isb	sy
 800c7cc:	f3bf 8f4f 	dsb	sy
 800c7d0:	b662      	cpsie	i
 800c7d2:	60fb      	str	r3, [r7, #12]
}
 800c7d4:	bf00      	nop
 800c7d6:	e7fe      	b.n	800c7d6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	3318      	adds	r3, #24
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f7fe fe20 	bl	800b422 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7e2:	4b1d      	ldr	r3, [pc, #116]	; (800c858 <xTaskRemoveFromEventList+0xb0>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d11c      	bne.n	800c824 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c7ea:	693b      	ldr	r3, [r7, #16]
 800c7ec:	3304      	adds	r3, #4
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7fe fe17 	bl	800b422 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f8:	2201      	movs	r2, #1
 800c7fa:	409a      	lsls	r2, r3
 800c7fc:	4b17      	ldr	r3, [pc, #92]	; (800c85c <xTaskRemoveFromEventList+0xb4>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4313      	orrs	r3, r2
 800c802:	4a16      	ldr	r2, [pc, #88]	; (800c85c <xTaskRemoveFromEventList+0xb4>)
 800c804:	6013      	str	r3, [r2, #0]
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c80a:	4613      	mov	r3, r2
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	4413      	add	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	4a13      	ldr	r2, [pc, #76]	; (800c860 <xTaskRemoveFromEventList+0xb8>)
 800c814:	441a      	add	r2, r3
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	3304      	adds	r3, #4
 800c81a:	4619      	mov	r1, r3
 800c81c:	4610      	mov	r0, r2
 800c81e:	f7fe fda3 	bl	800b368 <vListInsertEnd>
 800c822:	e005      	b.n	800c830 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	3318      	adds	r3, #24
 800c828:	4619      	mov	r1, r3
 800c82a:	480e      	ldr	r0, [pc, #56]	; (800c864 <xTaskRemoveFromEventList+0xbc>)
 800c82c:	f7fe fd9c 	bl	800b368 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c834:	4b0c      	ldr	r3, [pc, #48]	; (800c868 <xTaskRemoveFromEventList+0xc0>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d905      	bls.n	800c84a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c83e:	2301      	movs	r3, #1
 800c840:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c842:	4b0a      	ldr	r3, [pc, #40]	; (800c86c <xTaskRemoveFromEventList+0xc4>)
 800c844:	2201      	movs	r2, #1
 800c846:	601a      	str	r2, [r3, #0]
 800c848:	e001      	b.n	800c84e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c84a:	2300      	movs	r3, #0
 800c84c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c84e:	697b      	ldr	r3, [r7, #20]
}
 800c850:	4618      	mov	r0, r3
 800c852:	3718      	adds	r7, #24
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}
 800c858:	200005c4 	.word	0x200005c4
 800c85c:	200005a4 	.word	0x200005a4
 800c860:	200004a0 	.word	0x200004a0
 800c864:	2000055c 	.word	0x2000055c
 800c868:	2000049c 	.word	0x2000049c
 800c86c:	200005b0 	.word	0x200005b0

0800c870 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c870:	b480      	push	{r7}
 800c872:	b083      	sub	sp, #12
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c878:	4b06      	ldr	r3, [pc, #24]	; (800c894 <vTaskInternalSetTimeOutState+0x24>)
 800c87a:	681a      	ldr	r2, [r3, #0]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c880:	4b05      	ldr	r3, [pc, #20]	; (800c898 <vTaskInternalSetTimeOutState+0x28>)
 800c882:	681a      	ldr	r2, [r3, #0]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	605a      	str	r2, [r3, #4]
}
 800c888:	bf00      	nop
 800c88a:	370c      	adds	r7, #12
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr
 800c894:	200005b4 	.word	0x200005b4
 800c898:	200005a0 	.word	0x200005a0

0800c89c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b088      	sub	sp, #32
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d10c      	bne.n	800c8c6 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800c8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8b0:	b672      	cpsid	i
 800c8b2:	f383 8811 	msr	BASEPRI, r3
 800c8b6:	f3bf 8f6f 	isb	sy
 800c8ba:	f3bf 8f4f 	dsb	sy
 800c8be:	b662      	cpsie	i
 800c8c0:	613b      	str	r3, [r7, #16]
}
 800c8c2:	bf00      	nop
 800c8c4:	e7fe      	b.n	800c8c4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d10c      	bne.n	800c8e6 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800c8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d0:	b672      	cpsid	i
 800c8d2:	f383 8811 	msr	BASEPRI, r3
 800c8d6:	f3bf 8f6f 	isb	sy
 800c8da:	f3bf 8f4f 	dsb	sy
 800c8de:	b662      	cpsie	i
 800c8e0:	60fb      	str	r3, [r7, #12]
}
 800c8e2:	bf00      	nop
 800c8e4:	e7fe      	b.n	800c8e4 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800c8e6:	f000 fc71 	bl	800d1cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c8ea:	4b1d      	ldr	r3, [pc, #116]	; (800c960 <xTaskCheckForTimeOut+0xc4>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	69ba      	ldr	r2, [r7, #24]
 800c8f6:	1ad3      	subs	r3, r2, r3
 800c8f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c902:	d102      	bne.n	800c90a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c904:	2300      	movs	r3, #0
 800c906:	61fb      	str	r3, [r7, #28]
 800c908:	e023      	b.n	800c952 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	4b15      	ldr	r3, [pc, #84]	; (800c964 <xTaskCheckForTimeOut+0xc8>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	429a      	cmp	r2, r3
 800c914:	d007      	beq.n	800c926 <xTaskCheckForTimeOut+0x8a>
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	69ba      	ldr	r2, [r7, #24]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d302      	bcc.n	800c926 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c920:	2301      	movs	r3, #1
 800c922:	61fb      	str	r3, [r7, #28]
 800c924:	e015      	b.n	800c952 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	697a      	ldr	r2, [r7, #20]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d20b      	bcs.n	800c948 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	1ad2      	subs	r2, r2, r3
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f7ff ff97 	bl	800c870 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c942:	2300      	movs	r3, #0
 800c944:	61fb      	str	r3, [r7, #28]
 800c946:	e004      	b.n	800c952 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	2200      	movs	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c94e:	2301      	movs	r3, #1
 800c950:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c952:	f000 fc6f 	bl	800d234 <vPortExitCritical>

	return xReturn;
 800c956:	69fb      	ldr	r3, [r7, #28]
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3720      	adds	r7, #32
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	200005a0 	.word	0x200005a0
 800c964:	200005b4 	.word	0x200005b4

0800c968 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c968:	b480      	push	{r7}
 800c96a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c96c:	4b03      	ldr	r3, [pc, #12]	; (800c97c <vTaskMissedYield+0x14>)
 800c96e:	2201      	movs	r2, #1
 800c970:	601a      	str	r2, [r3, #0]
}
 800c972:	bf00      	nop
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr
 800c97c:	200005b0 	.word	0x200005b0

0800c980 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b082      	sub	sp, #8
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c988:	f000 f854 	bl	800ca34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c98c:	4b07      	ldr	r3, [pc, #28]	; (800c9ac <prvIdleTask+0x2c>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d907      	bls.n	800c9a4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800c994:	4b06      	ldr	r3, [pc, #24]	; (800c9b0 <prvIdleTask+0x30>)
 800c996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c99a:	601a      	str	r2, [r3, #0]
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800c9a4:	f7f3 fdb0 	bl	8000508 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800c9a8:	e7ee      	b.n	800c988 <prvIdleTask+0x8>
 800c9aa:	bf00      	nop
 800c9ac:	200004a0 	.word	0x200004a0
 800c9b0:	e000ed04 	.word	0xe000ed04

0800c9b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	607b      	str	r3, [r7, #4]
 800c9be:	e00c      	b.n	800c9da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	4613      	mov	r3, r2
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4413      	add	r3, r2
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	4a12      	ldr	r2, [pc, #72]	; (800ca14 <prvInitialiseTaskLists+0x60>)
 800c9cc:	4413      	add	r3, r2
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	f7fe fc9d 	bl	800b30e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	607b      	str	r3, [r7, #4]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2b06      	cmp	r3, #6
 800c9de:	d9ef      	bls.n	800c9c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9e0:	480d      	ldr	r0, [pc, #52]	; (800ca18 <prvInitialiseTaskLists+0x64>)
 800c9e2:	f7fe fc94 	bl	800b30e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9e6:	480d      	ldr	r0, [pc, #52]	; (800ca1c <prvInitialiseTaskLists+0x68>)
 800c9e8:	f7fe fc91 	bl	800b30e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c9ec:	480c      	ldr	r0, [pc, #48]	; (800ca20 <prvInitialiseTaskLists+0x6c>)
 800c9ee:	f7fe fc8e 	bl	800b30e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c9f2:	480c      	ldr	r0, [pc, #48]	; (800ca24 <prvInitialiseTaskLists+0x70>)
 800c9f4:	f7fe fc8b 	bl	800b30e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c9f8:	480b      	ldr	r0, [pc, #44]	; (800ca28 <prvInitialiseTaskLists+0x74>)
 800c9fa:	f7fe fc88 	bl	800b30e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c9fe:	4b0b      	ldr	r3, [pc, #44]	; (800ca2c <prvInitialiseTaskLists+0x78>)
 800ca00:	4a05      	ldr	r2, [pc, #20]	; (800ca18 <prvInitialiseTaskLists+0x64>)
 800ca02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ca04:	4b0a      	ldr	r3, [pc, #40]	; (800ca30 <prvInitialiseTaskLists+0x7c>)
 800ca06:	4a05      	ldr	r2, [pc, #20]	; (800ca1c <prvInitialiseTaskLists+0x68>)
 800ca08:	601a      	str	r2, [r3, #0]
}
 800ca0a:	bf00      	nop
 800ca0c:	3708      	adds	r7, #8
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop
 800ca14:	200004a0 	.word	0x200004a0
 800ca18:	2000052c 	.word	0x2000052c
 800ca1c:	20000540 	.word	0x20000540
 800ca20:	2000055c 	.word	0x2000055c
 800ca24:	20000570 	.word	0x20000570
 800ca28:	20000588 	.word	0x20000588
 800ca2c:	20000554 	.word	0x20000554
 800ca30:	20000558 	.word	0x20000558

0800ca34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b082      	sub	sp, #8
 800ca38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca3a:	e019      	b.n	800ca70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca3c:	f000 fbc6 	bl	800d1cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca40:	4b10      	ldr	r3, [pc, #64]	; (800ca84 <prvCheckTasksWaitingTermination+0x50>)
 800ca42:	68db      	ldr	r3, [r3, #12]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	3304      	adds	r3, #4
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f7fe fce8 	bl	800b422 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca52:	4b0d      	ldr	r3, [pc, #52]	; (800ca88 <prvCheckTasksWaitingTermination+0x54>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	3b01      	subs	r3, #1
 800ca58:	4a0b      	ldr	r2, [pc, #44]	; (800ca88 <prvCheckTasksWaitingTermination+0x54>)
 800ca5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca5c:	4b0b      	ldr	r3, [pc, #44]	; (800ca8c <prvCheckTasksWaitingTermination+0x58>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	3b01      	subs	r3, #1
 800ca62:	4a0a      	ldr	r2, [pc, #40]	; (800ca8c <prvCheckTasksWaitingTermination+0x58>)
 800ca64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca66:	f000 fbe5 	bl	800d234 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 f810 	bl	800ca90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca70:	4b06      	ldr	r3, [pc, #24]	; (800ca8c <prvCheckTasksWaitingTermination+0x58>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d1e1      	bne.n	800ca3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca78:	bf00      	nop
 800ca7a:	bf00      	nop
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	20000570 	.word	0x20000570
 800ca88:	2000059c 	.word	0x2000059c
 800ca8c:	20000584 	.word	0x20000584

0800ca90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d108      	bne.n	800cab4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa6:	4618      	mov	r0, r3
 800caa8:	f000 fd48 	bl	800d53c <vPortFree>
				vPortFree( pxTCB );
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f000 fd45 	bl	800d53c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cab2:	e01a      	b.n	800caea <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800caba:	2b01      	cmp	r3, #1
 800cabc:	d103      	bne.n	800cac6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f000 fd3c 	bl	800d53c <vPortFree>
	}
 800cac4:	e011      	b.n	800caea <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800cacc:	2b02      	cmp	r3, #2
 800cace:	d00c      	beq.n	800caea <prvDeleteTCB+0x5a>
	__asm volatile
 800cad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad4:	b672      	cpsid	i
 800cad6:	f383 8811 	msr	BASEPRI, r3
 800cada:	f3bf 8f6f 	isb	sy
 800cade:	f3bf 8f4f 	dsb	sy
 800cae2:	b662      	cpsie	i
 800cae4:	60fb      	str	r3, [r7, #12]
}
 800cae6:	bf00      	nop
 800cae8:	e7fe      	b.n	800cae8 <prvDeleteTCB+0x58>
	}
 800caea:	bf00      	nop
 800caec:	3710      	adds	r7, #16
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}
	...

0800caf4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cafa:	4b0c      	ldr	r3, [pc, #48]	; (800cb2c <prvResetNextTaskUnblockTime+0x38>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d104      	bne.n	800cb0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb04:	4b0a      	ldr	r3, [pc, #40]	; (800cb30 <prvResetNextTaskUnblockTime+0x3c>)
 800cb06:	f04f 32ff 	mov.w	r2, #4294967295
 800cb0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb0c:	e008      	b.n	800cb20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb0e:	4b07      	ldr	r3, [pc, #28]	; (800cb2c <prvResetNextTaskUnblockTime+0x38>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	68db      	ldr	r3, [r3, #12]
 800cb16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	4a04      	ldr	r2, [pc, #16]	; (800cb30 <prvResetNextTaskUnblockTime+0x3c>)
 800cb1e:	6013      	str	r3, [r2, #0]
}
 800cb20:	bf00      	nop
 800cb22:	370c      	adds	r7, #12
 800cb24:	46bd      	mov	sp, r7
 800cb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2a:	4770      	bx	lr
 800cb2c:	20000554 	.word	0x20000554
 800cb30:	200005bc 	.word	0x200005bc

0800cb34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cb3a:	4b0b      	ldr	r3, [pc, #44]	; (800cb68 <xTaskGetSchedulerState+0x34>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d102      	bne.n	800cb48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cb42:	2301      	movs	r3, #1
 800cb44:	607b      	str	r3, [r7, #4]
 800cb46:	e008      	b.n	800cb5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb48:	4b08      	ldr	r3, [pc, #32]	; (800cb6c <xTaskGetSchedulerState+0x38>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d102      	bne.n	800cb56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cb50:	2302      	movs	r3, #2
 800cb52:	607b      	str	r3, [r7, #4]
 800cb54:	e001      	b.n	800cb5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cb56:	2300      	movs	r3, #0
 800cb58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cb5a:	687b      	ldr	r3, [r7, #4]
	}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	370c      	adds	r7, #12
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr
 800cb68:	200005a8 	.word	0x200005a8
 800cb6c:	200005c4 	.word	0x200005c4

0800cb70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d069      	beq.n	800cc5a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb8a:	4b36      	ldr	r3, [pc, #216]	; (800cc64 <xTaskPriorityInherit+0xf4>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb90:	429a      	cmp	r2, r3
 800cb92:	d259      	bcs.n	800cc48 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cb94:	68bb      	ldr	r3, [r7, #8]
 800cb96:	699b      	ldr	r3, [r3, #24]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	db06      	blt.n	800cbaa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb9c:	4b31      	ldr	r3, [pc, #196]	; (800cc64 <xTaskPriorityInherit+0xf4>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cba2:	f1c3 0207 	rsb	r2, r3, #7
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	6959      	ldr	r1, [r3, #20]
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	4413      	add	r3, r2
 800cbb8:	009b      	lsls	r3, r3, #2
 800cbba:	4a2b      	ldr	r2, [pc, #172]	; (800cc68 <xTaskPriorityInherit+0xf8>)
 800cbbc:	4413      	add	r3, r2
 800cbbe:	4299      	cmp	r1, r3
 800cbc0:	d13a      	bne.n	800cc38 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	3304      	adds	r3, #4
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f7fe fc2b 	bl	800b422 <uxListRemove>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d115      	bne.n	800cbfe <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbd6:	4924      	ldr	r1, [pc, #144]	; (800cc68 <xTaskPriorityInherit+0xf8>)
 800cbd8:	4613      	mov	r3, r2
 800cbda:	009b      	lsls	r3, r3, #2
 800cbdc:	4413      	add	r3, r2
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	440b      	add	r3, r1
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d10a      	bne.n	800cbfe <xTaskPriorityInherit+0x8e>
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbec:	2201      	movs	r2, #1
 800cbee:	fa02 f303 	lsl.w	r3, r2, r3
 800cbf2:	43da      	mvns	r2, r3
 800cbf4:	4b1d      	ldr	r3, [pc, #116]	; (800cc6c <xTaskPriorityInherit+0xfc>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	4a1c      	ldr	r2, [pc, #112]	; (800cc6c <xTaskPriorityInherit+0xfc>)
 800cbfc:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cbfe:	4b19      	ldr	r3, [pc, #100]	; (800cc64 <xTaskPriorityInherit+0xf4>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0c:	2201      	movs	r2, #1
 800cc0e:	409a      	lsls	r2, r3
 800cc10:	4b16      	ldr	r3, [pc, #88]	; (800cc6c <xTaskPriorityInherit+0xfc>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4313      	orrs	r3, r2
 800cc16:	4a15      	ldr	r2, [pc, #84]	; (800cc6c <xTaskPriorityInherit+0xfc>)
 800cc18:	6013      	str	r3, [r2, #0]
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc1e:	4613      	mov	r3, r2
 800cc20:	009b      	lsls	r3, r3, #2
 800cc22:	4413      	add	r3, r2
 800cc24:	009b      	lsls	r3, r3, #2
 800cc26:	4a10      	ldr	r2, [pc, #64]	; (800cc68 <xTaskPriorityInherit+0xf8>)
 800cc28:	441a      	add	r2, r3
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	3304      	adds	r3, #4
 800cc2e:	4619      	mov	r1, r3
 800cc30:	4610      	mov	r0, r2
 800cc32:	f7fe fb99 	bl	800b368 <vListInsertEnd>
 800cc36:	e004      	b.n	800cc42 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cc38:	4b0a      	ldr	r3, [pc, #40]	; (800cc64 <xTaskPriorityInherit+0xf4>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cc42:	2301      	movs	r3, #1
 800cc44:	60fb      	str	r3, [r7, #12]
 800cc46:	e008      	b.n	800cc5a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc4c:	4b05      	ldr	r3, [pc, #20]	; (800cc64 <xTaskPriorityInherit+0xf4>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d201      	bcs.n	800cc5a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cc56:	2301      	movs	r3, #1
 800cc58:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
	}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3710      	adds	r7, #16
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	2000049c 	.word	0x2000049c
 800cc68:	200004a0 	.word	0x200004a0
 800cc6c:	200005a4 	.word	0x200005a4

0800cc70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b086      	sub	sp, #24
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d072      	beq.n	800cd6c <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cc86:	4b3c      	ldr	r3, [pc, #240]	; (800cd78 <xTaskPriorityDisinherit+0x108>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	693a      	ldr	r2, [r7, #16]
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d00c      	beq.n	800ccaa <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800cc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc94:	b672      	cpsid	i
 800cc96:	f383 8811 	msr	BASEPRI, r3
 800cc9a:	f3bf 8f6f 	isb	sy
 800cc9e:	f3bf 8f4f 	dsb	sy
 800cca2:	b662      	cpsie	i
 800cca4:	60fb      	str	r3, [r7, #12]
}
 800cca6:	bf00      	nop
 800cca8:	e7fe      	b.n	800cca8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ccaa:	693b      	ldr	r3, [r7, #16]
 800ccac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d10c      	bne.n	800cccc <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ccb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccb6:	b672      	cpsid	i
 800ccb8:	f383 8811 	msr	BASEPRI, r3
 800ccbc:	f3bf 8f6f 	isb	sy
 800ccc0:	f3bf 8f4f 	dsb	sy
 800ccc4:	b662      	cpsie	i
 800ccc6:	60bb      	str	r3, [r7, #8]
}
 800ccc8:	bf00      	nop
 800ccca:	e7fe      	b.n	800ccca <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccd0:	1e5a      	subs	r2, r3, #1
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d044      	beq.n	800cd6c <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d140      	bne.n	800cd6c <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	3304      	adds	r3, #4
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f7fe fb97 	bl	800b422 <uxListRemove>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d115      	bne.n	800cd26 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccfe:	491f      	ldr	r1, [pc, #124]	; (800cd7c <xTaskPriorityDisinherit+0x10c>)
 800cd00:	4613      	mov	r3, r2
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	4413      	add	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	440b      	add	r3, r1
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d10a      	bne.n	800cd26 <xTaskPriorityDisinherit+0xb6>
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd14:	2201      	movs	r2, #1
 800cd16:	fa02 f303 	lsl.w	r3, r2, r3
 800cd1a:	43da      	mvns	r2, r3
 800cd1c:	4b18      	ldr	r3, [pc, #96]	; (800cd80 <xTaskPriorityDisinherit+0x110>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	4013      	ands	r3, r2
 800cd22:	4a17      	ldr	r2, [pc, #92]	; (800cd80 <xTaskPriorityDisinherit+0x110>)
 800cd24:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd2e:	693b      	ldr	r3, [r7, #16]
 800cd30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd32:	f1c3 0207 	rsb	r2, r3, #7
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd3e:	2201      	movs	r2, #1
 800cd40:	409a      	lsls	r2, r3
 800cd42:	4b0f      	ldr	r3, [pc, #60]	; (800cd80 <xTaskPriorityDisinherit+0x110>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	4a0d      	ldr	r2, [pc, #52]	; (800cd80 <xTaskPriorityDisinherit+0x110>)
 800cd4a:	6013      	str	r3, [r2, #0]
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd50:	4613      	mov	r3, r2
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	4413      	add	r3, r2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	4a08      	ldr	r2, [pc, #32]	; (800cd7c <xTaskPriorityDisinherit+0x10c>)
 800cd5a:	441a      	add	r2, r3
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	3304      	adds	r3, #4
 800cd60:	4619      	mov	r1, r3
 800cd62:	4610      	mov	r0, r2
 800cd64:	f7fe fb00 	bl	800b368 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cd68:	2301      	movs	r3, #1
 800cd6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cd6c:	697b      	ldr	r3, [r7, #20]
	}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3718      	adds	r7, #24
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	2000049c 	.word	0x2000049c
 800cd7c:	200004a0 	.word	0x200004a0
 800cd80:	200005a4 	.word	0x200005a4

0800cd84 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b088      	sub	sp, #32
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cd92:	2301      	movs	r3, #1
 800cd94:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	f000 8087 	beq.w	800ceac <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cd9e:	69bb      	ldr	r3, [r7, #24]
 800cda0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10c      	bne.n	800cdc0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800cda6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdaa:	b672      	cpsid	i
 800cdac:	f383 8811 	msr	BASEPRI, r3
 800cdb0:	f3bf 8f6f 	isb	sy
 800cdb4:	f3bf 8f4f 	dsb	sy
 800cdb8:	b662      	cpsie	i
 800cdba:	60fb      	str	r3, [r7, #12]
}
 800cdbc:	bf00      	nop
 800cdbe:	e7fe      	b.n	800cdbe <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cdc0:	69bb      	ldr	r3, [r7, #24]
 800cdc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdc4:	683a      	ldr	r2, [r7, #0]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d902      	bls.n	800cdd0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	61fb      	str	r3, [r7, #28]
 800cdce:	e002      	b.n	800cdd6 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cdd0:	69bb      	ldr	r3, [r7, #24]
 800cdd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdd4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cdd6:	69bb      	ldr	r3, [r7, #24]
 800cdd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdda:	69fa      	ldr	r2, [r7, #28]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d065      	beq.n	800ceac <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cde0:	69bb      	ldr	r3, [r7, #24]
 800cde2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cde4:	697a      	ldr	r2, [r7, #20]
 800cde6:	429a      	cmp	r2, r3
 800cde8:	d160      	bne.n	800ceac <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cdea:	4b32      	ldr	r3, [pc, #200]	; (800ceb4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	69ba      	ldr	r2, [r7, #24]
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	d10c      	bne.n	800ce0e <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800cdf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf8:	b672      	cpsid	i
 800cdfa:	f383 8811 	msr	BASEPRI, r3
 800cdfe:	f3bf 8f6f 	isb	sy
 800ce02:	f3bf 8f4f 	dsb	sy
 800ce06:	b662      	cpsie	i
 800ce08:	60bb      	str	r3, [r7, #8]
}
 800ce0a:	bf00      	nop
 800ce0c:	e7fe      	b.n	800ce0c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ce0e:	69bb      	ldr	r3, [r7, #24]
 800ce10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce12:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ce14:	69bb      	ldr	r3, [r7, #24]
 800ce16:	69fa      	ldr	r2, [r7, #28]
 800ce18:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ce1a:	69bb      	ldr	r3, [r7, #24]
 800ce1c:	699b      	ldr	r3, [r3, #24]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	db04      	blt.n	800ce2c <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce22:	69fb      	ldr	r3, [r7, #28]
 800ce24:	f1c3 0207 	rsb	r2, r3, #7
 800ce28:	69bb      	ldr	r3, [r7, #24]
 800ce2a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ce2c:	69bb      	ldr	r3, [r7, #24]
 800ce2e:	6959      	ldr	r1, [r3, #20]
 800ce30:	693a      	ldr	r2, [r7, #16]
 800ce32:	4613      	mov	r3, r2
 800ce34:	009b      	lsls	r3, r3, #2
 800ce36:	4413      	add	r3, r2
 800ce38:	009b      	lsls	r3, r3, #2
 800ce3a:	4a1f      	ldr	r2, [pc, #124]	; (800ceb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800ce3c:	4413      	add	r3, r2
 800ce3e:	4299      	cmp	r1, r3
 800ce40:	d134      	bne.n	800ceac <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce42:	69bb      	ldr	r3, [r7, #24]
 800ce44:	3304      	adds	r3, #4
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7fe faeb 	bl	800b422 <uxListRemove>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d115      	bne.n	800ce7e <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce56:	4918      	ldr	r1, [pc, #96]	; (800ceb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800ce58:	4613      	mov	r3, r2
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	4413      	add	r3, r2
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	440b      	add	r3, r1
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d10a      	bne.n	800ce7e <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800ce68:	69bb      	ldr	r3, [r7, #24]
 800ce6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce72:	43da      	mvns	r2, r3
 800ce74:	4b11      	ldr	r3, [pc, #68]	; (800cebc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	4013      	ands	r3, r2
 800ce7a:	4a10      	ldr	r2, [pc, #64]	; (800cebc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce7c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce82:	2201      	movs	r2, #1
 800ce84:	409a      	lsls	r2, r3
 800ce86:	4b0d      	ldr	r3, [pc, #52]	; (800cebc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	4a0b      	ldr	r2, [pc, #44]	; (800cebc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce8e:	6013      	str	r3, [r2, #0]
 800ce90:	69bb      	ldr	r3, [r7, #24]
 800ce92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce94:	4613      	mov	r3, r2
 800ce96:	009b      	lsls	r3, r3, #2
 800ce98:	4413      	add	r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	4a06      	ldr	r2, [pc, #24]	; (800ceb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800ce9e:	441a      	add	r2, r3
 800cea0:	69bb      	ldr	r3, [r7, #24]
 800cea2:	3304      	adds	r3, #4
 800cea4:	4619      	mov	r1, r3
 800cea6:	4610      	mov	r0, r2
 800cea8:	f7fe fa5e 	bl	800b368 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ceac:	bf00      	nop
 800ceae:	3720      	adds	r7, #32
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}
 800ceb4:	2000049c 	.word	0x2000049c
 800ceb8:	200004a0 	.word	0x200004a0
 800cebc:	200005a4 	.word	0x200005a4

0800cec0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cec0:	b480      	push	{r7}
 800cec2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cec4:	4b07      	ldr	r3, [pc, #28]	; (800cee4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d004      	beq.n	800ced6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cecc:	4b05      	ldr	r3, [pc, #20]	; (800cee4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ced2:	3201      	adds	r2, #1
 800ced4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800ced6:	4b03      	ldr	r3, [pc, #12]	; (800cee4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ced8:	681b      	ldr	r3, [r3, #0]
	}
 800ceda:	4618      	mov	r0, r3
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr
 800cee4:	2000049c 	.word	0x2000049c

0800cee8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b084      	sub	sp, #16
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
 800cef0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cef2:	4b29      	ldr	r3, [pc, #164]	; (800cf98 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cef8:	4b28      	ldr	r3, [pc, #160]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	3304      	adds	r3, #4
 800cefe:	4618      	mov	r0, r3
 800cf00:	f7fe fa8f 	bl	800b422 <uxListRemove>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d10b      	bne.n	800cf22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cf0a:	4b24      	ldr	r3, [pc, #144]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf10:	2201      	movs	r2, #1
 800cf12:	fa02 f303 	lsl.w	r3, r2, r3
 800cf16:	43da      	mvns	r2, r3
 800cf18:	4b21      	ldr	r3, [pc, #132]	; (800cfa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4013      	ands	r3, r2
 800cf1e:	4a20      	ldr	r2, [pc, #128]	; (800cfa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cf20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf28:	d10a      	bne.n	800cf40 <prvAddCurrentTaskToDelayedList+0x58>
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d007      	beq.n	800cf40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf30:	4b1a      	ldr	r3, [pc, #104]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	3304      	adds	r3, #4
 800cf36:	4619      	mov	r1, r3
 800cf38:	481a      	ldr	r0, [pc, #104]	; (800cfa4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cf3a:	f7fe fa15 	bl	800b368 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cf3e:	e026      	b.n	800cf8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cf40:	68fa      	ldr	r2, [r7, #12]
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	4413      	add	r3, r2
 800cf46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cf48:	4b14      	ldr	r3, [pc, #80]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68ba      	ldr	r2, [r7, #8]
 800cf4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cf50:	68ba      	ldr	r2, [r7, #8]
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d209      	bcs.n	800cf6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf58:	4b13      	ldr	r3, [pc, #76]	; (800cfa8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cf5a:	681a      	ldr	r2, [r3, #0]
 800cf5c:	4b0f      	ldr	r3, [pc, #60]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	3304      	adds	r3, #4
 800cf62:	4619      	mov	r1, r3
 800cf64:	4610      	mov	r0, r2
 800cf66:	f7fe fa23 	bl	800b3b0 <vListInsert>
}
 800cf6a:	e010      	b.n	800cf8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf6c:	4b0f      	ldr	r3, [pc, #60]	; (800cfac <prvAddCurrentTaskToDelayedList+0xc4>)
 800cf6e:	681a      	ldr	r2, [r3, #0]
 800cf70:	4b0a      	ldr	r3, [pc, #40]	; (800cf9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	3304      	adds	r3, #4
 800cf76:	4619      	mov	r1, r3
 800cf78:	4610      	mov	r0, r2
 800cf7a:	f7fe fa19 	bl	800b3b0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf7e:	4b0c      	ldr	r3, [pc, #48]	; (800cfb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68ba      	ldr	r2, [r7, #8]
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d202      	bcs.n	800cf8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cf88:	4a09      	ldr	r2, [pc, #36]	; (800cfb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	6013      	str	r3, [r2, #0]
}
 800cf8e:	bf00      	nop
 800cf90:	3710      	adds	r7, #16
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	200005a0 	.word	0x200005a0
 800cf9c:	2000049c 	.word	0x2000049c
 800cfa0:	200005a4 	.word	0x200005a4
 800cfa4:	20000588 	.word	0x20000588
 800cfa8:	20000558 	.word	0x20000558
 800cfac:	20000554 	.word	0x20000554
 800cfb0:	200005bc 	.word	0x200005bc

0800cfb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b085      	sub	sp, #20
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	60f8      	str	r0, [r7, #12]
 800cfbc:	60b9      	str	r1, [r7, #8]
 800cfbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	3b04      	subs	r3, #4
 800cfc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cfcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	3b04      	subs	r3, #4
 800cfd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	f023 0201 	bic.w	r2, r3, #1
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3b04      	subs	r3, #4
 800cfe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cfe4:	4a0c      	ldr	r2, [pc, #48]	; (800d018 <pxPortInitialiseStack+0x64>)
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	3b14      	subs	r3, #20
 800cfee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cff0:	687a      	ldr	r2, [r7, #4]
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	3b04      	subs	r3, #4
 800cffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	f06f 0202 	mvn.w	r2, #2
 800d002:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	3b20      	subs	r3, #32
 800d008:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d00a:	68fb      	ldr	r3, [r7, #12]
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	3714      	adds	r7, #20
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr
 800d018:	0800d01d 	.word	0x0800d01d

0800d01c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d01c:	b480      	push	{r7}
 800d01e:	b085      	sub	sp, #20
 800d020:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d022:	2300      	movs	r3, #0
 800d024:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d026:	4b14      	ldr	r3, [pc, #80]	; (800d078 <prvTaskExitError+0x5c>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d02e:	d00c      	beq.n	800d04a <prvTaskExitError+0x2e>
	__asm volatile
 800d030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d034:	b672      	cpsid	i
 800d036:	f383 8811 	msr	BASEPRI, r3
 800d03a:	f3bf 8f6f 	isb	sy
 800d03e:	f3bf 8f4f 	dsb	sy
 800d042:	b662      	cpsie	i
 800d044:	60fb      	str	r3, [r7, #12]
}
 800d046:	bf00      	nop
 800d048:	e7fe      	b.n	800d048 <prvTaskExitError+0x2c>
	__asm volatile
 800d04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d04e:	b672      	cpsid	i
 800d050:	f383 8811 	msr	BASEPRI, r3
 800d054:	f3bf 8f6f 	isb	sy
 800d058:	f3bf 8f4f 	dsb	sy
 800d05c:	b662      	cpsie	i
 800d05e:	60bb      	str	r3, [r7, #8]
}
 800d060:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d062:	bf00      	nop
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d0fc      	beq.n	800d064 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d06a:	bf00      	nop
 800d06c:	bf00      	nop
 800d06e:	3714      	adds	r7, #20
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr
 800d078:	20000054 	.word	0x20000054
 800d07c:	00000000 	.word	0x00000000

0800d080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d080:	4b07      	ldr	r3, [pc, #28]	; (800d0a0 <pxCurrentTCBConst2>)
 800d082:	6819      	ldr	r1, [r3, #0]
 800d084:	6808      	ldr	r0, [r1, #0]
 800d086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d08a:	f380 8809 	msr	PSP, r0
 800d08e:	f3bf 8f6f 	isb	sy
 800d092:	f04f 0000 	mov.w	r0, #0
 800d096:	f380 8811 	msr	BASEPRI, r0
 800d09a:	4770      	bx	lr
 800d09c:	f3af 8000 	nop.w

0800d0a0 <pxCurrentTCBConst2>:
 800d0a0:	2000049c 	.word	0x2000049c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d0a4:	bf00      	nop
 800d0a6:	bf00      	nop

0800d0a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d0a8:	4808      	ldr	r0, [pc, #32]	; (800d0cc <prvPortStartFirstTask+0x24>)
 800d0aa:	6800      	ldr	r0, [r0, #0]
 800d0ac:	6800      	ldr	r0, [r0, #0]
 800d0ae:	f380 8808 	msr	MSP, r0
 800d0b2:	f04f 0000 	mov.w	r0, #0
 800d0b6:	f380 8814 	msr	CONTROL, r0
 800d0ba:	b662      	cpsie	i
 800d0bc:	b661      	cpsie	f
 800d0be:	f3bf 8f4f 	dsb	sy
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	df00      	svc	0
 800d0c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d0ca:	bf00      	nop
 800d0cc:	e000ed08 	.word	0xe000ed08

0800d0d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b084      	sub	sp, #16
 800d0d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d0d6:	4b37      	ldr	r3, [pc, #220]	; (800d1b4 <xPortStartScheduler+0xe4>)
 800d0d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	781b      	ldrb	r3, [r3, #0]
 800d0de:	b2db      	uxtb	r3, r3
 800d0e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	22ff      	movs	r2, #255	; 0xff
 800d0e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	b2db      	uxtb	r3, r3
 800d0ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d0f0:	78fb      	ldrb	r3, [r7, #3]
 800d0f2:	b2db      	uxtb	r3, r3
 800d0f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d0f8:	b2da      	uxtb	r2, r3
 800d0fa:	4b2f      	ldr	r3, [pc, #188]	; (800d1b8 <xPortStartScheduler+0xe8>)
 800d0fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d0fe:	4b2f      	ldr	r3, [pc, #188]	; (800d1bc <xPortStartScheduler+0xec>)
 800d100:	2207      	movs	r2, #7
 800d102:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d104:	e009      	b.n	800d11a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d106:	4b2d      	ldr	r3, [pc, #180]	; (800d1bc <xPortStartScheduler+0xec>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	3b01      	subs	r3, #1
 800d10c:	4a2b      	ldr	r2, [pc, #172]	; (800d1bc <xPortStartScheduler+0xec>)
 800d10e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d110:	78fb      	ldrb	r3, [r7, #3]
 800d112:	b2db      	uxtb	r3, r3
 800d114:	005b      	lsls	r3, r3, #1
 800d116:	b2db      	uxtb	r3, r3
 800d118:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d11a:	78fb      	ldrb	r3, [r7, #3]
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d122:	2b80      	cmp	r3, #128	; 0x80
 800d124:	d0ef      	beq.n	800d106 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d126:	4b25      	ldr	r3, [pc, #148]	; (800d1bc <xPortStartScheduler+0xec>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f1c3 0307 	rsb	r3, r3, #7
 800d12e:	2b04      	cmp	r3, #4
 800d130:	d00c      	beq.n	800d14c <xPortStartScheduler+0x7c>
	__asm volatile
 800d132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d136:	b672      	cpsid	i
 800d138:	f383 8811 	msr	BASEPRI, r3
 800d13c:	f3bf 8f6f 	isb	sy
 800d140:	f3bf 8f4f 	dsb	sy
 800d144:	b662      	cpsie	i
 800d146:	60bb      	str	r3, [r7, #8]
}
 800d148:	bf00      	nop
 800d14a:	e7fe      	b.n	800d14a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d14c:	4b1b      	ldr	r3, [pc, #108]	; (800d1bc <xPortStartScheduler+0xec>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	021b      	lsls	r3, r3, #8
 800d152:	4a1a      	ldr	r2, [pc, #104]	; (800d1bc <xPortStartScheduler+0xec>)
 800d154:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d156:	4b19      	ldr	r3, [pc, #100]	; (800d1bc <xPortStartScheduler+0xec>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d15e:	4a17      	ldr	r2, [pc, #92]	; (800d1bc <xPortStartScheduler+0xec>)
 800d160:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	b2da      	uxtb	r2, r3
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d16a:	4b15      	ldr	r3, [pc, #84]	; (800d1c0 <xPortStartScheduler+0xf0>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	4a14      	ldr	r2, [pc, #80]	; (800d1c0 <xPortStartScheduler+0xf0>)
 800d170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d174:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d176:	4b12      	ldr	r3, [pc, #72]	; (800d1c0 <xPortStartScheduler+0xf0>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	4a11      	ldr	r2, [pc, #68]	; (800d1c0 <xPortStartScheduler+0xf0>)
 800d17c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d180:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d182:	f000 f8dd 	bl	800d340 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d186:	4b0f      	ldr	r3, [pc, #60]	; (800d1c4 <xPortStartScheduler+0xf4>)
 800d188:	2200      	movs	r2, #0
 800d18a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d18c:	f000 f8fc 	bl	800d388 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d190:	4b0d      	ldr	r3, [pc, #52]	; (800d1c8 <xPortStartScheduler+0xf8>)
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	4a0c      	ldr	r2, [pc, #48]	; (800d1c8 <xPortStartScheduler+0xf8>)
 800d196:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d19a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d19c:	f7ff ff84 	bl	800d0a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d1a0:	f7ff fa5a 	bl	800c658 <vTaskSwitchContext>
	prvTaskExitError();
 800d1a4:	f7ff ff3a 	bl	800d01c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d1a8:	2300      	movs	r3, #0
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3710      	adds	r7, #16
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}
 800d1b2:	bf00      	nop
 800d1b4:	e000e400 	.word	0xe000e400
 800d1b8:	200005c8 	.word	0x200005c8
 800d1bc:	200005cc 	.word	0x200005cc
 800d1c0:	e000ed20 	.word	0xe000ed20
 800d1c4:	20000054 	.word	0x20000054
 800d1c8:	e000ef34 	.word	0xe000ef34

0800d1cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
	__asm volatile
 800d1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d6:	b672      	cpsid	i
 800d1d8:	f383 8811 	msr	BASEPRI, r3
 800d1dc:	f3bf 8f6f 	isb	sy
 800d1e0:	f3bf 8f4f 	dsb	sy
 800d1e4:	b662      	cpsie	i
 800d1e6:	607b      	str	r3, [r7, #4]
}
 800d1e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d1ea:	4b10      	ldr	r3, [pc, #64]	; (800d22c <vPortEnterCritical+0x60>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	3301      	adds	r3, #1
 800d1f0:	4a0e      	ldr	r2, [pc, #56]	; (800d22c <vPortEnterCritical+0x60>)
 800d1f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d1f4:	4b0d      	ldr	r3, [pc, #52]	; (800d22c <vPortEnterCritical+0x60>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d111      	bne.n	800d220 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d1fc:	4b0c      	ldr	r3, [pc, #48]	; (800d230 <vPortEnterCritical+0x64>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	b2db      	uxtb	r3, r3
 800d202:	2b00      	cmp	r3, #0
 800d204:	d00c      	beq.n	800d220 <vPortEnterCritical+0x54>
	__asm volatile
 800d206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d20a:	b672      	cpsid	i
 800d20c:	f383 8811 	msr	BASEPRI, r3
 800d210:	f3bf 8f6f 	isb	sy
 800d214:	f3bf 8f4f 	dsb	sy
 800d218:	b662      	cpsie	i
 800d21a:	603b      	str	r3, [r7, #0]
}
 800d21c:	bf00      	nop
 800d21e:	e7fe      	b.n	800d21e <vPortEnterCritical+0x52>
	}
}
 800d220:	bf00      	nop
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr
 800d22c:	20000054 	.word	0x20000054
 800d230:	e000ed04 	.word	0xe000ed04

0800d234 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d234:	b480      	push	{r7}
 800d236:	b083      	sub	sp, #12
 800d238:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d23a:	4b13      	ldr	r3, [pc, #76]	; (800d288 <vPortExitCritical+0x54>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d10c      	bne.n	800d25c <vPortExitCritical+0x28>
	__asm volatile
 800d242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d246:	b672      	cpsid	i
 800d248:	f383 8811 	msr	BASEPRI, r3
 800d24c:	f3bf 8f6f 	isb	sy
 800d250:	f3bf 8f4f 	dsb	sy
 800d254:	b662      	cpsie	i
 800d256:	607b      	str	r3, [r7, #4]
}
 800d258:	bf00      	nop
 800d25a:	e7fe      	b.n	800d25a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d25c:	4b0a      	ldr	r3, [pc, #40]	; (800d288 <vPortExitCritical+0x54>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	3b01      	subs	r3, #1
 800d262:	4a09      	ldr	r2, [pc, #36]	; (800d288 <vPortExitCritical+0x54>)
 800d264:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d266:	4b08      	ldr	r3, [pc, #32]	; (800d288 <vPortExitCritical+0x54>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d105      	bne.n	800d27a <vPortExitCritical+0x46>
 800d26e:	2300      	movs	r3, #0
 800d270:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d278:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d27a:	bf00      	nop
 800d27c:	370c      	adds	r7, #12
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr
 800d286:	bf00      	nop
 800d288:	20000054 	.word	0x20000054
 800d28c:	00000000 	.word	0x00000000

0800d290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d290:	f3ef 8009 	mrs	r0, PSP
 800d294:	f3bf 8f6f 	isb	sy
 800d298:	4b15      	ldr	r3, [pc, #84]	; (800d2f0 <pxCurrentTCBConst>)
 800d29a:	681a      	ldr	r2, [r3, #0]
 800d29c:	f01e 0f10 	tst.w	lr, #16
 800d2a0:	bf08      	it	eq
 800d2a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d2a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2aa:	6010      	str	r0, [r2, #0]
 800d2ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d2b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d2b4:	b672      	cpsid	i
 800d2b6:	f380 8811 	msr	BASEPRI, r0
 800d2ba:	f3bf 8f4f 	dsb	sy
 800d2be:	f3bf 8f6f 	isb	sy
 800d2c2:	b662      	cpsie	i
 800d2c4:	f7ff f9c8 	bl	800c658 <vTaskSwitchContext>
 800d2c8:	f04f 0000 	mov.w	r0, #0
 800d2cc:	f380 8811 	msr	BASEPRI, r0
 800d2d0:	bc09      	pop	{r0, r3}
 800d2d2:	6819      	ldr	r1, [r3, #0]
 800d2d4:	6808      	ldr	r0, [r1, #0]
 800d2d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2da:	f01e 0f10 	tst.w	lr, #16
 800d2de:	bf08      	it	eq
 800d2e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d2e4:	f380 8809 	msr	PSP, r0
 800d2e8:	f3bf 8f6f 	isb	sy
 800d2ec:	4770      	bx	lr
 800d2ee:	bf00      	nop

0800d2f0 <pxCurrentTCBConst>:
 800d2f0:	2000049c 	.word	0x2000049c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d2f4:	bf00      	nop
 800d2f6:	bf00      	nop

0800d2f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b082      	sub	sp, #8
 800d2fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d302:	b672      	cpsid	i
 800d304:	f383 8811 	msr	BASEPRI, r3
 800d308:	f3bf 8f6f 	isb	sy
 800d30c:	f3bf 8f4f 	dsb	sy
 800d310:	b662      	cpsie	i
 800d312:	607b      	str	r3, [r7, #4]
}
 800d314:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d316:	f7ff f8e5 	bl	800c4e4 <xTaskIncrementTick>
 800d31a:	4603      	mov	r3, r0
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d003      	beq.n	800d328 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d320:	4b06      	ldr	r3, [pc, #24]	; (800d33c <SysTick_Handler+0x44>)
 800d322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d326:	601a      	str	r2, [r3, #0]
 800d328:	2300      	movs	r3, #0
 800d32a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	f383 8811 	msr	BASEPRI, r3
}
 800d332:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d334:	bf00      	nop
 800d336:	3708      	adds	r7, #8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	e000ed04 	.word	0xe000ed04

0800d340 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d340:	b480      	push	{r7}
 800d342:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d344:	4b0b      	ldr	r3, [pc, #44]	; (800d374 <vPortSetupTimerInterrupt+0x34>)
 800d346:	2200      	movs	r2, #0
 800d348:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d34a:	4b0b      	ldr	r3, [pc, #44]	; (800d378 <vPortSetupTimerInterrupt+0x38>)
 800d34c:	2200      	movs	r2, #0
 800d34e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d350:	4b0a      	ldr	r3, [pc, #40]	; (800d37c <vPortSetupTimerInterrupt+0x3c>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a0a      	ldr	r2, [pc, #40]	; (800d380 <vPortSetupTimerInterrupt+0x40>)
 800d356:	fba2 2303 	umull	r2, r3, r2, r3
 800d35a:	099b      	lsrs	r3, r3, #6
 800d35c:	4a09      	ldr	r2, [pc, #36]	; (800d384 <vPortSetupTimerInterrupt+0x44>)
 800d35e:	3b01      	subs	r3, #1
 800d360:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d362:	4b04      	ldr	r3, [pc, #16]	; (800d374 <vPortSetupTimerInterrupt+0x34>)
 800d364:	2207      	movs	r2, #7
 800d366:	601a      	str	r2, [r3, #0]
}
 800d368:	bf00      	nop
 800d36a:	46bd      	mov	sp, r7
 800d36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d370:	4770      	bx	lr
 800d372:	bf00      	nop
 800d374:	e000e010 	.word	0xe000e010
 800d378:	e000e018 	.word	0xe000e018
 800d37c:	20000048 	.word	0x20000048
 800d380:	10624dd3 	.word	0x10624dd3
 800d384:	e000e014 	.word	0xe000e014

0800d388 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d388:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d398 <vPortEnableVFP+0x10>
 800d38c:	6801      	ldr	r1, [r0, #0]
 800d38e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d392:	6001      	str	r1, [r0, #0]
 800d394:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d396:	bf00      	nop
 800d398:	e000ed88 	.word	0xe000ed88

0800d39c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b08a      	sub	sp, #40	; 0x28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d3a8:	f7fe ffe0 	bl	800c36c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d3ac:	4b5e      	ldr	r3, [pc, #376]	; (800d528 <pvPortMalloc+0x18c>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d101      	bne.n	800d3b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d3b4:	f000 f920 	bl	800d5f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d3b8:	4b5c      	ldr	r3, [pc, #368]	; (800d52c <pvPortMalloc+0x190>)
 800d3ba:	681a      	ldr	r2, [r3, #0]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	4013      	ands	r3, r2
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f040 8092 	bne.w	800d4ea <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d01f      	beq.n	800d40c <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d3cc:	2208      	movs	r2, #8
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	4413      	add	r3, r2
 800d3d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f003 0307 	and.w	r3, r3, #7
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d016      	beq.n	800d40c <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f023 0307 	bic.w	r3, r3, #7
 800d3e4:	3308      	adds	r3, #8
 800d3e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f003 0307 	and.w	r3, r3, #7
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d00c      	beq.n	800d40c <pvPortMalloc+0x70>
	__asm volatile
 800d3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f6:	b672      	cpsid	i
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	b662      	cpsie	i
 800d406:	617b      	str	r3, [r7, #20]
}
 800d408:	bf00      	nop
 800d40a:	e7fe      	b.n	800d40a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d06b      	beq.n	800d4ea <pvPortMalloc+0x14e>
 800d412:	4b47      	ldr	r3, [pc, #284]	; (800d530 <pvPortMalloc+0x194>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	429a      	cmp	r2, r3
 800d41a:	d866      	bhi.n	800d4ea <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d41c:	4b45      	ldr	r3, [pc, #276]	; (800d534 <pvPortMalloc+0x198>)
 800d41e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d420:	4b44      	ldr	r3, [pc, #272]	; (800d534 <pvPortMalloc+0x198>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d426:	e004      	b.n	800d432 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d42a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	687a      	ldr	r2, [r7, #4]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d903      	bls.n	800d444 <pvPortMalloc+0xa8>
 800d43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d1f1      	bne.n	800d428 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d444:	4b38      	ldr	r3, [pc, #224]	; (800d528 <pvPortMalloc+0x18c>)
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d44a:	429a      	cmp	r2, r3
 800d44c:	d04d      	beq.n	800d4ea <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d44e:	6a3b      	ldr	r3, [r7, #32]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	2208      	movs	r2, #8
 800d454:	4413      	add	r3, r2
 800d456:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	6a3b      	ldr	r3, [r7, #32]
 800d45e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d462:	685a      	ldr	r2, [r3, #4]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	1ad2      	subs	r2, r2, r3
 800d468:	2308      	movs	r3, #8
 800d46a:	005b      	lsls	r3, r3, #1
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d921      	bls.n	800d4b4 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	4413      	add	r3, r2
 800d476:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	f003 0307 	and.w	r3, r3, #7
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d00c      	beq.n	800d49c <pvPortMalloc+0x100>
	__asm volatile
 800d482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d486:	b672      	cpsid	i
 800d488:	f383 8811 	msr	BASEPRI, r3
 800d48c:	f3bf 8f6f 	isb	sy
 800d490:	f3bf 8f4f 	dsb	sy
 800d494:	b662      	cpsie	i
 800d496:	613b      	str	r3, [r7, #16]
}
 800d498:	bf00      	nop
 800d49a:	e7fe      	b.n	800d49a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d49c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d49e:	685a      	ldr	r2, [r3, #4]
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	1ad2      	subs	r2, r2, r3
 800d4a4:	69bb      	ldr	r3, [r7, #24]
 800d4a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4aa:	687a      	ldr	r2, [r7, #4]
 800d4ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d4ae:	69b8      	ldr	r0, [r7, #24]
 800d4b0:	f000 f904 	bl	800d6bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d4b4:	4b1e      	ldr	r3, [pc, #120]	; (800d530 <pvPortMalloc+0x194>)
 800d4b6:	681a      	ldr	r2, [r3, #0]
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4ba:	685b      	ldr	r3, [r3, #4]
 800d4bc:	1ad3      	subs	r3, r2, r3
 800d4be:	4a1c      	ldr	r2, [pc, #112]	; (800d530 <pvPortMalloc+0x194>)
 800d4c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d4c2:	4b1b      	ldr	r3, [pc, #108]	; (800d530 <pvPortMalloc+0x194>)
 800d4c4:	681a      	ldr	r2, [r3, #0]
 800d4c6:	4b1c      	ldr	r3, [pc, #112]	; (800d538 <pvPortMalloc+0x19c>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d203      	bcs.n	800d4d6 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d4ce:	4b18      	ldr	r3, [pc, #96]	; (800d530 <pvPortMalloc+0x194>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a19      	ldr	r2, [pc, #100]	; (800d538 <pvPortMalloc+0x19c>)
 800d4d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d8:	685a      	ldr	r2, [r3, #4]
 800d4da:	4b14      	ldr	r3, [pc, #80]	; (800d52c <pvPortMalloc+0x190>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	431a      	orrs	r2, r3
 800d4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d4ea:	f7fe ff4d 	bl	800c388 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d101      	bne.n	800d4f8 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800d4f4:	f7f3 f81a 	bl	800052c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d4f8:	69fb      	ldr	r3, [r7, #28]
 800d4fa:	f003 0307 	and.w	r3, r3, #7
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d00c      	beq.n	800d51c <pvPortMalloc+0x180>
	__asm volatile
 800d502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d506:	b672      	cpsid	i
 800d508:	f383 8811 	msr	BASEPRI, r3
 800d50c:	f3bf 8f6f 	isb	sy
 800d510:	f3bf 8f4f 	dsb	sy
 800d514:	b662      	cpsie	i
 800d516:	60fb      	str	r3, [r7, #12]
}
 800d518:	bf00      	nop
 800d51a:	e7fe      	b.n	800d51a <pvPortMalloc+0x17e>
	return pvReturn;
 800d51c:	69fb      	ldr	r3, [r7, #28]
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3728      	adds	r7, #40	; 0x28
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}
 800d526:	bf00      	nop
 800d528:	200085d8 	.word	0x200085d8
 800d52c:	200085e4 	.word	0x200085e4
 800d530:	200085dc 	.word	0x200085dc
 800d534:	200085d0 	.word	0x200085d0
 800d538:	200085e0 	.word	0x200085e0

0800d53c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b086      	sub	sp, #24
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d04c      	beq.n	800d5e8 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d54e:	2308      	movs	r3, #8
 800d550:	425b      	negs	r3, r3
 800d552:	697a      	ldr	r2, [r7, #20]
 800d554:	4413      	add	r3, r2
 800d556:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d558:	697b      	ldr	r3, [r7, #20]
 800d55a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	685a      	ldr	r2, [r3, #4]
 800d560:	4b23      	ldr	r3, [pc, #140]	; (800d5f0 <vPortFree+0xb4>)
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	4013      	ands	r3, r2
 800d566:	2b00      	cmp	r3, #0
 800d568:	d10c      	bne.n	800d584 <vPortFree+0x48>
	__asm volatile
 800d56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56e:	b672      	cpsid	i
 800d570:	f383 8811 	msr	BASEPRI, r3
 800d574:	f3bf 8f6f 	isb	sy
 800d578:	f3bf 8f4f 	dsb	sy
 800d57c:	b662      	cpsie	i
 800d57e:	60fb      	str	r3, [r7, #12]
}
 800d580:	bf00      	nop
 800d582:	e7fe      	b.n	800d582 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d00c      	beq.n	800d5a6 <vPortFree+0x6a>
	__asm volatile
 800d58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d590:	b672      	cpsid	i
 800d592:	f383 8811 	msr	BASEPRI, r3
 800d596:	f3bf 8f6f 	isb	sy
 800d59a:	f3bf 8f4f 	dsb	sy
 800d59e:	b662      	cpsie	i
 800d5a0:	60bb      	str	r3, [r7, #8]
}
 800d5a2:	bf00      	nop
 800d5a4:	e7fe      	b.n	800d5a4 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	685a      	ldr	r2, [r3, #4]
 800d5aa:	4b11      	ldr	r3, [pc, #68]	; (800d5f0 <vPortFree+0xb4>)
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	4013      	ands	r3, r2
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d019      	beq.n	800d5e8 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d5b4:	693b      	ldr	r3, [r7, #16]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d115      	bne.n	800d5e8 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	685a      	ldr	r2, [r3, #4]
 800d5c0:	4b0b      	ldr	r3, [pc, #44]	; (800d5f0 <vPortFree+0xb4>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	43db      	mvns	r3, r3
 800d5c6:	401a      	ands	r2, r3
 800d5c8:	693b      	ldr	r3, [r7, #16]
 800d5ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d5cc:	f7fe fece 	bl	800c36c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	685a      	ldr	r2, [r3, #4]
 800d5d4:	4b07      	ldr	r3, [pc, #28]	; (800d5f4 <vPortFree+0xb8>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4413      	add	r3, r2
 800d5da:	4a06      	ldr	r2, [pc, #24]	; (800d5f4 <vPortFree+0xb8>)
 800d5dc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d5de:	6938      	ldr	r0, [r7, #16]
 800d5e0:	f000 f86c 	bl	800d6bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d5e4:	f7fe fed0 	bl	800c388 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d5e8:	bf00      	nop
 800d5ea:	3718      	adds	r7, #24
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}
 800d5f0:	200085e4 	.word	0x200085e4
 800d5f4:	200085dc 	.word	0x200085dc

0800d5f8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b085      	sub	sp, #20
 800d5fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d5fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d602:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d604:	4b27      	ldr	r3, [pc, #156]	; (800d6a4 <prvHeapInit+0xac>)
 800d606:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	f003 0307 	and.w	r3, r3, #7
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d00c      	beq.n	800d62c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	3307      	adds	r3, #7
 800d616:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	f023 0307 	bic.w	r3, r3, #7
 800d61e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d620:	68ba      	ldr	r2, [r7, #8]
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	4a1f      	ldr	r2, [pc, #124]	; (800d6a4 <prvHeapInit+0xac>)
 800d628:	4413      	add	r3, r2
 800d62a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d630:	4a1d      	ldr	r2, [pc, #116]	; (800d6a8 <prvHeapInit+0xb0>)
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d636:	4b1c      	ldr	r3, [pc, #112]	; (800d6a8 <prvHeapInit+0xb0>)
 800d638:	2200      	movs	r2, #0
 800d63a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	68ba      	ldr	r2, [r7, #8]
 800d640:	4413      	add	r3, r2
 800d642:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d644:	2208      	movs	r2, #8
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	1a9b      	subs	r3, r3, r2
 800d64a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	f023 0307 	bic.w	r3, r3, #7
 800d652:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	4a15      	ldr	r2, [pc, #84]	; (800d6ac <prvHeapInit+0xb4>)
 800d658:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d65a:	4b14      	ldr	r3, [pc, #80]	; (800d6ac <prvHeapInit+0xb4>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2200      	movs	r2, #0
 800d660:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d662:	4b12      	ldr	r3, [pc, #72]	; (800d6ac <prvHeapInit+0xb4>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2200      	movs	r2, #0
 800d668:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	68fa      	ldr	r2, [r7, #12]
 800d672:	1ad2      	subs	r2, r2, r3
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d678:	4b0c      	ldr	r3, [pc, #48]	; (800d6ac <prvHeapInit+0xb4>)
 800d67a:	681a      	ldr	r2, [r3, #0]
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	4a0a      	ldr	r2, [pc, #40]	; (800d6b0 <prvHeapInit+0xb8>)
 800d686:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	685b      	ldr	r3, [r3, #4]
 800d68c:	4a09      	ldr	r2, [pc, #36]	; (800d6b4 <prvHeapInit+0xbc>)
 800d68e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d690:	4b09      	ldr	r3, [pc, #36]	; (800d6b8 <prvHeapInit+0xc0>)
 800d692:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d696:	601a      	str	r2, [r3, #0]
}
 800d698:	bf00      	nop
 800d69a:	3714      	adds	r7, #20
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr
 800d6a4:	200005d0 	.word	0x200005d0
 800d6a8:	200085d0 	.word	0x200085d0
 800d6ac:	200085d8 	.word	0x200085d8
 800d6b0:	200085e0 	.word	0x200085e0
 800d6b4:	200085dc 	.word	0x200085dc
 800d6b8:	200085e4 	.word	0x200085e4

0800d6bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b085      	sub	sp, #20
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d6c4:	4b28      	ldr	r3, [pc, #160]	; (800d768 <prvInsertBlockIntoFreeList+0xac>)
 800d6c6:	60fb      	str	r3, [r7, #12]
 800d6c8:	e002      	b.n	800d6d0 <prvInsertBlockIntoFreeList+0x14>
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	60fb      	str	r3, [r7, #12]
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	d8f7      	bhi.n	800d6ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	68ba      	ldr	r2, [r7, #8]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	687a      	ldr	r2, [r7, #4]
 800d6e8:	429a      	cmp	r2, r3
 800d6ea:	d108      	bne.n	800d6fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	685a      	ldr	r2, [r3, #4]
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	685b      	ldr	r3, [r3, #4]
 800d6f4:	441a      	add	r2, r3
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	685b      	ldr	r3, [r3, #4]
 800d706:	68ba      	ldr	r2, [r7, #8]
 800d708:	441a      	add	r2, r3
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	429a      	cmp	r2, r3
 800d710:	d118      	bne.n	800d744 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681a      	ldr	r2, [r3, #0]
 800d716:	4b15      	ldr	r3, [pc, #84]	; (800d76c <prvInsertBlockIntoFreeList+0xb0>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	429a      	cmp	r2, r3
 800d71c:	d00d      	beq.n	800d73a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	685a      	ldr	r2, [r3, #4]
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	441a      	add	r2, r3
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	681a      	ldr	r2, [r3, #0]
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	601a      	str	r2, [r3, #0]
 800d738:	e008      	b.n	800d74c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d73a:	4b0c      	ldr	r3, [pc, #48]	; (800d76c <prvInsertBlockIntoFreeList+0xb0>)
 800d73c:	681a      	ldr	r2, [r3, #0]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	601a      	str	r2, [r3, #0]
 800d742:	e003      	b.n	800d74c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	681a      	ldr	r2, [r3, #0]
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d74c:	68fa      	ldr	r2, [r7, #12]
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	429a      	cmp	r2, r3
 800d752:	d002      	beq.n	800d75a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d75a:	bf00      	nop
 800d75c:	3714      	adds	r7, #20
 800d75e:	46bd      	mov	sp, r7
 800d760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d764:	4770      	bx	lr
 800d766:	bf00      	nop
 800d768:	200085d0 	.word	0x200085d0
 800d76c:	200085d8 	.word	0x200085d8

0800d770 <__libc_init_array>:
 800d770:	b570      	push	{r4, r5, r6, lr}
 800d772:	4d0d      	ldr	r5, [pc, #52]	; (800d7a8 <__libc_init_array+0x38>)
 800d774:	4c0d      	ldr	r4, [pc, #52]	; (800d7ac <__libc_init_array+0x3c>)
 800d776:	1b64      	subs	r4, r4, r5
 800d778:	10a4      	asrs	r4, r4, #2
 800d77a:	2600      	movs	r6, #0
 800d77c:	42a6      	cmp	r6, r4
 800d77e:	d109      	bne.n	800d794 <__libc_init_array+0x24>
 800d780:	4d0b      	ldr	r5, [pc, #44]	; (800d7b0 <__libc_init_array+0x40>)
 800d782:	4c0c      	ldr	r4, [pc, #48]	; (800d7b4 <__libc_init_array+0x44>)
 800d784:	f000 f82e 	bl	800d7e4 <_init>
 800d788:	1b64      	subs	r4, r4, r5
 800d78a:	10a4      	asrs	r4, r4, #2
 800d78c:	2600      	movs	r6, #0
 800d78e:	42a6      	cmp	r6, r4
 800d790:	d105      	bne.n	800d79e <__libc_init_array+0x2e>
 800d792:	bd70      	pop	{r4, r5, r6, pc}
 800d794:	f855 3b04 	ldr.w	r3, [r5], #4
 800d798:	4798      	blx	r3
 800d79a:	3601      	adds	r6, #1
 800d79c:	e7ee      	b.n	800d77c <__libc_init_array+0xc>
 800d79e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7a2:	4798      	blx	r3
 800d7a4:	3601      	adds	r6, #1
 800d7a6:	e7f2      	b.n	800d78e <__libc_init_array+0x1e>
 800d7a8:	0800f82c 	.word	0x0800f82c
 800d7ac:	0800f82c 	.word	0x0800f82c
 800d7b0:	0800f82c 	.word	0x0800f82c
 800d7b4:	0800f830 	.word	0x0800f830

0800d7b8 <memcpy>:
 800d7b8:	440a      	add	r2, r1
 800d7ba:	4291      	cmp	r1, r2
 800d7bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d7c0:	d100      	bne.n	800d7c4 <memcpy+0xc>
 800d7c2:	4770      	bx	lr
 800d7c4:	b510      	push	{r4, lr}
 800d7c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d7ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d7ce:	4291      	cmp	r1, r2
 800d7d0:	d1f9      	bne.n	800d7c6 <memcpy+0xe>
 800d7d2:	bd10      	pop	{r4, pc}

0800d7d4 <memset>:
 800d7d4:	4402      	add	r2, r0
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	4293      	cmp	r3, r2
 800d7da:	d100      	bne.n	800d7de <memset+0xa>
 800d7dc:	4770      	bx	lr
 800d7de:	f803 1b01 	strb.w	r1, [r3], #1
 800d7e2:	e7f9      	b.n	800d7d8 <memset+0x4>

0800d7e4 <_init>:
 800d7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7e6:	bf00      	nop
 800d7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ea:	bc08      	pop	{r3}
 800d7ec:	469e      	mov	lr, r3
 800d7ee:	4770      	bx	lr

0800d7f0 <_fini>:
 800d7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7f2:	bf00      	nop
 800d7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7f6:	bc08      	pop	{r3}
 800d7f8:	469e      	mov	lr, r3
 800d7fa:	4770      	bx	lr
