{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642469661353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642469661363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:34:21 2022 " "Processing started: Mon Jan 17 22:34:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642469661363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469661363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Zeus_Processor -c Zeus_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469661363 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1642469663031 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469663031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642469663086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642469663086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registradores " "Found entity 1: Banco_Registradores" {  } { { "Banco_Registradores.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Banco_Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_de_Dados " "Found entity 1: Memoria_de_Dados" {  } { { "Memoria_de_Dados.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_Dados.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_de_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_de_instrucoes " "Found entity 1: Memoria_de_instrucoes" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/gusta/Desktop/Zeus/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32b " "Found entity 1: Mux_32b" {  } { { "Mux_32b.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Mux_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5b " "Found entity 1: Mux_5b" {  } { { "Mux_5b.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Mux_5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeus_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file zeus_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeus_Processor " "Found entity 1: Zeus_Processor" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testando_cont_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testando_cont_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 testando_cont_pc " "Found entity 1: testando_cont_pc" {  } { { "testando_cont_pc.v" "" { Text "C:/Users/gusta/Desktop/Zeus/testando_cont_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Control " "Found entity 1: Alu_Control" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia " "Found entity 1: Divisor_Frequencia" {  } { { "Divisor_Frequencia.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Divisor_Frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "Display_7_Seg.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Display_7_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atlas_os.v 1 1 " "Found 1 design units, including 1 entities, in source file atlas_os.v" { { "Info" "ISGN_ENTITY_NAME" "1 Atlas_OS " "Found entity 1: Atlas_OS" {  } { { "Atlas_OS.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Atlas_OS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gerenciador_Saidas " "Found entity 1: Gerenciador_Saidas" {  } { { "Gerenciador_Saidas.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Gerenciador_Saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file split_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Split_Digitos " "Found entity 1: Split_Digitos" {  } { { "Split_Digitos.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Split_Digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salva_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file salva_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Salva_Saida " "Found entity 1: Salva_Saida" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469682599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469682599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Zeus_Processor.v(191) " "Verilog HDL Instantiation warning at Zeus_Processor.v(191): instance has no name" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1642469682603 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Atlas_OS.v(15) " "Verilog HDL Instantiation warning at Atlas_OS.v(15): instance has no name" {  } { { "Atlas_OS.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Atlas_OS.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1642469682604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Zeus_Processor " "Elaborating entity \"Zeus_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642469683177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frequencia Divisor_Frequencia:div_freq " "Elaborating entity \"Divisor_Frequencia\" for hierarchy \"Divisor_Frequencia:div_freq\"" {  } { { "Zeus_Processor.v" "div_freq" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:Program_counter_0 " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:Program_counter_0\"" {  } { { "Zeus_Processor.v" "Program_counter_0" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_de_instrucoes Memoria_de_instrucoes:mem_instru " "Elaborating entity \"Memoria_de_instrucoes\" for hierarchy \"Memoria_de_instrucoes:mem_instru\"" {  } { { "Zeus_Processor.v" "mem_instru" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683216 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 255 Memoria_de_instrucoes.v(25) " "Verilog HDL warning at Memoria_de_instrucoes.v(25): number of words (12) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642469683221 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.data_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642469683229 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.waddr_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642469683229 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.we_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642469683229 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:control_unit " "Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:control_unit\"" {  } { { "Zeus_Processor.v" "control_unit" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683266 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sinal_da_Conta Unidade_de_Controle.v(17) " "Verilog HDL Always Construct warning at Unidade_de_Controle.v(17): inferring latch(es) for variable \"Sinal_da_Conta\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[0\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[0\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[1\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[1\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[2\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[2\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[3\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[3\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[4\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[4\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[5\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[5\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683268 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5b Mux_5b:mux5 " "Elaborating entity \"Mux_5b\" for hierarchy \"Mux_5b:mux5\"" {  } { { "Zeus_Processor.v" "mux5" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Registradores Banco_Registradores:banco_registers " "Elaborating entity \"Banco_Registradores\" for hierarchy \"Banco_Registradores:banco_registers\"" {  } { { "Zeus_Processor.v" "banco_registers" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:extend " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:extend\"" {  } { { "Zeus_Processor.v" "extend" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32b Mux_32b:mux_ULA " "Elaborating entity \"Mux_32b\" for hierarchy \"Mux_32b:mux_ULA\"" {  } { { "Zeus_Processor.v" "mux_ULA" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_Control Alu_Control:alu_controle " "Elaborating entity \"Alu_Control\" for hierarchy \"Alu_Control:alu_controle\"" {  } { { "Zeus_Processor.v" "alu_controle" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683304 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle Alu_Control.v(9) " "Verilog HDL Always Construct warning at Alu_Control.v(9): inferring latch(es) for variable \"Controle\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642469683305 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[0\] Alu_Control.v(73) " "Inferred latch for \"Controle\[0\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[1\] Alu_Control.v(73) " "Inferred latch for \"Controle\[1\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[2\] Alu_Control.v(73) " "Inferred latch for \"Controle\[2\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[3\] Alu_Control.v(73) " "Inferred latch for \"Controle\[3\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[4\] Alu_Control.v(73) " "Inferred latch for \"Controle\[4\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[5\] Alu_Control.v(73) " "Inferred latch for \"Controle\[5\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683306 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_0\"" {  } { { "Zeus_Processor.v" "ALU_0" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_de_Dados Memoria_de_Dados:Mem_dados " "Elaborating entity \"Memoria_de_Dados\" for hierarchy \"Memoria_de_Dados:Mem_dados\"" {  } { { "Zeus_Processor.v" "Mem_dados" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salva_Saida Salva_Saida:out " "Elaborating entity \"Salva_Saida\" for hierarchy \"Salva_Saida:out\"" {  } { { "Zeus_Processor.v" "out" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469683333 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registrador_saida Salva_Saida.v(8) " "Verilog HDL Always Construct warning at Salva_Saida.v(8): inferring latch(es) for variable \"registrador_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[0\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[0\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[1\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[1\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[2\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[2\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[3\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[3\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[4\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[4\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[5\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[5\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[6\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[6\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[7\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[7\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[8\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[8\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[9\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[9\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[10\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[10\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[11\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[11\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[12\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[12\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[13\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[13\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[14\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[14\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[15\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[15\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[16\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[16\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[17\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[17\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683335 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[18\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[18\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[19\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[19\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[20\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[20\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[21\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[21\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[22\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[22\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[23\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[23\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[24\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[24\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[25\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[25\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[26\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[26\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[27\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[27\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[28\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[28\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[29\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[29\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[30\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[30\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[31\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[31\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469683336 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_Registradores:banco_registers\|registers_rtl_0 " "Inferred RAM node \"Banco_Registradores:banco_registers\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642469684000 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_Registradores:banco_registers\|registers_rtl_1 " "Inferred RAM node \"Banco_Registradores:banco_registers\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642469684002 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Memoria_de_Dados:Mem_dados\|ram_rtl_0 " "Inferred dual-clock RAM node \"Memoria_de_Dados:Mem_dados\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642469684004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memoria_de_instrucoes:mem_instru\|rom " "RAM logic \"Memoria_de_instrucoes:mem_instru\|rom\" is uninferred due to asynchronous read logic" {  } { { "Memoria_de_instrucoes.v" "rom" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642469684004 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642469684004 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/gusta/Desktop/Zeus/db/Zeus_Processor.ram0_Memoria_de_instrucoes_3da4976.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/gusta/Desktop/Zeus/db/Zeus_Processor.ram0_Memoria_de_instrucoes_3da4976.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642469684169 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_Registradores:banco_registers\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Banco_Registradores:banco_registers\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_Registradores:banco_registers\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Banco_Registradores:banco_registers\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria_de_Dados:Mem_dados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memoria_de_Dados:Mem_dados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642469686133 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642469686133 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642469686133 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU_0\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469686135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_0\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469686135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642469686135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469686375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686376 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642469686376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469686491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469686491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469686576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686576 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642469686576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsd1 " "Found entity 1: altsyncram_qsd1" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/altsyncram_qsd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469686693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469686693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU_0\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469686868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_0\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469686868 ""}  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642469686868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469687143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469687143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469687256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469687256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469687449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469687449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469687593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469687593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469687702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469687702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_0\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469687902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642469687903 ""}  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642469687903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642469688017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469688017 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688206 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688206 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642469688206 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642469688206 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642469688401 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642469688401 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642469688401 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642469688852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[30\] GND " "Pin \"instrucao\[30\]\" is stuck at GND" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642469688967 "|Zeus_Processor|instrucao[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[31\] GND " "Pin \"instrucao\[31\]\" is stuck at GND" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642469688967 "|Zeus_Processor|instrucao[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642469688967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "216 " "216 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642469689239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642469690228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642469690228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1674 " "Implemented 1674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642469690705 ""} { "Info" "ICUT_CUT_TM_OPINS" "332 " "Implemented 332 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642469690705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1228 " "Implemented 1228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642469690705 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642469690705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642469690705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642469690760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:34:50 2022 " "Processing ended: Mon Jan 17 22:34:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642469690760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642469690760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642469690760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642469690760 ""}
