

================================================================
== Vitis HLS Report for 'adders_io'
================================================================
* Date:           Thu Oct  5 19:38:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        adders_io_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.50 ns|  0.731 ns|     0.14 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  1.462 ns|  1.462 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|       0|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      74|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      68|      80|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |add_32ns_32ns_32_1_1_U1  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U2  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|   0|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   6|           3|           3|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |in1_ap_vld_in_sig  |   9|          2|    1|          2|
    |in1_ap_vld_preg    |   9|          2|    1|          2|
    |in1_blk_n          |   9|          2|    1|          2|
    |in1_in_sig         |   9|          2|   32|         64|
    |in_out1_i_blk_n    |   9|          2|    1|          2|
    |in_out1_o_blk_n    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  74|         16|   38|         78|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |add_ln50_reg_69  |  32|   0|   32|          0|
    |ap_CS_fsm        |   3|   0|    3|          0|
    |in1_ap_vld_preg  |   1|   0|    1|          0|
    |in1_preg         |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  68|   0|   68|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|in1                |   in|   32|      ap_vld|           in1|        scalar|
|in1_ap_vld         |   in|    1|      ap_vld|           in1|        scalar|
|in2                |   in|   32|      ap_ack|           in2|        scalar|
|in2_ap_ack         |  out|    1|      ap_ack|           in2|        scalar|
|in_out1_i          |   in|   32|       ap_hs|       in_out1|       pointer|
|in_out1_i_ap_vld   |   in|    1|       ap_hs|       in_out1|       pointer|
|in_out1_i_ap_ack   |  out|    1|       ap_hs|       in_out1|       pointer|
|in_out1_o          |  out|   32|       ap_hs|       in_out1|       pointer|
|in_out1_o_ap_vld   |  out|    1|       ap_hs|       in_out1|       pointer|
|in_out1_o_ap_ack   |   in|    1|       ap_hs|       in_out1|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

