// Seed: 2582833846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic   id_28;
  supply1 id_29 = 1'b0;
endmodule
module module_1 #(
    parameter id_22 = 32'd41,
    parameter id_4  = 32'd48
) (
    input wire id_0,
    output wand id_1,
    output wire id_2,
    input wor id_3,
    output uwire _id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    inout supply1 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13[id_4 : id_22],
    output tri1 id_14,
    output uwire id_15,
    output wand id_16,
    output tri1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    output tri id_20,
    input tri0 id_21,
    input supply0 _id_22
);
  wire [-1 : -1] id_24;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
