// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_long_div10,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=41.193625,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=68,HLS_SYN_LUT=18198,HLS_VERSION=2018_2}" *)

module operator_long_div10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] q_chunk_V_0_i_i_reg_537;
reg   [2:0] q_chunk_V_0_1_i_i_reg_542;
reg   [2:0] q_chunk_V_0_2_i_i_reg_547;
reg   [2:0] q_chunk_V_0_3_i_i_reg_552;
reg   [2:0] q_chunk_V_0_4_i_i_reg_557;
reg   [2:0] q_chunk_V_0_5_i_i_reg_562;
reg   [2:0] q_chunk_V_0_6_i_i_reg_567;
reg   [2:0] q_chunk_V_0_7_i_i_reg_572;
reg   [2:0] q_chunk_V_0_8_i_i_reg_577;
reg   [2:0] q_chunk_V_0_9_i_i_reg_582;
reg   [2:0] r_V_ret_9_i_i_reg_587;
reg   [2:0] p_Result_13_i_i_4_reg_592;
reg   [2:0] p_Result_13_10_i_i_reg_597;
reg   [2:0] p_Result_13_11_i_i_reg_602;
reg   [2:0] p_Result_13_12_i_i_reg_607;
reg   [2:0] p_Result_13_13_i_i_reg_612;
reg   [2:0] p_Result_13_14_i_i_reg_617;
reg   [2:0] p_Result_13_15_i_i_reg_622;
reg   [2:0] p_Result_13_16_i_i_reg_627;
reg   [2:0] p_Result_13_17_i_i_reg_632;
reg   [2:0] p_Result_13_18_i_i_reg_637;
reg   [2:0] p_Result_13_19_i_i_reg_642;
wire    grp_lut_div5_chunk_fu_116_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_116_d_V;
reg   [2:0] grp_lut_div5_chunk_fu_116_r_in_V;
wire   [2:0] grp_lut_div5_chunk_fu_116_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_116_ap_return_1;
wire    grp_lut_div5_chunk_fu_123_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_123_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_123_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_123_ap_return_1;
wire    grp_lut_div5_chunk_fu_129_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_129_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_129_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_129_ap_return_1;
wire    grp_lut_div5_chunk_fu_135_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_135_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_135_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_135_ap_return_1;
wire    grp_lut_div5_chunk_fu_141_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_141_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_141_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_141_ap_return_1;
wire    grp_lut_div5_chunk_fu_147_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_147_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_147_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_147_ap_return_1;
wire    grp_lut_div5_chunk_fu_153_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_153_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_153_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_153_ap_return_1;
wire    grp_lut_div5_chunk_fu_159_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_159_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_159_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_159_ap_return_1;
wire    grp_lut_div5_chunk_fu_165_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_165_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_165_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_165_ap_return_1;
wire    grp_lut_div5_chunk_fu_171_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_171_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_171_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_171_ap_return_1;
wire    call_ret_19_i_i_lut_div5_chunk_fu_177_ap_ready;
wire   [2:0] call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_0;
wire   [2:0] call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_1;
wire    ap_CS_fsm_state2;
wire   [62:0] agg_result_V_0_i_i_fu_497_p22;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div5_chunk grp_lut_div5_chunk_fu_116(
    .ap_ready(grp_lut_div5_chunk_fu_116_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_116_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_116_r_in_V),
    .ap_return_0(grp_lut_div5_chunk_fu_116_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_116_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_123(
    .ap_ready(grp_lut_div5_chunk_fu_123_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_123_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_116_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_123_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_123_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_129(
    .ap_ready(grp_lut_div5_chunk_fu_129_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_129_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_123_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_129_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_129_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_135(
    .ap_ready(grp_lut_div5_chunk_fu_135_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_135_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_129_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_135_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_135_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_141(
    .ap_ready(grp_lut_div5_chunk_fu_141_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_141_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_135_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_141_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_141_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_147(
    .ap_ready(grp_lut_div5_chunk_fu_147_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_147_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_141_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_147_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_147_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_153(
    .ap_ready(grp_lut_div5_chunk_fu_153_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_153_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_147_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_153_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_153_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_159(
    .ap_ready(grp_lut_div5_chunk_fu_159_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_159_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_153_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_159_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_159_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_165(
    .ap_ready(grp_lut_div5_chunk_fu_165_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_165_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_159_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_165_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_165_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_171(
    .ap_ready(grp_lut_div5_chunk_fu_171_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_171_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_165_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_171_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_171_ap_return_1)
);

lut_div5_chunk call_ret_19_i_i_lut_div5_chunk_fu_177(
    .ap_ready(call_ret_19_i_i_lut_div5_chunk_fu_177_ap_ready),
    .d_V(p_Result_13_19_i_i_reg_642),
    .r_in_V(grp_lut_div5_chunk_fu_171_ap_return_1),
    .ap_return_0(call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_0),
    .ap_return_1(call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_13_10_i_i_reg_597 <= {{in_r[30:28]}};
        p_Result_13_11_i_i_reg_602 <= {{in_r[27:25]}};
        p_Result_13_12_i_i_reg_607 <= {{in_r[24:22]}};
        p_Result_13_13_i_i_reg_612 <= {{in_r[21:19]}};
        p_Result_13_14_i_i_reg_617 <= {{in_r[18:16]}};
        p_Result_13_15_i_i_reg_622 <= {{in_r[15:13]}};
        p_Result_13_16_i_i_reg_627 <= {{in_r[12:10]}};
        p_Result_13_17_i_i_reg_632 <= {{in_r[9:7]}};
        p_Result_13_18_i_i_reg_637 <= {{in_r[6:4]}};
        p_Result_13_19_i_i_reg_642 <= {{in_r[3:1]}};
        p_Result_13_i_i_4_reg_592 <= {{in_r[33:31]}};
        q_chunk_V_0_1_i_i_reg_542 <= grp_lut_div5_chunk_fu_123_ap_return_0;
        q_chunk_V_0_2_i_i_reg_547 <= grp_lut_div5_chunk_fu_129_ap_return_0;
        q_chunk_V_0_3_i_i_reg_552 <= grp_lut_div5_chunk_fu_135_ap_return_0;
        q_chunk_V_0_4_i_i_reg_557 <= grp_lut_div5_chunk_fu_141_ap_return_0;
        q_chunk_V_0_5_i_i_reg_562 <= grp_lut_div5_chunk_fu_147_ap_return_0;
        q_chunk_V_0_6_i_i_reg_567 <= grp_lut_div5_chunk_fu_153_ap_return_0;
        q_chunk_V_0_7_i_i_reg_572 <= grp_lut_div5_chunk_fu_159_ap_return_0;
        q_chunk_V_0_8_i_i_reg_577 <= grp_lut_div5_chunk_fu_165_ap_return_0;
        q_chunk_V_0_9_i_i_reg_582 <= grp_lut_div5_chunk_fu_171_ap_return_0;
        q_chunk_V_0_i_i_reg_537 <= grp_lut_div5_chunk_fu_116_ap_return_0;
        r_V_ret_9_i_i_reg_587 <= grp_lut_div5_chunk_fu_171_ap_return_1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_116_d_V = p_Result_13_i_i_4_reg_592;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_116_d_V = {{in_r[63:61]}};
    end else begin
        grp_lut_div5_chunk_fu_116_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_116_r_in_V = r_V_ret_9_i_i_reg_587;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_116_r_in_V = 3'd0;
    end else begin
        grp_lut_div5_chunk_fu_116_r_in_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_123_d_V = p_Result_13_10_i_i_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_123_d_V = {{in_r[60:58]}};
    end else begin
        grp_lut_div5_chunk_fu_123_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_129_d_V = p_Result_13_11_i_i_reg_602;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_129_d_V = {{in_r[57:55]}};
    end else begin
        grp_lut_div5_chunk_fu_129_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_135_d_V = p_Result_13_12_i_i_reg_607;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_135_d_V = {{in_r[54:52]}};
    end else begin
        grp_lut_div5_chunk_fu_135_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_141_d_V = p_Result_13_13_i_i_reg_612;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_141_d_V = {{in_r[51:49]}};
    end else begin
        grp_lut_div5_chunk_fu_141_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_147_d_V = p_Result_13_14_i_i_reg_617;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_147_d_V = {{in_r[48:46]}};
    end else begin
        grp_lut_div5_chunk_fu_147_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_153_d_V = p_Result_13_15_i_i_reg_622;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_153_d_V = {{in_r[45:43]}};
    end else begin
        grp_lut_div5_chunk_fu_153_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_159_d_V = p_Result_13_16_i_i_reg_627;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_159_d_V = {{in_r[42:40]}};
    end else begin
        grp_lut_div5_chunk_fu_159_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_165_d_V = p_Result_13_17_i_i_reg_632;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_165_d_V = {{in_r[39:37]}};
    end else begin
        grp_lut_div5_chunk_fu_165_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_171_d_V = p_Result_13_18_i_i_reg_637;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div5_chunk_fu_171_d_V = {{in_r[36:34]}};
    end else begin
        grp_lut_div5_chunk_fu_171_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_0_i_i_fu_497_p22 = {{{{{{{{{{{{{{{{{{{{{q_chunk_V_0_i_i_reg_537}, {q_chunk_V_0_1_i_i_reg_542}}, {q_chunk_V_0_2_i_i_reg_547}}, {q_chunk_V_0_3_i_i_reg_552}}, {q_chunk_V_0_4_i_i_reg_557}}, {q_chunk_V_0_5_i_i_reg_562}}, {q_chunk_V_0_6_i_i_reg_567}}, {q_chunk_V_0_7_i_i_reg_572}}, {q_chunk_V_0_8_i_i_reg_577}}, {q_chunk_V_0_9_i_i_reg_582}}, {grp_lut_div5_chunk_fu_116_ap_return_0}}, {grp_lut_div5_chunk_fu_123_ap_return_0}}, {grp_lut_div5_chunk_fu_129_ap_return_0}}, {grp_lut_div5_chunk_fu_135_ap_return_0}}, {grp_lut_div5_chunk_fu_141_ap_return_0}}, {grp_lut_div5_chunk_fu_147_ap_return_0}}, {grp_lut_div5_chunk_fu_153_ap_return_0}}, {grp_lut_div5_chunk_fu_159_ap_return_0}}, {grp_lut_div5_chunk_fu_165_ap_return_0}}, {grp_lut_div5_chunk_fu_171_ap_return_0}}, {call_ret_19_i_i_lut_div5_chunk_fu_177_ap_return_0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = agg_result_V_0_i_i_fu_497_p22;

endmodule //operator_long_div10
