// nios_custom_dma_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 22.1 915

`timescale 1 ps / 1 ps
module nios_custom_dma_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                                  //                                clk_0_clk.clk
		input  wire        nios2_gen2_0_reset_reset_bridge_in_reset_reset, // nios2_gen2_0_reset_reset_bridge_in_reset.reset
		input  wire [31:0] block_dma_read_master_address,                  //                    block_dma_read_master.address
		output wire        block_dma_read_master_waitrequest,              //                                         .waitrequest
		input  wire        block_dma_read_master_read,                     //                                         .read
		output wire [31:0] block_dma_read_master_readdata,                 //                                         .readdata
		input  wire [31:0] block_dma_write_master_address,                 //                   block_dma_write_master.address
		output wire        block_dma_write_master_waitrequest,             //                                         .waitrequest
		input  wire        block_dma_write_master_write,                   //                                         .write
		input  wire [31:0] block_dma_write_master_writedata,               //                                         .writedata
		input  wire [31:0] burst_dma_read_master_address,                  //                    burst_dma_read_master.address
		output wire        burst_dma_read_master_waitrequest,              //                                         .waitrequest
		input  wire [5:0]  burst_dma_read_master_burstcount,               //                                         .burstcount
		input  wire        burst_dma_read_master_read,                     //                                         .read
		output wire [31:0] burst_dma_read_master_readdata,                 //                                         .readdata
		output wire        burst_dma_read_master_readdatavalid,            //                                         .readdatavalid
		input  wire [31:0] burst_dma_write_master_address,                 //                   burst_dma_write_master.address
		output wire        burst_dma_write_master_waitrequest,             //                                         .waitrequest
		input  wire [5:0]  burst_dma_write_master_burstcount,              //                                         .burstcount
		input  wire        burst_dma_write_master_write,                   //                                         .write
		input  wire [31:0] burst_dma_write_master_writedata,               //                                         .writedata
		input  wire [18:0] nios2_gen2_0_data_master_address,               //                 nios2_gen2_0_data_master.address
		output wire        nios2_gen2_0_data_master_waitrequest,           //                                         .waitrequest
		input  wire [3:0]  nios2_gen2_0_data_master_byteenable,            //                                         .byteenable
		input  wire        nios2_gen2_0_data_master_read,                  //                                         .read
		output wire [31:0] nios2_gen2_0_data_master_readdata,              //                                         .readdata
		output wire        nios2_gen2_0_data_master_readdatavalid,         //                                         .readdatavalid
		input  wire        nios2_gen2_0_data_master_write,                 //                                         .write
		input  wire [31:0] nios2_gen2_0_data_master_writedata,             //                                         .writedata
		input  wire        nios2_gen2_0_data_master_debugaccess,           //                                         .debugaccess
		input  wire [18:0] nios2_gen2_0_instruction_master_address,        //          nios2_gen2_0_instruction_master.address
		output wire        nios2_gen2_0_instruction_master_waitrequest,    //                                         .waitrequest
		input  wire        nios2_gen2_0_instruction_master_read,           //                                         .read
		output wire [31:0] nios2_gen2_0_instruction_master_readdata,       //                                         .readdata
		output wire        nios2_gen2_0_instruction_master_readdatavalid,  //                                         .readdatavalid
		input  wire [31:0] pipelined_dma_read_master_address,              //                pipelined_dma_read_master.address
		output wire        pipelined_dma_read_master_waitrequest,          //                                         .waitrequest
		input  wire        pipelined_dma_read_master_read,                 //                                         .read
		output wire [31:0] pipelined_dma_read_master_readdata,             //                                         .readdata
		output wire        pipelined_dma_read_master_readdatavalid,        //                                         .readdatavalid
		input  wire [31:0] pipelined_dma_write_master_address,             //               pipelined_dma_write_master.address
		output wire        pipelined_dma_write_master_waitrequest,         //                                         .waitrequest
		input  wire        pipelined_dma_write_master_write,               //                                         .write
		input  wire [31:0] pipelined_dma_write_master_writedata,           //                                         .writedata
		input  wire [31:0] simple_dma_read_master_address,                 //                   simple_dma_read_master.address
		output wire        simple_dma_read_master_waitrequest,             //                                         .waitrequest
		input  wire        simple_dma_read_master_read,                    //                                         .read
		output wire [31:0] simple_dma_read_master_readdata,                //                                         .readdata
		input  wire [31:0] simple_dma_write_master_address,                //                  simple_dma_write_master.address
		output wire        simple_dma_write_master_waitrequest,            //                                         .waitrequest
		input  wire        simple_dma_write_master_write,                  //                                         .write
		input  wire [31:0] simple_dma_write_master_writedata,              //                                         .writedata
		output wire [1:0]  block_dma_csr_address,                          //                            block_dma_csr.address
		output wire        block_dma_csr_write,                            //                                         .write
		input  wire [31:0] block_dma_csr_readdata,                         //                                         .readdata
		output wire [31:0] block_dma_csr_writedata,                        //                                         .writedata
		output wire [1:0]  burst_dma_csr_address,                          //                            burst_dma_csr.address
		output wire        burst_dma_csr_write,                            //                                         .write
		input  wire [31:0] burst_dma_csr_readdata,                         //                                         .readdata
		output wire [31:0] burst_dma_csr_writedata,                        //                                         .writedata
		output wire [9:0]  dst_ram_s1_address,                             //                               dst_ram_s1.address
		output wire        dst_ram_s1_write,                               //                                         .write
		input  wire [31:0] dst_ram_s1_readdata,                            //                                         .readdata
		output wire [31:0] dst_ram_s1_writedata,                           //                                         .writedata
		output wire [3:0]  dst_ram_s1_byteenable,                          //                                         .byteenable
		output wire        dst_ram_s1_chipselect,                          //                                         .chipselect
		output wire        dst_ram_s1_clken,                               //                                         .clken
		output wire [0:0]  jtag_uart_0_avalon_jtag_slave_address,          //            jtag_uart_0_avalon_jtag_slave.address
		output wire        jtag_uart_0_avalon_jtag_slave_write,            //                                         .write
		output wire        jtag_uart_0_avalon_jtag_slave_read,             //                                         .read
		input  wire [31:0] jtag_uart_0_avalon_jtag_slave_readdata,         //                                         .readdata
		output wire [31:0] jtag_uart_0_avalon_jtag_slave_writedata,        //                                         .writedata
		input  wire        jtag_uart_0_avalon_jtag_slave_waitrequest,      //                                         .waitrequest
		output wire        jtag_uart_0_avalon_jtag_slave_chipselect,       //                                         .chipselect
		output wire [8:0]  nios2_gen2_0_debug_mem_slave_address,           //             nios2_gen2_0_debug_mem_slave.address
		output wire        nios2_gen2_0_debug_mem_slave_write,             //                                         .write
		output wire        nios2_gen2_0_debug_mem_slave_read,              //                                         .read
		input  wire [31:0] nios2_gen2_0_debug_mem_slave_readdata,          //                                         .readdata
		output wire [31:0] nios2_gen2_0_debug_mem_slave_writedata,         //                                         .writedata
		output wire [3:0]  nios2_gen2_0_debug_mem_slave_byteenable,        //                                         .byteenable
		input  wire        nios2_gen2_0_debug_mem_slave_waitrequest,       //                                         .waitrequest
		output wire        nios2_gen2_0_debug_mem_slave_debugaccess,       //                                         .debugaccess
		output wire [1:0]  pipelined_dma_csr_address,                      //                        pipelined_dma_csr.address
		output wire        pipelined_dma_csr_write,                        //                                         .write
		input  wire [31:0] pipelined_dma_csr_readdata,                     //                                         .readdata
		output wire [31:0] pipelined_dma_csr_writedata,                    //                                         .writedata
		output wire [14:0] program_s1_address,                             //                               program_s1.address
		output wire        program_s1_write,                               //                                         .write
		input  wire [31:0] program_s1_readdata,                            //                                         .readdata
		output wire [31:0] program_s1_writedata,                           //                                         .writedata
		output wire [3:0]  program_s1_byteenable,                          //                                         .byteenable
		output wire        program_s1_chipselect,                          //                                         .chipselect
		output wire        program_s1_clken,                               //                                         .clken
		output wire [1:0]  simple_dma_csr_address,                         //                           simple_dma_csr.address
		output wire        simple_dma_csr_write,                           //                                         .write
		input  wire [31:0] simple_dma_csr_readdata,                        //                                         .readdata
		output wire [31:0] simple_dma_csr_writedata,                       //                                         .writedata
		output wire [9:0]  src_ram_s1_address,                             //                               src_ram_s1.address
		output wire        src_ram_s1_write,                               //                                         .write
		input  wire [31:0] src_ram_s1_readdata,                            //                                         .readdata
		output wire [31:0] src_ram_s1_writedata,                           //                                         .writedata
		output wire [3:0]  src_ram_s1_byteenable,                          //                                         .byteenable
		output wire        src_ram_s1_chipselect,                          //                                         .chipselect
		output wire        src_ram_s1_clken                                //                                         .clken
	);

	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest;          // nios2_gen2_0_data_master_agent:av_waitrequest -> nios2_gen2_0_data_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata;             // nios2_gen2_0_data_master_agent:av_readdata -> nios2_gen2_0_data_master_translator:uav_readdata
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess;          // nios2_gen2_0_data_master_translator:uav_debugaccess -> nios2_gen2_0_data_master_agent:av_debugaccess
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_address;              // nios2_gen2_0_data_master_translator:uav_address -> nios2_gen2_0_data_master_agent:av_address
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_read;                 // nios2_gen2_0_data_master_translator:uav_read -> nios2_gen2_0_data_master_agent:av_read
	wire    [3:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable;           // nios2_gen2_0_data_master_translator:uav_byteenable -> nios2_gen2_0_data_master_agent:av_byteenable
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid;        // nios2_gen2_0_data_master_agent:av_readdatavalid -> nios2_gen2_0_data_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock;                 // nios2_gen2_0_data_master_translator:uav_lock -> nios2_gen2_0_data_master_agent:av_lock
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_write;                // nios2_gen2_0_data_master_translator:uav_write -> nios2_gen2_0_data_master_agent:av_write
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata;            // nios2_gen2_0_data_master_translator:uav_writedata -> nios2_gen2_0_data_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount;           // nios2_gen2_0_data_master_translator:uav_burstcount -> nios2_gen2_0_data_master_agent:av_burstcount
	wire          simple_dma_read_master_translator_avalon_universal_master_0_waitrequest;            // simple_dma_read_master_agent:av_waitrequest -> simple_dma_read_master_translator:uav_waitrequest
	wire   [31:0] simple_dma_read_master_translator_avalon_universal_master_0_readdata;               // simple_dma_read_master_agent:av_readdata -> simple_dma_read_master_translator:uav_readdata
	wire          simple_dma_read_master_translator_avalon_universal_master_0_debugaccess;            // simple_dma_read_master_translator:uav_debugaccess -> simple_dma_read_master_agent:av_debugaccess
	wire   [31:0] simple_dma_read_master_translator_avalon_universal_master_0_address;                // simple_dma_read_master_translator:uav_address -> simple_dma_read_master_agent:av_address
	wire          simple_dma_read_master_translator_avalon_universal_master_0_read;                   // simple_dma_read_master_translator:uav_read -> simple_dma_read_master_agent:av_read
	wire    [3:0] simple_dma_read_master_translator_avalon_universal_master_0_byteenable;             // simple_dma_read_master_translator:uav_byteenable -> simple_dma_read_master_agent:av_byteenable
	wire          simple_dma_read_master_translator_avalon_universal_master_0_readdatavalid;          // simple_dma_read_master_agent:av_readdatavalid -> simple_dma_read_master_translator:uav_readdatavalid
	wire          simple_dma_read_master_translator_avalon_universal_master_0_lock;                   // simple_dma_read_master_translator:uav_lock -> simple_dma_read_master_agent:av_lock
	wire          simple_dma_read_master_translator_avalon_universal_master_0_write;                  // simple_dma_read_master_translator:uav_write -> simple_dma_read_master_agent:av_write
	wire   [31:0] simple_dma_read_master_translator_avalon_universal_master_0_writedata;              // simple_dma_read_master_translator:uav_writedata -> simple_dma_read_master_agent:av_writedata
	wire    [2:0] simple_dma_read_master_translator_avalon_universal_master_0_burstcount;             // simple_dma_read_master_translator:uav_burstcount -> simple_dma_read_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                              // rsp_mux_001:src_valid -> simple_dma_read_master_agent:rp_valid
	wire  [114:0] rsp_mux_001_src_data;                                                               // rsp_mux_001:src_data -> simple_dma_read_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                              // simple_dma_read_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [9:0] rsp_mux_001_src_channel;                                                            // rsp_mux_001:src_channel -> simple_dma_read_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                      // rsp_mux_001:src_startofpacket -> simple_dma_read_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                        // rsp_mux_001:src_endofpacket -> simple_dma_read_master_agent:rp_endofpacket
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_waitrequest;         // pipelined_dma_read_master_agent:av_waitrequest -> pipelined_dma_read_master_translator:uav_waitrequest
	wire   [31:0] pipelined_dma_read_master_translator_avalon_universal_master_0_readdata;            // pipelined_dma_read_master_agent:av_readdata -> pipelined_dma_read_master_translator:uav_readdata
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_debugaccess;         // pipelined_dma_read_master_translator:uav_debugaccess -> pipelined_dma_read_master_agent:av_debugaccess
	wire   [31:0] pipelined_dma_read_master_translator_avalon_universal_master_0_address;             // pipelined_dma_read_master_translator:uav_address -> pipelined_dma_read_master_agent:av_address
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_read;                // pipelined_dma_read_master_translator:uav_read -> pipelined_dma_read_master_agent:av_read
	wire    [3:0] pipelined_dma_read_master_translator_avalon_universal_master_0_byteenable;          // pipelined_dma_read_master_translator:uav_byteenable -> pipelined_dma_read_master_agent:av_byteenable
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_readdatavalid;       // pipelined_dma_read_master_agent:av_readdatavalid -> pipelined_dma_read_master_translator:uav_readdatavalid
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_lock;                // pipelined_dma_read_master_translator:uav_lock -> pipelined_dma_read_master_agent:av_lock
	wire          pipelined_dma_read_master_translator_avalon_universal_master_0_write;               // pipelined_dma_read_master_translator:uav_write -> pipelined_dma_read_master_agent:av_write
	wire   [31:0] pipelined_dma_read_master_translator_avalon_universal_master_0_writedata;           // pipelined_dma_read_master_translator:uav_writedata -> pipelined_dma_read_master_agent:av_writedata
	wire    [2:0] pipelined_dma_read_master_translator_avalon_universal_master_0_burstcount;          // pipelined_dma_read_master_translator:uav_burstcount -> pipelined_dma_read_master_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                              // rsp_mux_002:src_valid -> pipelined_dma_read_master_agent:rp_valid
	wire  [114:0] rsp_mux_002_src_data;                                                               // rsp_mux_002:src_data -> pipelined_dma_read_master_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                              // pipelined_dma_read_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [9:0] rsp_mux_002_src_channel;                                                            // rsp_mux_002:src_channel -> pipelined_dma_read_master_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                      // rsp_mux_002:src_startofpacket -> pipelined_dma_read_master_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                        // rsp_mux_002:src_endofpacket -> pipelined_dma_read_master_agent:rp_endofpacket
	wire          burst_dma_read_master_translator_avalon_universal_master_0_waitrequest;             // burst_dma_read_master_agent:av_waitrequest -> burst_dma_read_master_translator:uav_waitrequest
	wire   [31:0] burst_dma_read_master_translator_avalon_universal_master_0_readdata;                // burst_dma_read_master_agent:av_readdata -> burst_dma_read_master_translator:uav_readdata
	wire          burst_dma_read_master_translator_avalon_universal_master_0_debugaccess;             // burst_dma_read_master_translator:uav_debugaccess -> burst_dma_read_master_agent:av_debugaccess
	wire   [31:0] burst_dma_read_master_translator_avalon_universal_master_0_address;                 // burst_dma_read_master_translator:uav_address -> burst_dma_read_master_agent:av_address
	wire          burst_dma_read_master_translator_avalon_universal_master_0_read;                    // burst_dma_read_master_translator:uav_read -> burst_dma_read_master_agent:av_read
	wire    [3:0] burst_dma_read_master_translator_avalon_universal_master_0_byteenable;              // burst_dma_read_master_translator:uav_byteenable -> burst_dma_read_master_agent:av_byteenable
	wire          burst_dma_read_master_translator_avalon_universal_master_0_readdatavalid;           // burst_dma_read_master_agent:av_readdatavalid -> burst_dma_read_master_translator:uav_readdatavalid
	wire          burst_dma_read_master_translator_avalon_universal_master_0_lock;                    // burst_dma_read_master_translator:uav_lock -> burst_dma_read_master_agent:av_lock
	wire          burst_dma_read_master_translator_avalon_universal_master_0_write;                   // burst_dma_read_master_translator:uav_write -> burst_dma_read_master_agent:av_write
	wire   [31:0] burst_dma_read_master_translator_avalon_universal_master_0_writedata;               // burst_dma_read_master_translator:uav_writedata -> burst_dma_read_master_agent:av_writedata
	wire    [7:0] burst_dma_read_master_translator_avalon_universal_master_0_burstcount;              // burst_dma_read_master_translator:uav_burstcount -> burst_dma_read_master_agent:av_burstcount
	wire          rsp_mux_003_src_valid;                                                              // rsp_mux_003:src_valid -> burst_dma_read_master_agent:rp_valid
	wire  [114:0] rsp_mux_003_src_data;                                                               // rsp_mux_003:src_data -> burst_dma_read_master_agent:rp_data
	wire          rsp_mux_003_src_ready;                                                              // burst_dma_read_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire    [9:0] rsp_mux_003_src_channel;                                                            // rsp_mux_003:src_channel -> burst_dma_read_master_agent:rp_channel
	wire          rsp_mux_003_src_startofpacket;                                                      // rsp_mux_003:src_startofpacket -> burst_dma_read_master_agent:rp_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                        // rsp_mux_003:src_endofpacket -> burst_dma_read_master_agent:rp_endofpacket
	wire          block_dma_read_master_translator_avalon_universal_master_0_waitrequest;             // block_dma_read_master_agent:av_waitrequest -> block_dma_read_master_translator:uav_waitrequest
	wire   [31:0] block_dma_read_master_translator_avalon_universal_master_0_readdata;                // block_dma_read_master_agent:av_readdata -> block_dma_read_master_translator:uav_readdata
	wire          block_dma_read_master_translator_avalon_universal_master_0_debugaccess;             // block_dma_read_master_translator:uav_debugaccess -> block_dma_read_master_agent:av_debugaccess
	wire   [31:0] block_dma_read_master_translator_avalon_universal_master_0_address;                 // block_dma_read_master_translator:uav_address -> block_dma_read_master_agent:av_address
	wire          block_dma_read_master_translator_avalon_universal_master_0_read;                    // block_dma_read_master_translator:uav_read -> block_dma_read_master_agent:av_read
	wire    [3:0] block_dma_read_master_translator_avalon_universal_master_0_byteenable;              // block_dma_read_master_translator:uav_byteenable -> block_dma_read_master_agent:av_byteenable
	wire          block_dma_read_master_translator_avalon_universal_master_0_readdatavalid;           // block_dma_read_master_agent:av_readdatavalid -> block_dma_read_master_translator:uav_readdatavalid
	wire          block_dma_read_master_translator_avalon_universal_master_0_lock;                    // block_dma_read_master_translator:uav_lock -> block_dma_read_master_agent:av_lock
	wire          block_dma_read_master_translator_avalon_universal_master_0_write;                   // block_dma_read_master_translator:uav_write -> block_dma_read_master_agent:av_write
	wire   [31:0] block_dma_read_master_translator_avalon_universal_master_0_writedata;               // block_dma_read_master_translator:uav_writedata -> block_dma_read_master_agent:av_writedata
	wire    [2:0] block_dma_read_master_translator_avalon_universal_master_0_burstcount;              // block_dma_read_master_translator:uav_burstcount -> block_dma_read_master_agent:av_burstcount
	wire          rsp_mux_004_src_valid;                                                              // rsp_mux_004:src_valid -> block_dma_read_master_agent:rp_valid
	wire  [114:0] rsp_mux_004_src_data;                                                               // rsp_mux_004:src_data -> block_dma_read_master_agent:rp_data
	wire          rsp_mux_004_src_ready;                                                              // block_dma_read_master_agent:rp_ready -> rsp_mux_004:src_ready
	wire    [9:0] rsp_mux_004_src_channel;                                                            // rsp_mux_004:src_channel -> block_dma_read_master_agent:rp_channel
	wire          rsp_mux_004_src_startofpacket;                                                      // rsp_mux_004:src_startofpacket -> block_dma_read_master_agent:rp_startofpacket
	wire          rsp_mux_004_src_endofpacket;                                                        // rsp_mux_004:src_endofpacket -> block_dma_read_master_agent:rp_endofpacket
	wire          simple_dma_write_master_translator_avalon_universal_master_0_waitrequest;           // simple_dma_write_master_agent:av_waitrequest -> simple_dma_write_master_translator:uav_waitrequest
	wire   [31:0] simple_dma_write_master_translator_avalon_universal_master_0_readdata;              // simple_dma_write_master_agent:av_readdata -> simple_dma_write_master_translator:uav_readdata
	wire          simple_dma_write_master_translator_avalon_universal_master_0_debugaccess;           // simple_dma_write_master_translator:uav_debugaccess -> simple_dma_write_master_agent:av_debugaccess
	wire   [31:0] simple_dma_write_master_translator_avalon_universal_master_0_address;               // simple_dma_write_master_translator:uav_address -> simple_dma_write_master_agent:av_address
	wire          simple_dma_write_master_translator_avalon_universal_master_0_read;                  // simple_dma_write_master_translator:uav_read -> simple_dma_write_master_agent:av_read
	wire    [3:0] simple_dma_write_master_translator_avalon_universal_master_0_byteenable;            // simple_dma_write_master_translator:uav_byteenable -> simple_dma_write_master_agent:av_byteenable
	wire          simple_dma_write_master_translator_avalon_universal_master_0_readdatavalid;         // simple_dma_write_master_agent:av_readdatavalid -> simple_dma_write_master_translator:uav_readdatavalid
	wire          simple_dma_write_master_translator_avalon_universal_master_0_lock;                  // simple_dma_write_master_translator:uav_lock -> simple_dma_write_master_agent:av_lock
	wire          simple_dma_write_master_translator_avalon_universal_master_0_write;                 // simple_dma_write_master_translator:uav_write -> simple_dma_write_master_agent:av_write
	wire   [31:0] simple_dma_write_master_translator_avalon_universal_master_0_writedata;             // simple_dma_write_master_translator:uav_writedata -> simple_dma_write_master_agent:av_writedata
	wire    [2:0] simple_dma_write_master_translator_avalon_universal_master_0_burstcount;            // simple_dma_write_master_translator:uav_burstcount -> simple_dma_write_master_agent:av_burstcount
	wire          rsp_mux_005_src_valid;                                                              // rsp_mux_005:src_valid -> simple_dma_write_master_agent:rp_valid
	wire  [114:0] rsp_mux_005_src_data;                                                               // rsp_mux_005:src_data -> simple_dma_write_master_agent:rp_data
	wire          rsp_mux_005_src_ready;                                                              // simple_dma_write_master_agent:rp_ready -> rsp_mux_005:src_ready
	wire    [9:0] rsp_mux_005_src_channel;                                                            // rsp_mux_005:src_channel -> simple_dma_write_master_agent:rp_channel
	wire          rsp_mux_005_src_startofpacket;                                                      // rsp_mux_005:src_startofpacket -> simple_dma_write_master_agent:rp_startofpacket
	wire          rsp_mux_005_src_endofpacket;                                                        // rsp_mux_005:src_endofpacket -> simple_dma_write_master_agent:rp_endofpacket
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_waitrequest;        // pipelined_dma_write_master_agent:av_waitrequest -> pipelined_dma_write_master_translator:uav_waitrequest
	wire   [31:0] pipelined_dma_write_master_translator_avalon_universal_master_0_readdata;           // pipelined_dma_write_master_agent:av_readdata -> pipelined_dma_write_master_translator:uav_readdata
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_debugaccess;        // pipelined_dma_write_master_translator:uav_debugaccess -> pipelined_dma_write_master_agent:av_debugaccess
	wire   [31:0] pipelined_dma_write_master_translator_avalon_universal_master_0_address;            // pipelined_dma_write_master_translator:uav_address -> pipelined_dma_write_master_agent:av_address
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_read;               // pipelined_dma_write_master_translator:uav_read -> pipelined_dma_write_master_agent:av_read
	wire    [3:0] pipelined_dma_write_master_translator_avalon_universal_master_0_byteenable;         // pipelined_dma_write_master_translator:uav_byteenable -> pipelined_dma_write_master_agent:av_byteenable
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_readdatavalid;      // pipelined_dma_write_master_agent:av_readdatavalid -> pipelined_dma_write_master_translator:uav_readdatavalid
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_lock;               // pipelined_dma_write_master_translator:uav_lock -> pipelined_dma_write_master_agent:av_lock
	wire          pipelined_dma_write_master_translator_avalon_universal_master_0_write;              // pipelined_dma_write_master_translator:uav_write -> pipelined_dma_write_master_agent:av_write
	wire   [31:0] pipelined_dma_write_master_translator_avalon_universal_master_0_writedata;          // pipelined_dma_write_master_translator:uav_writedata -> pipelined_dma_write_master_agent:av_writedata
	wire    [2:0] pipelined_dma_write_master_translator_avalon_universal_master_0_burstcount;         // pipelined_dma_write_master_translator:uav_burstcount -> pipelined_dma_write_master_agent:av_burstcount
	wire          rsp_mux_006_src_valid;                                                              // rsp_mux_006:src_valid -> pipelined_dma_write_master_agent:rp_valid
	wire  [114:0] rsp_mux_006_src_data;                                                               // rsp_mux_006:src_data -> pipelined_dma_write_master_agent:rp_data
	wire          rsp_mux_006_src_ready;                                                              // pipelined_dma_write_master_agent:rp_ready -> rsp_mux_006:src_ready
	wire    [9:0] rsp_mux_006_src_channel;                                                            // rsp_mux_006:src_channel -> pipelined_dma_write_master_agent:rp_channel
	wire          rsp_mux_006_src_startofpacket;                                                      // rsp_mux_006:src_startofpacket -> pipelined_dma_write_master_agent:rp_startofpacket
	wire          rsp_mux_006_src_endofpacket;                                                        // rsp_mux_006:src_endofpacket -> pipelined_dma_write_master_agent:rp_endofpacket
	wire          burst_dma_write_master_translator_avalon_universal_master_0_waitrequest;            // burst_dma_write_master_agent:av_waitrequest -> burst_dma_write_master_translator:uav_waitrequest
	wire   [31:0] burst_dma_write_master_translator_avalon_universal_master_0_readdata;               // burst_dma_write_master_agent:av_readdata -> burst_dma_write_master_translator:uav_readdata
	wire          burst_dma_write_master_translator_avalon_universal_master_0_debugaccess;            // burst_dma_write_master_translator:uav_debugaccess -> burst_dma_write_master_agent:av_debugaccess
	wire   [31:0] burst_dma_write_master_translator_avalon_universal_master_0_address;                // burst_dma_write_master_translator:uav_address -> burst_dma_write_master_agent:av_address
	wire          burst_dma_write_master_translator_avalon_universal_master_0_read;                   // burst_dma_write_master_translator:uav_read -> burst_dma_write_master_agent:av_read
	wire    [3:0] burst_dma_write_master_translator_avalon_universal_master_0_byteenable;             // burst_dma_write_master_translator:uav_byteenable -> burst_dma_write_master_agent:av_byteenable
	wire          burst_dma_write_master_translator_avalon_universal_master_0_readdatavalid;          // burst_dma_write_master_agent:av_readdatavalid -> burst_dma_write_master_translator:uav_readdatavalid
	wire          burst_dma_write_master_translator_avalon_universal_master_0_lock;                   // burst_dma_write_master_translator:uav_lock -> burst_dma_write_master_agent:av_lock
	wire          burst_dma_write_master_translator_avalon_universal_master_0_write;                  // burst_dma_write_master_translator:uav_write -> burst_dma_write_master_agent:av_write
	wire   [31:0] burst_dma_write_master_translator_avalon_universal_master_0_writedata;              // burst_dma_write_master_translator:uav_writedata -> burst_dma_write_master_agent:av_writedata
	wire    [7:0] burst_dma_write_master_translator_avalon_universal_master_0_burstcount;             // burst_dma_write_master_translator:uav_burstcount -> burst_dma_write_master_agent:av_burstcount
	wire          rsp_mux_007_src_valid;                                                              // rsp_mux_007:src_valid -> burst_dma_write_master_agent:rp_valid
	wire  [114:0] rsp_mux_007_src_data;                                                               // rsp_mux_007:src_data -> burst_dma_write_master_agent:rp_data
	wire          rsp_mux_007_src_ready;                                                              // burst_dma_write_master_agent:rp_ready -> rsp_mux_007:src_ready
	wire    [9:0] rsp_mux_007_src_channel;                                                            // rsp_mux_007:src_channel -> burst_dma_write_master_agent:rp_channel
	wire          rsp_mux_007_src_startofpacket;                                                      // rsp_mux_007:src_startofpacket -> burst_dma_write_master_agent:rp_startofpacket
	wire          rsp_mux_007_src_endofpacket;                                                        // rsp_mux_007:src_endofpacket -> burst_dma_write_master_agent:rp_endofpacket
	wire          block_dma_write_master_translator_avalon_universal_master_0_waitrequest;            // block_dma_write_master_agent:av_waitrequest -> block_dma_write_master_translator:uav_waitrequest
	wire   [31:0] block_dma_write_master_translator_avalon_universal_master_0_readdata;               // block_dma_write_master_agent:av_readdata -> block_dma_write_master_translator:uav_readdata
	wire          block_dma_write_master_translator_avalon_universal_master_0_debugaccess;            // block_dma_write_master_translator:uav_debugaccess -> block_dma_write_master_agent:av_debugaccess
	wire   [31:0] block_dma_write_master_translator_avalon_universal_master_0_address;                // block_dma_write_master_translator:uav_address -> block_dma_write_master_agent:av_address
	wire          block_dma_write_master_translator_avalon_universal_master_0_read;                   // block_dma_write_master_translator:uav_read -> block_dma_write_master_agent:av_read
	wire    [3:0] block_dma_write_master_translator_avalon_universal_master_0_byteenable;             // block_dma_write_master_translator:uav_byteenable -> block_dma_write_master_agent:av_byteenable
	wire          block_dma_write_master_translator_avalon_universal_master_0_readdatavalid;          // block_dma_write_master_agent:av_readdatavalid -> block_dma_write_master_translator:uav_readdatavalid
	wire          block_dma_write_master_translator_avalon_universal_master_0_lock;                   // block_dma_write_master_translator:uav_lock -> block_dma_write_master_agent:av_lock
	wire          block_dma_write_master_translator_avalon_universal_master_0_write;                  // block_dma_write_master_translator:uav_write -> block_dma_write_master_agent:av_write
	wire   [31:0] block_dma_write_master_translator_avalon_universal_master_0_writedata;              // block_dma_write_master_translator:uav_writedata -> block_dma_write_master_agent:av_writedata
	wire    [2:0] block_dma_write_master_translator_avalon_universal_master_0_burstcount;             // block_dma_write_master_translator:uav_burstcount -> block_dma_write_master_agent:av_burstcount
	wire          rsp_mux_008_src_valid;                                                              // rsp_mux_008:src_valid -> block_dma_write_master_agent:rp_valid
	wire  [114:0] rsp_mux_008_src_data;                                                               // rsp_mux_008:src_data -> block_dma_write_master_agent:rp_data
	wire          rsp_mux_008_src_ready;                                                              // block_dma_write_master_agent:rp_ready -> rsp_mux_008:src_ready
	wire    [9:0] rsp_mux_008_src_channel;                                                            // rsp_mux_008:src_channel -> block_dma_write_master_agent:rp_channel
	wire          rsp_mux_008_src_startofpacket;                                                      // rsp_mux_008:src_startofpacket -> block_dma_write_master_agent:rp_startofpacket
	wire          rsp_mux_008_src_endofpacket;                                                        // rsp_mux_008:src_endofpacket -> block_dma_write_master_agent:rp_endofpacket
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest;   // nios2_gen2_0_instruction_master_agent:av_waitrequest -> nios2_gen2_0_instruction_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata;      // nios2_gen2_0_instruction_master_agent:av_readdata -> nios2_gen2_0_instruction_master_translator:uav_readdata
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess;   // nios2_gen2_0_instruction_master_translator:uav_debugaccess -> nios2_gen2_0_instruction_master_agent:av_debugaccess
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address;       // nios2_gen2_0_instruction_master_translator:uav_address -> nios2_gen2_0_instruction_master_agent:av_address
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read;          // nios2_gen2_0_instruction_master_translator:uav_read -> nios2_gen2_0_instruction_master_agent:av_read
	wire    [3:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable;    // nios2_gen2_0_instruction_master_translator:uav_byteenable -> nios2_gen2_0_instruction_master_agent:av_byteenable
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid; // nios2_gen2_0_instruction_master_agent:av_readdatavalid -> nios2_gen2_0_instruction_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock;          // nios2_gen2_0_instruction_master_translator:uav_lock -> nios2_gen2_0_instruction_master_agent:av_lock
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write;         // nios2_gen2_0_instruction_master_translator:uav_write -> nios2_gen2_0_instruction_master_agent:av_write
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata;     // nios2_gen2_0_instruction_master_translator:uav_writedata -> nios2_gen2_0_instruction_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount;    // nios2_gen2_0_instruction_master_translator:uav_burstcount -> nios2_gen2_0_instruction_master_agent:av_burstcount
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_readdata;                                    // jtag_uart_0_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest;                                 // jtag_uart_0_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_0_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess;                                 // jtag_uart_0_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_0_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_address;                                     // jtag_uart_0_avalon_jtag_slave_agent:m0_address -> jtag_uart_0_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable;                                  // jtag_uart_0_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_0_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_read;                                        // jtag_uart_0_avalon_jtag_slave_agent:m0_read -> jtag_uart_0_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid;                               // jtag_uart_0_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_lock;                                        // jtag_uart_0_avalon_jtag_slave_agent:m0_lock -> jtag_uart_0_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_writedata;                                   // jtag_uart_0_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_0_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_write;                                       // jtag_uart_0_avalon_jtag_slave_agent:m0_write -> jtag_uart_0_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount;                                  // jtag_uart_0_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_0_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid;                                // jtag_uart_0_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [115:0] jtag_uart_0_avalon_jtag_slave_agent_rf_source_data;                                 // jtag_uart_0_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready;                                // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_0_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket;                        // jtag_uart_0_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket;                          // jtag_uart_0_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid;                             // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_valid
	wire  [115:0] jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data;                              // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready;                             // jtag_uart_0_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                     // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                       // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_src_valid;                                                                  // cmd_mux:src_valid -> jtag_uart_0_avalon_jtag_slave_agent:cp_valid
	wire  [114:0] cmd_mux_src_data;                                                                   // cmd_mux:src_data -> jtag_uart_0_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_src_ready;                                                                  // jtag_uart_0_avalon_jtag_slave_agent:cp_ready -> cmd_mux:src_ready
	wire    [9:0] cmd_mux_src_channel;                                                                // cmd_mux:src_channel -> jtag_uart_0_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                          // cmd_mux:src_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                            // cmd_mux:src_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] simple_dma_csr_agent_m0_readdata;                                                   // simple_dma_csr_translator:uav_readdata -> simple_dma_csr_agent:m0_readdata
	wire          simple_dma_csr_agent_m0_waitrequest;                                                // simple_dma_csr_translator:uav_waitrequest -> simple_dma_csr_agent:m0_waitrequest
	wire          simple_dma_csr_agent_m0_debugaccess;                                                // simple_dma_csr_agent:m0_debugaccess -> simple_dma_csr_translator:uav_debugaccess
	wire   [31:0] simple_dma_csr_agent_m0_address;                                                    // simple_dma_csr_agent:m0_address -> simple_dma_csr_translator:uav_address
	wire    [3:0] simple_dma_csr_agent_m0_byteenable;                                                 // simple_dma_csr_agent:m0_byteenable -> simple_dma_csr_translator:uav_byteenable
	wire          simple_dma_csr_agent_m0_read;                                                       // simple_dma_csr_agent:m0_read -> simple_dma_csr_translator:uav_read
	wire          simple_dma_csr_agent_m0_readdatavalid;                                              // simple_dma_csr_translator:uav_readdatavalid -> simple_dma_csr_agent:m0_readdatavalid
	wire          simple_dma_csr_agent_m0_lock;                                                       // simple_dma_csr_agent:m0_lock -> simple_dma_csr_translator:uav_lock
	wire   [31:0] simple_dma_csr_agent_m0_writedata;                                                  // simple_dma_csr_agent:m0_writedata -> simple_dma_csr_translator:uav_writedata
	wire          simple_dma_csr_agent_m0_write;                                                      // simple_dma_csr_agent:m0_write -> simple_dma_csr_translator:uav_write
	wire    [2:0] simple_dma_csr_agent_m0_burstcount;                                                 // simple_dma_csr_agent:m0_burstcount -> simple_dma_csr_translator:uav_burstcount
	wire          simple_dma_csr_agent_rf_source_valid;                                               // simple_dma_csr_agent:rf_source_valid -> simple_dma_csr_agent_rsp_fifo:in_valid
	wire  [115:0] simple_dma_csr_agent_rf_source_data;                                                // simple_dma_csr_agent:rf_source_data -> simple_dma_csr_agent_rsp_fifo:in_data
	wire          simple_dma_csr_agent_rf_source_ready;                                               // simple_dma_csr_agent_rsp_fifo:in_ready -> simple_dma_csr_agent:rf_source_ready
	wire          simple_dma_csr_agent_rf_source_startofpacket;                                       // simple_dma_csr_agent:rf_source_startofpacket -> simple_dma_csr_agent_rsp_fifo:in_startofpacket
	wire          simple_dma_csr_agent_rf_source_endofpacket;                                         // simple_dma_csr_agent:rf_source_endofpacket -> simple_dma_csr_agent_rsp_fifo:in_endofpacket
	wire          simple_dma_csr_agent_rsp_fifo_out_valid;                                            // simple_dma_csr_agent_rsp_fifo:out_valid -> simple_dma_csr_agent:rf_sink_valid
	wire  [115:0] simple_dma_csr_agent_rsp_fifo_out_data;                                             // simple_dma_csr_agent_rsp_fifo:out_data -> simple_dma_csr_agent:rf_sink_data
	wire          simple_dma_csr_agent_rsp_fifo_out_ready;                                            // simple_dma_csr_agent:rf_sink_ready -> simple_dma_csr_agent_rsp_fifo:out_ready
	wire          simple_dma_csr_agent_rsp_fifo_out_startofpacket;                                    // simple_dma_csr_agent_rsp_fifo:out_startofpacket -> simple_dma_csr_agent:rf_sink_startofpacket
	wire          simple_dma_csr_agent_rsp_fifo_out_endofpacket;                                      // simple_dma_csr_agent_rsp_fifo:out_endofpacket -> simple_dma_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                              // cmd_mux_001:src_valid -> simple_dma_csr_agent:cp_valid
	wire  [114:0] cmd_mux_001_src_data;                                                               // cmd_mux_001:src_data -> simple_dma_csr_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                              // simple_dma_csr_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [9:0] cmd_mux_001_src_channel;                                                            // cmd_mux_001:src_channel -> simple_dma_csr_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                      // cmd_mux_001:src_startofpacket -> simple_dma_csr_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                        // cmd_mux_001:src_endofpacket -> simple_dma_csr_agent:cp_endofpacket
	wire   [31:0] pipelined_dma_csr_agent_m0_readdata;                                                // pipelined_dma_csr_translator:uav_readdata -> pipelined_dma_csr_agent:m0_readdata
	wire          pipelined_dma_csr_agent_m0_waitrequest;                                             // pipelined_dma_csr_translator:uav_waitrequest -> pipelined_dma_csr_agent:m0_waitrequest
	wire          pipelined_dma_csr_agent_m0_debugaccess;                                             // pipelined_dma_csr_agent:m0_debugaccess -> pipelined_dma_csr_translator:uav_debugaccess
	wire   [31:0] pipelined_dma_csr_agent_m0_address;                                                 // pipelined_dma_csr_agent:m0_address -> pipelined_dma_csr_translator:uav_address
	wire    [3:0] pipelined_dma_csr_agent_m0_byteenable;                                              // pipelined_dma_csr_agent:m0_byteenable -> pipelined_dma_csr_translator:uav_byteenable
	wire          pipelined_dma_csr_agent_m0_read;                                                    // pipelined_dma_csr_agent:m0_read -> pipelined_dma_csr_translator:uav_read
	wire          pipelined_dma_csr_agent_m0_readdatavalid;                                           // pipelined_dma_csr_translator:uav_readdatavalid -> pipelined_dma_csr_agent:m0_readdatavalid
	wire          pipelined_dma_csr_agent_m0_lock;                                                    // pipelined_dma_csr_agent:m0_lock -> pipelined_dma_csr_translator:uav_lock
	wire   [31:0] pipelined_dma_csr_agent_m0_writedata;                                               // pipelined_dma_csr_agent:m0_writedata -> pipelined_dma_csr_translator:uav_writedata
	wire          pipelined_dma_csr_agent_m0_write;                                                   // pipelined_dma_csr_agent:m0_write -> pipelined_dma_csr_translator:uav_write
	wire    [2:0] pipelined_dma_csr_agent_m0_burstcount;                                              // pipelined_dma_csr_agent:m0_burstcount -> pipelined_dma_csr_translator:uav_burstcount
	wire          pipelined_dma_csr_agent_rf_source_valid;                                            // pipelined_dma_csr_agent:rf_source_valid -> pipelined_dma_csr_agent_rsp_fifo:in_valid
	wire  [115:0] pipelined_dma_csr_agent_rf_source_data;                                             // pipelined_dma_csr_agent:rf_source_data -> pipelined_dma_csr_agent_rsp_fifo:in_data
	wire          pipelined_dma_csr_agent_rf_source_ready;                                            // pipelined_dma_csr_agent_rsp_fifo:in_ready -> pipelined_dma_csr_agent:rf_source_ready
	wire          pipelined_dma_csr_agent_rf_source_startofpacket;                                    // pipelined_dma_csr_agent:rf_source_startofpacket -> pipelined_dma_csr_agent_rsp_fifo:in_startofpacket
	wire          pipelined_dma_csr_agent_rf_source_endofpacket;                                      // pipelined_dma_csr_agent:rf_source_endofpacket -> pipelined_dma_csr_agent_rsp_fifo:in_endofpacket
	wire          pipelined_dma_csr_agent_rsp_fifo_out_valid;                                         // pipelined_dma_csr_agent_rsp_fifo:out_valid -> pipelined_dma_csr_agent:rf_sink_valid
	wire  [115:0] pipelined_dma_csr_agent_rsp_fifo_out_data;                                          // pipelined_dma_csr_agent_rsp_fifo:out_data -> pipelined_dma_csr_agent:rf_sink_data
	wire          pipelined_dma_csr_agent_rsp_fifo_out_ready;                                         // pipelined_dma_csr_agent:rf_sink_ready -> pipelined_dma_csr_agent_rsp_fifo:out_ready
	wire          pipelined_dma_csr_agent_rsp_fifo_out_startofpacket;                                 // pipelined_dma_csr_agent_rsp_fifo:out_startofpacket -> pipelined_dma_csr_agent:rf_sink_startofpacket
	wire          pipelined_dma_csr_agent_rsp_fifo_out_endofpacket;                                   // pipelined_dma_csr_agent_rsp_fifo:out_endofpacket -> pipelined_dma_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                              // cmd_mux_002:src_valid -> pipelined_dma_csr_agent:cp_valid
	wire  [114:0] cmd_mux_002_src_data;                                                               // cmd_mux_002:src_data -> pipelined_dma_csr_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                              // pipelined_dma_csr_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [9:0] cmd_mux_002_src_channel;                                                            // cmd_mux_002:src_channel -> pipelined_dma_csr_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                      // cmd_mux_002:src_startofpacket -> pipelined_dma_csr_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                        // cmd_mux_002:src_endofpacket -> pipelined_dma_csr_agent:cp_endofpacket
	wire   [31:0] burst_dma_csr_agent_m0_readdata;                                                    // burst_dma_csr_translator:uav_readdata -> burst_dma_csr_agent:m0_readdata
	wire          burst_dma_csr_agent_m0_waitrequest;                                                 // burst_dma_csr_translator:uav_waitrequest -> burst_dma_csr_agent:m0_waitrequest
	wire          burst_dma_csr_agent_m0_debugaccess;                                                 // burst_dma_csr_agent:m0_debugaccess -> burst_dma_csr_translator:uav_debugaccess
	wire   [31:0] burst_dma_csr_agent_m0_address;                                                     // burst_dma_csr_agent:m0_address -> burst_dma_csr_translator:uav_address
	wire    [3:0] burst_dma_csr_agent_m0_byteenable;                                                  // burst_dma_csr_agent:m0_byteenable -> burst_dma_csr_translator:uav_byteenable
	wire          burst_dma_csr_agent_m0_read;                                                        // burst_dma_csr_agent:m0_read -> burst_dma_csr_translator:uav_read
	wire          burst_dma_csr_agent_m0_readdatavalid;                                               // burst_dma_csr_translator:uav_readdatavalid -> burst_dma_csr_agent:m0_readdatavalid
	wire          burst_dma_csr_agent_m0_lock;                                                        // burst_dma_csr_agent:m0_lock -> burst_dma_csr_translator:uav_lock
	wire   [31:0] burst_dma_csr_agent_m0_writedata;                                                   // burst_dma_csr_agent:m0_writedata -> burst_dma_csr_translator:uav_writedata
	wire          burst_dma_csr_agent_m0_write;                                                       // burst_dma_csr_agent:m0_write -> burst_dma_csr_translator:uav_write
	wire    [2:0] burst_dma_csr_agent_m0_burstcount;                                                  // burst_dma_csr_agent:m0_burstcount -> burst_dma_csr_translator:uav_burstcount
	wire          burst_dma_csr_agent_rf_source_valid;                                                // burst_dma_csr_agent:rf_source_valid -> burst_dma_csr_agent_rsp_fifo:in_valid
	wire  [115:0] burst_dma_csr_agent_rf_source_data;                                                 // burst_dma_csr_agent:rf_source_data -> burst_dma_csr_agent_rsp_fifo:in_data
	wire          burst_dma_csr_agent_rf_source_ready;                                                // burst_dma_csr_agent_rsp_fifo:in_ready -> burst_dma_csr_agent:rf_source_ready
	wire          burst_dma_csr_agent_rf_source_startofpacket;                                        // burst_dma_csr_agent:rf_source_startofpacket -> burst_dma_csr_agent_rsp_fifo:in_startofpacket
	wire          burst_dma_csr_agent_rf_source_endofpacket;                                          // burst_dma_csr_agent:rf_source_endofpacket -> burst_dma_csr_agent_rsp_fifo:in_endofpacket
	wire          burst_dma_csr_agent_rsp_fifo_out_valid;                                             // burst_dma_csr_agent_rsp_fifo:out_valid -> burst_dma_csr_agent:rf_sink_valid
	wire  [115:0] burst_dma_csr_agent_rsp_fifo_out_data;                                              // burst_dma_csr_agent_rsp_fifo:out_data -> burst_dma_csr_agent:rf_sink_data
	wire          burst_dma_csr_agent_rsp_fifo_out_ready;                                             // burst_dma_csr_agent:rf_sink_ready -> burst_dma_csr_agent_rsp_fifo:out_ready
	wire          burst_dma_csr_agent_rsp_fifo_out_startofpacket;                                     // burst_dma_csr_agent_rsp_fifo:out_startofpacket -> burst_dma_csr_agent:rf_sink_startofpacket
	wire          burst_dma_csr_agent_rsp_fifo_out_endofpacket;                                       // burst_dma_csr_agent_rsp_fifo:out_endofpacket -> burst_dma_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                              // cmd_mux_003:src_valid -> burst_dma_csr_agent:cp_valid
	wire  [114:0] cmd_mux_003_src_data;                                                               // cmd_mux_003:src_data -> burst_dma_csr_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                              // burst_dma_csr_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [9:0] cmd_mux_003_src_channel;                                                            // cmd_mux_003:src_channel -> burst_dma_csr_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                      // cmd_mux_003:src_startofpacket -> burst_dma_csr_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                        // cmd_mux_003:src_endofpacket -> burst_dma_csr_agent:cp_endofpacket
	wire   [31:0] block_dma_csr_agent_m0_readdata;                                                    // block_dma_csr_translator:uav_readdata -> block_dma_csr_agent:m0_readdata
	wire          block_dma_csr_agent_m0_waitrequest;                                                 // block_dma_csr_translator:uav_waitrequest -> block_dma_csr_agent:m0_waitrequest
	wire          block_dma_csr_agent_m0_debugaccess;                                                 // block_dma_csr_agent:m0_debugaccess -> block_dma_csr_translator:uav_debugaccess
	wire   [31:0] block_dma_csr_agent_m0_address;                                                     // block_dma_csr_agent:m0_address -> block_dma_csr_translator:uav_address
	wire    [3:0] block_dma_csr_agent_m0_byteenable;                                                  // block_dma_csr_agent:m0_byteenable -> block_dma_csr_translator:uav_byteenable
	wire          block_dma_csr_agent_m0_read;                                                        // block_dma_csr_agent:m0_read -> block_dma_csr_translator:uav_read
	wire          block_dma_csr_agent_m0_readdatavalid;                                               // block_dma_csr_translator:uav_readdatavalid -> block_dma_csr_agent:m0_readdatavalid
	wire          block_dma_csr_agent_m0_lock;                                                        // block_dma_csr_agent:m0_lock -> block_dma_csr_translator:uav_lock
	wire   [31:0] block_dma_csr_agent_m0_writedata;                                                   // block_dma_csr_agent:m0_writedata -> block_dma_csr_translator:uav_writedata
	wire          block_dma_csr_agent_m0_write;                                                       // block_dma_csr_agent:m0_write -> block_dma_csr_translator:uav_write
	wire    [2:0] block_dma_csr_agent_m0_burstcount;                                                  // block_dma_csr_agent:m0_burstcount -> block_dma_csr_translator:uav_burstcount
	wire          block_dma_csr_agent_rf_source_valid;                                                // block_dma_csr_agent:rf_source_valid -> block_dma_csr_agent_rsp_fifo:in_valid
	wire  [115:0] block_dma_csr_agent_rf_source_data;                                                 // block_dma_csr_agent:rf_source_data -> block_dma_csr_agent_rsp_fifo:in_data
	wire          block_dma_csr_agent_rf_source_ready;                                                // block_dma_csr_agent_rsp_fifo:in_ready -> block_dma_csr_agent:rf_source_ready
	wire          block_dma_csr_agent_rf_source_startofpacket;                                        // block_dma_csr_agent:rf_source_startofpacket -> block_dma_csr_agent_rsp_fifo:in_startofpacket
	wire          block_dma_csr_agent_rf_source_endofpacket;                                          // block_dma_csr_agent:rf_source_endofpacket -> block_dma_csr_agent_rsp_fifo:in_endofpacket
	wire          block_dma_csr_agent_rsp_fifo_out_valid;                                             // block_dma_csr_agent_rsp_fifo:out_valid -> block_dma_csr_agent:rf_sink_valid
	wire  [115:0] block_dma_csr_agent_rsp_fifo_out_data;                                              // block_dma_csr_agent_rsp_fifo:out_data -> block_dma_csr_agent:rf_sink_data
	wire          block_dma_csr_agent_rsp_fifo_out_ready;                                             // block_dma_csr_agent:rf_sink_ready -> block_dma_csr_agent_rsp_fifo:out_ready
	wire          block_dma_csr_agent_rsp_fifo_out_startofpacket;                                     // block_dma_csr_agent_rsp_fifo:out_startofpacket -> block_dma_csr_agent:rf_sink_startofpacket
	wire          block_dma_csr_agent_rsp_fifo_out_endofpacket;                                       // block_dma_csr_agent_rsp_fifo:out_endofpacket -> block_dma_csr_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                              // cmd_mux_004:src_valid -> block_dma_csr_agent:cp_valid
	wire  [114:0] cmd_mux_004_src_data;                                                               // cmd_mux_004:src_data -> block_dma_csr_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                              // block_dma_csr_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [9:0] cmd_mux_004_src_channel;                                                            // cmd_mux_004:src_channel -> block_dma_csr_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                      // cmd_mux_004:src_startofpacket -> block_dma_csr_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                        // cmd_mux_004:src_endofpacket -> block_dma_csr_agent:cp_endofpacket
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_readdata;                                     // nios2_gen2_0_debug_mem_slave_translator:uav_readdata -> nios2_gen2_0_debug_mem_slave_agent:m0_readdata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest;                                  // nios2_gen2_0_debug_mem_slave_translator:uav_waitrequest -> nios2_gen2_0_debug_mem_slave_agent:m0_waitrequest
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess;                                  // nios2_gen2_0_debug_mem_slave_agent:m0_debugaccess -> nios2_gen2_0_debug_mem_slave_translator:uav_debugaccess
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_address;                                      // nios2_gen2_0_debug_mem_slave_agent:m0_address -> nios2_gen2_0_debug_mem_slave_translator:uav_address
	wire    [3:0] nios2_gen2_0_debug_mem_slave_agent_m0_byteenable;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_byteenable -> nios2_gen2_0_debug_mem_slave_translator:uav_byteenable
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_read;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_read -> nios2_gen2_0_debug_mem_slave_translator:uav_read
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid;                                // nios2_gen2_0_debug_mem_slave_translator:uav_readdatavalid -> nios2_gen2_0_debug_mem_slave_agent:m0_readdatavalid
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_lock;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_lock -> nios2_gen2_0_debug_mem_slave_translator:uav_lock
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_writedata;                                    // nios2_gen2_0_debug_mem_slave_agent:m0_writedata -> nios2_gen2_0_debug_mem_slave_translator:uav_writedata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_write;                                        // nios2_gen2_0_debug_mem_slave_agent:m0_write -> nios2_gen2_0_debug_mem_slave_translator:uav_write
	wire    [2:0] nios2_gen2_0_debug_mem_slave_agent_m0_burstcount;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_burstcount -> nios2_gen2_0_debug_mem_slave_translator:uav_burstcount
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_valid;                                 // nios2_gen2_0_debug_mem_slave_agent:rf_source_valid -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [115:0] nios2_gen2_0_debug_mem_slave_agent_rf_source_data;                                  // nios2_gen2_0_debug_mem_slave_agent:rf_source_data -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_ready;                                 // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_ready -> nios2_gen2_0_debug_mem_slave_agent:rf_source_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket;                         // nios2_gen2_0_debug_mem_slave_agent:rf_source_startofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket;                           // nios2_gen2_0_debug_mem_slave_agent:rf_source_endofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid;                              // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_valid -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_valid
	wire  [115:0] nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data;                               // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_data -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready;                              // nios2_gen2_0_debug_mem_slave_agent:rf_sink_ready -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                              // cmd_mux_005:src_valid -> nios2_gen2_0_debug_mem_slave_agent:cp_valid
	wire  [114:0] cmd_mux_005_src_data;                                                               // cmd_mux_005:src_data -> nios2_gen2_0_debug_mem_slave_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                              // nios2_gen2_0_debug_mem_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [9:0] cmd_mux_005_src_channel;                                                            // cmd_mux_005:src_channel -> nios2_gen2_0_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                      // cmd_mux_005:src_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                        // cmd_mux_005:src_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] program_s1_agent_m0_readdata;                                                       // program_s1_translator:uav_readdata -> program_s1_agent:m0_readdata
	wire          program_s1_agent_m0_waitrequest;                                                    // program_s1_translator:uav_waitrequest -> program_s1_agent:m0_waitrequest
	wire          program_s1_agent_m0_debugaccess;                                                    // program_s1_agent:m0_debugaccess -> program_s1_translator:uav_debugaccess
	wire   [31:0] program_s1_agent_m0_address;                                                        // program_s1_agent:m0_address -> program_s1_translator:uav_address
	wire    [3:0] program_s1_agent_m0_byteenable;                                                     // program_s1_agent:m0_byteenable -> program_s1_translator:uav_byteenable
	wire          program_s1_agent_m0_read;                                                           // program_s1_agent:m0_read -> program_s1_translator:uav_read
	wire          program_s1_agent_m0_readdatavalid;                                                  // program_s1_translator:uav_readdatavalid -> program_s1_agent:m0_readdatavalid
	wire          program_s1_agent_m0_lock;                                                           // program_s1_agent:m0_lock -> program_s1_translator:uav_lock
	wire   [31:0] program_s1_agent_m0_writedata;                                                      // program_s1_agent:m0_writedata -> program_s1_translator:uav_writedata
	wire          program_s1_agent_m0_write;                                                          // program_s1_agent:m0_write -> program_s1_translator:uav_write
	wire    [2:0] program_s1_agent_m0_burstcount;                                                     // program_s1_agent:m0_burstcount -> program_s1_translator:uav_burstcount
	wire          program_s1_agent_rf_source_valid;                                                   // program_s1_agent:rf_source_valid -> program_s1_agent_rsp_fifo:in_valid
	wire  [115:0] program_s1_agent_rf_source_data;                                                    // program_s1_agent:rf_source_data -> program_s1_agent_rsp_fifo:in_data
	wire          program_s1_agent_rf_source_ready;                                                   // program_s1_agent_rsp_fifo:in_ready -> program_s1_agent:rf_source_ready
	wire          program_s1_agent_rf_source_startofpacket;                                           // program_s1_agent:rf_source_startofpacket -> program_s1_agent_rsp_fifo:in_startofpacket
	wire          program_s1_agent_rf_source_endofpacket;                                             // program_s1_agent:rf_source_endofpacket -> program_s1_agent_rsp_fifo:in_endofpacket
	wire          program_s1_agent_rsp_fifo_out_valid;                                                // program_s1_agent_rsp_fifo:out_valid -> program_s1_agent:rf_sink_valid
	wire  [115:0] program_s1_agent_rsp_fifo_out_data;                                                 // program_s1_agent_rsp_fifo:out_data -> program_s1_agent:rf_sink_data
	wire          program_s1_agent_rsp_fifo_out_ready;                                                // program_s1_agent:rf_sink_ready -> program_s1_agent_rsp_fifo:out_ready
	wire          program_s1_agent_rsp_fifo_out_startofpacket;                                        // program_s1_agent_rsp_fifo:out_startofpacket -> program_s1_agent:rf_sink_startofpacket
	wire          program_s1_agent_rsp_fifo_out_endofpacket;                                          // program_s1_agent_rsp_fifo:out_endofpacket -> program_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                              // cmd_mux_006:src_valid -> program_s1_agent:cp_valid
	wire  [114:0] cmd_mux_006_src_data;                                                               // cmd_mux_006:src_data -> program_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                              // program_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [9:0] cmd_mux_006_src_channel;                                                            // cmd_mux_006:src_channel -> program_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                      // cmd_mux_006:src_startofpacket -> program_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                        // cmd_mux_006:src_endofpacket -> program_s1_agent:cp_endofpacket
	wire   [31:0] dst_ram_s1_agent_m0_readdata;                                                       // dst_ram_s1_translator:uav_readdata -> dst_ram_s1_agent:m0_readdata
	wire          dst_ram_s1_agent_m0_waitrequest;                                                    // dst_ram_s1_translator:uav_waitrequest -> dst_ram_s1_agent:m0_waitrequest
	wire          dst_ram_s1_agent_m0_debugaccess;                                                    // dst_ram_s1_agent:m0_debugaccess -> dst_ram_s1_translator:uav_debugaccess
	wire   [31:0] dst_ram_s1_agent_m0_address;                                                        // dst_ram_s1_agent:m0_address -> dst_ram_s1_translator:uav_address
	wire    [3:0] dst_ram_s1_agent_m0_byteenable;                                                     // dst_ram_s1_agent:m0_byteenable -> dst_ram_s1_translator:uav_byteenable
	wire          dst_ram_s1_agent_m0_read;                                                           // dst_ram_s1_agent:m0_read -> dst_ram_s1_translator:uav_read
	wire          dst_ram_s1_agent_m0_readdatavalid;                                                  // dst_ram_s1_translator:uav_readdatavalid -> dst_ram_s1_agent:m0_readdatavalid
	wire          dst_ram_s1_agent_m0_lock;                                                           // dst_ram_s1_agent:m0_lock -> dst_ram_s1_translator:uav_lock
	wire   [31:0] dst_ram_s1_agent_m0_writedata;                                                      // dst_ram_s1_agent:m0_writedata -> dst_ram_s1_translator:uav_writedata
	wire          dst_ram_s1_agent_m0_write;                                                          // dst_ram_s1_agent:m0_write -> dst_ram_s1_translator:uav_write
	wire    [2:0] dst_ram_s1_agent_m0_burstcount;                                                     // dst_ram_s1_agent:m0_burstcount -> dst_ram_s1_translator:uav_burstcount
	wire          dst_ram_s1_agent_rf_source_valid;                                                   // dst_ram_s1_agent:rf_source_valid -> dst_ram_s1_agent_rsp_fifo:in_valid
	wire  [115:0] dst_ram_s1_agent_rf_source_data;                                                    // dst_ram_s1_agent:rf_source_data -> dst_ram_s1_agent_rsp_fifo:in_data
	wire          dst_ram_s1_agent_rf_source_ready;                                                   // dst_ram_s1_agent_rsp_fifo:in_ready -> dst_ram_s1_agent:rf_source_ready
	wire          dst_ram_s1_agent_rf_source_startofpacket;                                           // dst_ram_s1_agent:rf_source_startofpacket -> dst_ram_s1_agent_rsp_fifo:in_startofpacket
	wire          dst_ram_s1_agent_rf_source_endofpacket;                                             // dst_ram_s1_agent:rf_source_endofpacket -> dst_ram_s1_agent_rsp_fifo:in_endofpacket
	wire          dst_ram_s1_agent_rsp_fifo_out_valid;                                                // dst_ram_s1_agent_rsp_fifo:out_valid -> dst_ram_s1_agent:rf_sink_valid
	wire  [115:0] dst_ram_s1_agent_rsp_fifo_out_data;                                                 // dst_ram_s1_agent_rsp_fifo:out_data -> dst_ram_s1_agent:rf_sink_data
	wire          dst_ram_s1_agent_rsp_fifo_out_ready;                                                // dst_ram_s1_agent:rf_sink_ready -> dst_ram_s1_agent_rsp_fifo:out_ready
	wire          dst_ram_s1_agent_rsp_fifo_out_startofpacket;                                        // dst_ram_s1_agent_rsp_fifo:out_startofpacket -> dst_ram_s1_agent:rf_sink_startofpacket
	wire          dst_ram_s1_agent_rsp_fifo_out_endofpacket;                                          // dst_ram_s1_agent_rsp_fifo:out_endofpacket -> dst_ram_s1_agent:rf_sink_endofpacket
	wire   [31:0] src_ram_s1_agent_m0_readdata;                                                       // src_ram_s1_translator:uav_readdata -> src_ram_s1_agent:m0_readdata
	wire          src_ram_s1_agent_m0_waitrequest;                                                    // src_ram_s1_translator:uav_waitrequest -> src_ram_s1_agent:m0_waitrequest
	wire          src_ram_s1_agent_m0_debugaccess;                                                    // src_ram_s1_agent:m0_debugaccess -> src_ram_s1_translator:uav_debugaccess
	wire   [31:0] src_ram_s1_agent_m0_address;                                                        // src_ram_s1_agent:m0_address -> src_ram_s1_translator:uav_address
	wire    [3:0] src_ram_s1_agent_m0_byteenable;                                                     // src_ram_s1_agent:m0_byteenable -> src_ram_s1_translator:uav_byteenable
	wire          src_ram_s1_agent_m0_read;                                                           // src_ram_s1_agent:m0_read -> src_ram_s1_translator:uav_read
	wire          src_ram_s1_agent_m0_readdatavalid;                                                  // src_ram_s1_translator:uav_readdatavalid -> src_ram_s1_agent:m0_readdatavalid
	wire          src_ram_s1_agent_m0_lock;                                                           // src_ram_s1_agent:m0_lock -> src_ram_s1_translator:uav_lock
	wire   [31:0] src_ram_s1_agent_m0_writedata;                                                      // src_ram_s1_agent:m0_writedata -> src_ram_s1_translator:uav_writedata
	wire          src_ram_s1_agent_m0_write;                                                          // src_ram_s1_agent:m0_write -> src_ram_s1_translator:uav_write
	wire    [2:0] src_ram_s1_agent_m0_burstcount;                                                     // src_ram_s1_agent:m0_burstcount -> src_ram_s1_translator:uav_burstcount
	wire          src_ram_s1_agent_rf_source_valid;                                                   // src_ram_s1_agent:rf_source_valid -> src_ram_s1_agent_rsp_fifo:in_valid
	wire  [115:0] src_ram_s1_agent_rf_source_data;                                                    // src_ram_s1_agent:rf_source_data -> src_ram_s1_agent_rsp_fifo:in_data
	wire          src_ram_s1_agent_rf_source_ready;                                                   // src_ram_s1_agent_rsp_fifo:in_ready -> src_ram_s1_agent:rf_source_ready
	wire          src_ram_s1_agent_rf_source_startofpacket;                                           // src_ram_s1_agent:rf_source_startofpacket -> src_ram_s1_agent_rsp_fifo:in_startofpacket
	wire          src_ram_s1_agent_rf_source_endofpacket;                                             // src_ram_s1_agent:rf_source_endofpacket -> src_ram_s1_agent_rsp_fifo:in_endofpacket
	wire          src_ram_s1_agent_rsp_fifo_out_valid;                                                // src_ram_s1_agent_rsp_fifo:out_valid -> src_ram_s1_agent:rf_sink_valid
	wire  [115:0] src_ram_s1_agent_rsp_fifo_out_data;                                                 // src_ram_s1_agent_rsp_fifo:out_data -> src_ram_s1_agent:rf_sink_data
	wire          src_ram_s1_agent_rsp_fifo_out_ready;                                                // src_ram_s1_agent:rf_sink_ready -> src_ram_s1_agent_rsp_fifo:out_ready
	wire          src_ram_s1_agent_rsp_fifo_out_startofpacket;                                        // src_ram_s1_agent_rsp_fifo:out_startofpacket -> src_ram_s1_agent:rf_sink_startofpacket
	wire          src_ram_s1_agent_rsp_fifo_out_endofpacket;                                          // src_ram_s1_agent_rsp_fifo:out_endofpacket -> src_ram_s1_agent:rf_sink_endofpacket
	wire          nios2_gen2_0_data_master_agent_cp_valid;                                            // nios2_gen2_0_data_master_agent:cp_valid -> router:sink_valid
	wire  [114:0] nios2_gen2_0_data_master_agent_cp_data;                                             // nios2_gen2_0_data_master_agent:cp_data -> router:sink_data
	wire          nios2_gen2_0_data_master_agent_cp_ready;                                            // router:sink_ready -> nios2_gen2_0_data_master_agent:cp_ready
	wire          nios2_gen2_0_data_master_agent_cp_startofpacket;                                    // nios2_gen2_0_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          nios2_gen2_0_data_master_agent_cp_endofpacket;                                      // nios2_gen2_0_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          simple_dma_read_master_agent_cp_valid;                                              // simple_dma_read_master_agent:cp_valid -> router_001:sink_valid
	wire  [114:0] simple_dma_read_master_agent_cp_data;                                               // simple_dma_read_master_agent:cp_data -> router_001:sink_data
	wire          simple_dma_read_master_agent_cp_ready;                                              // router_001:sink_ready -> simple_dma_read_master_agent:cp_ready
	wire          simple_dma_read_master_agent_cp_startofpacket;                                      // simple_dma_read_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          simple_dma_read_master_agent_cp_endofpacket;                                        // simple_dma_read_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                               // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [114:0] router_001_src_data;                                                                // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                               // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [9:0] router_001_src_channel;                                                             // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                       // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                         // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          pipelined_dma_read_master_agent_cp_valid;                                           // pipelined_dma_read_master_agent:cp_valid -> router_002:sink_valid
	wire  [114:0] pipelined_dma_read_master_agent_cp_data;                                            // pipelined_dma_read_master_agent:cp_data -> router_002:sink_data
	wire          pipelined_dma_read_master_agent_cp_ready;                                           // router_002:sink_ready -> pipelined_dma_read_master_agent:cp_ready
	wire          pipelined_dma_read_master_agent_cp_startofpacket;                                   // pipelined_dma_read_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          pipelined_dma_read_master_agent_cp_endofpacket;                                     // pipelined_dma_read_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                               // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [114:0] router_002_src_data;                                                                // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                               // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [9:0] router_002_src_channel;                                                             // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                       // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                         // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          burst_dma_read_master_agent_cp_valid;                                               // burst_dma_read_master_agent:cp_valid -> router_003:sink_valid
	wire  [114:0] burst_dma_read_master_agent_cp_data;                                                // burst_dma_read_master_agent:cp_data -> router_003:sink_data
	wire          burst_dma_read_master_agent_cp_ready;                                               // router_003:sink_ready -> burst_dma_read_master_agent:cp_ready
	wire          burst_dma_read_master_agent_cp_startofpacket;                                       // burst_dma_read_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          burst_dma_read_master_agent_cp_endofpacket;                                         // burst_dma_read_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                               // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [114:0] router_003_src_data;                                                                // router_003:src_data -> cmd_demux_003:sink_data
	wire          router_003_src_ready;                                                               // cmd_demux_003:sink_ready -> router_003:src_ready
	wire    [9:0] router_003_src_channel;                                                             // router_003:src_channel -> cmd_demux_003:sink_channel
	wire          router_003_src_startofpacket;                                                       // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          router_003_src_endofpacket;                                                         // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          block_dma_read_master_agent_cp_valid;                                               // block_dma_read_master_agent:cp_valid -> router_004:sink_valid
	wire  [114:0] block_dma_read_master_agent_cp_data;                                                // block_dma_read_master_agent:cp_data -> router_004:sink_data
	wire          block_dma_read_master_agent_cp_ready;                                               // router_004:sink_ready -> block_dma_read_master_agent:cp_ready
	wire          block_dma_read_master_agent_cp_startofpacket;                                       // block_dma_read_master_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire          block_dma_read_master_agent_cp_endofpacket;                                         // block_dma_read_master_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                               // router_004:src_valid -> cmd_demux_004:sink_valid
	wire  [114:0] router_004_src_data;                                                                // router_004:src_data -> cmd_demux_004:sink_data
	wire          router_004_src_ready;                                                               // cmd_demux_004:sink_ready -> router_004:src_ready
	wire    [9:0] router_004_src_channel;                                                             // router_004:src_channel -> cmd_demux_004:sink_channel
	wire          router_004_src_startofpacket;                                                       // router_004:src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire          router_004_src_endofpacket;                                                         // router_004:src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire          simple_dma_write_master_agent_cp_valid;                                             // simple_dma_write_master_agent:cp_valid -> router_005:sink_valid
	wire  [114:0] simple_dma_write_master_agent_cp_data;                                              // simple_dma_write_master_agent:cp_data -> router_005:sink_data
	wire          simple_dma_write_master_agent_cp_ready;                                             // router_005:sink_ready -> simple_dma_write_master_agent:cp_ready
	wire          simple_dma_write_master_agent_cp_startofpacket;                                     // simple_dma_write_master_agent:cp_startofpacket -> router_005:sink_startofpacket
	wire          simple_dma_write_master_agent_cp_endofpacket;                                       // simple_dma_write_master_agent:cp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                               // router_005:src_valid -> cmd_demux_005:sink_valid
	wire  [114:0] router_005_src_data;                                                                // router_005:src_data -> cmd_demux_005:sink_data
	wire          router_005_src_ready;                                                               // cmd_demux_005:sink_ready -> router_005:src_ready
	wire    [9:0] router_005_src_channel;                                                             // router_005:src_channel -> cmd_demux_005:sink_channel
	wire          router_005_src_startofpacket;                                                       // router_005:src_startofpacket -> cmd_demux_005:sink_startofpacket
	wire          router_005_src_endofpacket;                                                         // router_005:src_endofpacket -> cmd_demux_005:sink_endofpacket
	wire          pipelined_dma_write_master_agent_cp_valid;                                          // pipelined_dma_write_master_agent:cp_valid -> router_006:sink_valid
	wire  [114:0] pipelined_dma_write_master_agent_cp_data;                                           // pipelined_dma_write_master_agent:cp_data -> router_006:sink_data
	wire          pipelined_dma_write_master_agent_cp_ready;                                          // router_006:sink_ready -> pipelined_dma_write_master_agent:cp_ready
	wire          pipelined_dma_write_master_agent_cp_startofpacket;                                  // pipelined_dma_write_master_agent:cp_startofpacket -> router_006:sink_startofpacket
	wire          pipelined_dma_write_master_agent_cp_endofpacket;                                    // pipelined_dma_write_master_agent:cp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                               // router_006:src_valid -> cmd_demux_006:sink_valid
	wire  [114:0] router_006_src_data;                                                                // router_006:src_data -> cmd_demux_006:sink_data
	wire          router_006_src_ready;                                                               // cmd_demux_006:sink_ready -> router_006:src_ready
	wire    [9:0] router_006_src_channel;                                                             // router_006:src_channel -> cmd_demux_006:sink_channel
	wire          router_006_src_startofpacket;                                                       // router_006:src_startofpacket -> cmd_demux_006:sink_startofpacket
	wire          router_006_src_endofpacket;                                                         // router_006:src_endofpacket -> cmd_demux_006:sink_endofpacket
	wire          burst_dma_write_master_agent_cp_valid;                                              // burst_dma_write_master_agent:cp_valid -> router_007:sink_valid
	wire  [114:0] burst_dma_write_master_agent_cp_data;                                               // burst_dma_write_master_agent:cp_data -> router_007:sink_data
	wire          burst_dma_write_master_agent_cp_ready;                                              // router_007:sink_ready -> burst_dma_write_master_agent:cp_ready
	wire          burst_dma_write_master_agent_cp_startofpacket;                                      // burst_dma_write_master_agent:cp_startofpacket -> router_007:sink_startofpacket
	wire          burst_dma_write_master_agent_cp_endofpacket;                                        // burst_dma_write_master_agent:cp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                               // router_007:src_valid -> cmd_demux_007:sink_valid
	wire  [114:0] router_007_src_data;                                                                // router_007:src_data -> cmd_demux_007:sink_data
	wire          router_007_src_ready;                                                               // cmd_demux_007:sink_ready -> router_007:src_ready
	wire    [9:0] router_007_src_channel;                                                             // router_007:src_channel -> cmd_demux_007:sink_channel
	wire          router_007_src_startofpacket;                                                       // router_007:src_startofpacket -> cmd_demux_007:sink_startofpacket
	wire          router_007_src_endofpacket;                                                         // router_007:src_endofpacket -> cmd_demux_007:sink_endofpacket
	wire          block_dma_write_master_agent_cp_valid;                                              // block_dma_write_master_agent:cp_valid -> router_008:sink_valid
	wire  [114:0] block_dma_write_master_agent_cp_data;                                               // block_dma_write_master_agent:cp_data -> router_008:sink_data
	wire          block_dma_write_master_agent_cp_ready;                                              // router_008:sink_ready -> block_dma_write_master_agent:cp_ready
	wire          block_dma_write_master_agent_cp_startofpacket;                                      // block_dma_write_master_agent:cp_startofpacket -> router_008:sink_startofpacket
	wire          block_dma_write_master_agent_cp_endofpacket;                                        // block_dma_write_master_agent:cp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                               // router_008:src_valid -> cmd_demux_008:sink_valid
	wire  [114:0] router_008_src_data;                                                                // router_008:src_data -> cmd_demux_008:sink_data
	wire          router_008_src_ready;                                                               // cmd_demux_008:sink_ready -> router_008:src_ready
	wire    [9:0] router_008_src_channel;                                                             // router_008:src_channel -> cmd_demux_008:sink_channel
	wire          router_008_src_startofpacket;                                                       // router_008:src_startofpacket -> cmd_demux_008:sink_startofpacket
	wire          router_008_src_endofpacket;                                                         // router_008:src_endofpacket -> cmd_demux_008:sink_endofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_valid;                                     // nios2_gen2_0_instruction_master_agent:cp_valid -> router_009:sink_valid
	wire  [114:0] nios2_gen2_0_instruction_master_agent_cp_data;                                      // nios2_gen2_0_instruction_master_agent:cp_data -> router_009:sink_data
	wire          nios2_gen2_0_instruction_master_agent_cp_ready;                                     // router_009:sink_ready -> nios2_gen2_0_instruction_master_agent:cp_ready
	wire          nios2_gen2_0_instruction_master_agent_cp_startofpacket;                             // nios2_gen2_0_instruction_master_agent:cp_startofpacket -> router_009:sink_startofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_endofpacket;                               // nios2_gen2_0_instruction_master_agent:cp_endofpacket -> router_009:sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_valid;                                       // jtag_uart_0_avalon_jtag_slave_agent:rp_valid -> router_010:sink_valid
	wire  [114:0] jtag_uart_0_avalon_jtag_slave_agent_rp_data;                                        // jtag_uart_0_avalon_jtag_slave_agent:rp_data -> router_010:sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_ready;                                       // router_010:sink_ready -> jtag_uart_0_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket;                               // jtag_uart_0_avalon_jtag_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket;                                 // jtag_uart_0_avalon_jtag_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                               // router_010:src_valid -> rsp_demux:sink_valid
	wire  [114:0] router_010_src_data;                                                                // router_010:src_data -> rsp_demux:sink_data
	wire          router_010_src_ready;                                                               // rsp_demux:sink_ready -> router_010:src_ready
	wire    [9:0] router_010_src_channel;                                                             // router_010:src_channel -> rsp_demux:sink_channel
	wire          router_010_src_startofpacket;                                                       // router_010:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_010_src_endofpacket;                                                         // router_010:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          simple_dma_csr_agent_rp_valid;                                                      // simple_dma_csr_agent:rp_valid -> router_011:sink_valid
	wire  [114:0] simple_dma_csr_agent_rp_data;                                                       // simple_dma_csr_agent:rp_data -> router_011:sink_data
	wire          simple_dma_csr_agent_rp_ready;                                                      // router_011:sink_ready -> simple_dma_csr_agent:rp_ready
	wire          simple_dma_csr_agent_rp_startofpacket;                                              // simple_dma_csr_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          simple_dma_csr_agent_rp_endofpacket;                                                // simple_dma_csr_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                               // router_011:src_valid -> rsp_demux_001:sink_valid
	wire  [114:0] router_011_src_data;                                                                // router_011:src_data -> rsp_demux_001:sink_data
	wire          router_011_src_ready;                                                               // rsp_demux_001:sink_ready -> router_011:src_ready
	wire    [9:0] router_011_src_channel;                                                             // router_011:src_channel -> rsp_demux_001:sink_channel
	wire          router_011_src_startofpacket;                                                       // router_011:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_011_src_endofpacket;                                                         // router_011:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          pipelined_dma_csr_agent_rp_valid;                                                   // pipelined_dma_csr_agent:rp_valid -> router_012:sink_valid
	wire  [114:0] pipelined_dma_csr_agent_rp_data;                                                    // pipelined_dma_csr_agent:rp_data -> router_012:sink_data
	wire          pipelined_dma_csr_agent_rp_ready;                                                   // router_012:sink_ready -> pipelined_dma_csr_agent:rp_ready
	wire          pipelined_dma_csr_agent_rp_startofpacket;                                           // pipelined_dma_csr_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          pipelined_dma_csr_agent_rp_endofpacket;                                             // pipelined_dma_csr_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                               // router_012:src_valid -> rsp_demux_002:sink_valid
	wire  [114:0] router_012_src_data;                                                                // router_012:src_data -> rsp_demux_002:sink_data
	wire          router_012_src_ready;                                                               // rsp_demux_002:sink_ready -> router_012:src_ready
	wire    [9:0] router_012_src_channel;                                                             // router_012:src_channel -> rsp_demux_002:sink_channel
	wire          router_012_src_startofpacket;                                                       // router_012:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_012_src_endofpacket;                                                         // router_012:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          burst_dma_csr_agent_rp_valid;                                                       // burst_dma_csr_agent:rp_valid -> router_013:sink_valid
	wire  [114:0] burst_dma_csr_agent_rp_data;                                                        // burst_dma_csr_agent:rp_data -> router_013:sink_data
	wire          burst_dma_csr_agent_rp_ready;                                                       // router_013:sink_ready -> burst_dma_csr_agent:rp_ready
	wire          burst_dma_csr_agent_rp_startofpacket;                                               // burst_dma_csr_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          burst_dma_csr_agent_rp_endofpacket;                                                 // burst_dma_csr_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                               // router_013:src_valid -> rsp_demux_003:sink_valid
	wire  [114:0] router_013_src_data;                                                                // router_013:src_data -> rsp_demux_003:sink_data
	wire          router_013_src_ready;                                                               // rsp_demux_003:sink_ready -> router_013:src_ready
	wire    [9:0] router_013_src_channel;                                                             // router_013:src_channel -> rsp_demux_003:sink_channel
	wire          router_013_src_startofpacket;                                                       // router_013:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_013_src_endofpacket;                                                         // router_013:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          block_dma_csr_agent_rp_valid;                                                       // block_dma_csr_agent:rp_valid -> router_014:sink_valid
	wire  [114:0] block_dma_csr_agent_rp_data;                                                        // block_dma_csr_agent:rp_data -> router_014:sink_data
	wire          block_dma_csr_agent_rp_ready;                                                       // router_014:sink_ready -> block_dma_csr_agent:rp_ready
	wire          block_dma_csr_agent_rp_startofpacket;                                               // block_dma_csr_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          block_dma_csr_agent_rp_endofpacket;                                                 // block_dma_csr_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                                               // router_014:src_valid -> rsp_demux_004:sink_valid
	wire  [114:0] router_014_src_data;                                                                // router_014:src_data -> rsp_demux_004:sink_data
	wire          router_014_src_ready;                                                               // rsp_demux_004:sink_ready -> router_014:src_ready
	wire    [9:0] router_014_src_channel;                                                             // router_014:src_channel -> rsp_demux_004:sink_channel
	wire          router_014_src_startofpacket;                                                       // router_014:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_014_src_endofpacket;                                                         // router_014:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_valid;                                        // nios2_gen2_0_debug_mem_slave_agent:rp_valid -> router_015:sink_valid
	wire  [114:0] nios2_gen2_0_debug_mem_slave_agent_rp_data;                                         // nios2_gen2_0_debug_mem_slave_agent:rp_data -> router_015:sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_ready;                                        // router_015:sink_ready -> nios2_gen2_0_debug_mem_slave_agent:rp_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket;                                // nios2_gen2_0_debug_mem_slave_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket;                                  // nios2_gen2_0_debug_mem_slave_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                                               // router_015:src_valid -> rsp_demux_005:sink_valid
	wire  [114:0] router_015_src_data;                                                                // router_015:src_data -> rsp_demux_005:sink_data
	wire          router_015_src_ready;                                                               // rsp_demux_005:sink_ready -> router_015:src_ready
	wire    [9:0] router_015_src_channel;                                                             // router_015:src_channel -> rsp_demux_005:sink_channel
	wire          router_015_src_startofpacket;                                                       // router_015:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_015_src_endofpacket;                                                         // router_015:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          program_s1_agent_rp_valid;                                                          // program_s1_agent:rp_valid -> router_016:sink_valid
	wire  [114:0] program_s1_agent_rp_data;                                                           // program_s1_agent:rp_data -> router_016:sink_data
	wire          program_s1_agent_rp_ready;                                                          // router_016:sink_ready -> program_s1_agent:rp_ready
	wire          program_s1_agent_rp_startofpacket;                                                  // program_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          program_s1_agent_rp_endofpacket;                                                    // program_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          router_016_src_valid;                                                               // router_016:src_valid -> rsp_demux_006:sink_valid
	wire  [114:0] router_016_src_data;                                                                // router_016:src_data -> rsp_demux_006:sink_data
	wire          router_016_src_ready;                                                               // rsp_demux_006:sink_ready -> router_016:src_ready
	wire    [9:0] router_016_src_channel;                                                             // router_016:src_channel -> rsp_demux_006:sink_channel
	wire          router_016_src_startofpacket;                                                       // router_016:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_016_src_endofpacket;                                                         // router_016:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          dst_ram_s1_agent_rp_valid;                                                          // dst_ram_s1_agent:rp_valid -> router_017:sink_valid
	wire  [114:0] dst_ram_s1_agent_rp_data;                                                           // dst_ram_s1_agent:rp_data -> router_017:sink_data
	wire          dst_ram_s1_agent_rp_ready;                                                          // router_017:sink_ready -> dst_ram_s1_agent:rp_ready
	wire          dst_ram_s1_agent_rp_startofpacket;                                                  // dst_ram_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire          dst_ram_s1_agent_rp_endofpacket;                                                    // dst_ram_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire          router_017_src_valid;                                                               // router_017:src_valid -> rsp_demux_007:sink_valid
	wire  [114:0] router_017_src_data;                                                                // router_017:src_data -> rsp_demux_007:sink_data
	wire          router_017_src_ready;                                                               // rsp_demux_007:sink_ready -> router_017:src_ready
	wire    [9:0] router_017_src_channel;                                                             // router_017:src_channel -> rsp_demux_007:sink_channel
	wire          router_017_src_startofpacket;                                                       // router_017:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_017_src_endofpacket;                                                         // router_017:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          src_ram_s1_agent_rp_valid;                                                          // src_ram_s1_agent:rp_valid -> router_018:sink_valid
	wire  [114:0] src_ram_s1_agent_rp_data;                                                           // src_ram_s1_agent:rp_data -> router_018:sink_data
	wire          src_ram_s1_agent_rp_ready;                                                          // router_018:sink_ready -> src_ram_s1_agent:rp_ready
	wire          src_ram_s1_agent_rp_startofpacket;                                                  // src_ram_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire          src_ram_s1_agent_rp_endofpacket;                                                    // src_ram_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire          router_018_src_valid;                                                               // router_018:src_valid -> rsp_demux_008:sink_valid
	wire  [114:0] router_018_src_data;                                                                // router_018:src_data -> rsp_demux_008:sink_data
	wire          router_018_src_ready;                                                               // rsp_demux_008:sink_ready -> router_018:src_ready
	wire    [9:0] router_018_src_channel;                                                             // router_018:src_channel -> rsp_demux_008:sink_channel
	wire          router_018_src_startofpacket;                                                       // router_018:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_018_src_endofpacket;                                                         // router_018:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          router_src_valid;                                                                   // router:src_valid -> nios2_gen2_0_data_master_limiter:cmd_sink_valid
	wire  [114:0] router_src_data;                                                                    // router:src_data -> nios2_gen2_0_data_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                   // nios2_gen2_0_data_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [9:0] router_src_channel;                                                                 // router:src_channel -> nios2_gen2_0_data_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                           // router:src_startofpacket -> nios2_gen2_0_data_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                             // router:src_endofpacket -> nios2_gen2_0_data_master_limiter:cmd_sink_endofpacket
	wire  [114:0] nios2_gen2_0_data_master_limiter_cmd_src_data;                                      // nios2_gen2_0_data_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          nios2_gen2_0_data_master_limiter_cmd_src_ready;                                     // cmd_demux:sink_ready -> nios2_gen2_0_data_master_limiter:cmd_src_ready
	wire    [9:0] nios2_gen2_0_data_master_limiter_cmd_src_channel;                                   // nios2_gen2_0_data_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          nios2_gen2_0_data_master_limiter_cmd_src_startofpacket;                             // nios2_gen2_0_data_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          nios2_gen2_0_data_master_limiter_cmd_src_endofpacket;                               // nios2_gen2_0_data_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                  // rsp_mux:src_valid -> nios2_gen2_0_data_master_limiter:rsp_sink_valid
	wire  [114:0] rsp_mux_src_data;                                                                   // rsp_mux:src_data -> nios2_gen2_0_data_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                  // nios2_gen2_0_data_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [9:0] rsp_mux_src_channel;                                                                // rsp_mux:src_channel -> nios2_gen2_0_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                          // rsp_mux:src_startofpacket -> nios2_gen2_0_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                            // rsp_mux:src_endofpacket -> nios2_gen2_0_data_master_limiter:rsp_sink_endofpacket
	wire          nios2_gen2_0_data_master_limiter_rsp_src_valid;                                     // nios2_gen2_0_data_master_limiter:rsp_src_valid -> nios2_gen2_0_data_master_agent:rp_valid
	wire  [114:0] nios2_gen2_0_data_master_limiter_rsp_src_data;                                      // nios2_gen2_0_data_master_limiter:rsp_src_data -> nios2_gen2_0_data_master_agent:rp_data
	wire          nios2_gen2_0_data_master_limiter_rsp_src_ready;                                     // nios2_gen2_0_data_master_agent:rp_ready -> nios2_gen2_0_data_master_limiter:rsp_src_ready
	wire    [9:0] nios2_gen2_0_data_master_limiter_rsp_src_channel;                                   // nios2_gen2_0_data_master_limiter:rsp_src_channel -> nios2_gen2_0_data_master_agent:rp_channel
	wire          nios2_gen2_0_data_master_limiter_rsp_src_startofpacket;                             // nios2_gen2_0_data_master_limiter:rsp_src_startofpacket -> nios2_gen2_0_data_master_agent:rp_startofpacket
	wire          nios2_gen2_0_data_master_limiter_rsp_src_endofpacket;                               // nios2_gen2_0_data_master_limiter:rsp_src_endofpacket -> nios2_gen2_0_data_master_agent:rp_endofpacket
	wire          router_009_src_valid;                                                               // router_009:src_valid -> nios2_gen2_0_instruction_master_limiter:cmd_sink_valid
	wire  [114:0] router_009_src_data;                                                                // router_009:src_data -> nios2_gen2_0_instruction_master_limiter:cmd_sink_data
	wire          router_009_src_ready;                                                               // nios2_gen2_0_instruction_master_limiter:cmd_sink_ready -> router_009:src_ready
	wire    [9:0] router_009_src_channel;                                                             // router_009:src_channel -> nios2_gen2_0_instruction_master_limiter:cmd_sink_channel
	wire          router_009_src_startofpacket;                                                       // router_009:src_startofpacket -> nios2_gen2_0_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_009_src_endofpacket;                                                         // router_009:src_endofpacket -> nios2_gen2_0_instruction_master_limiter:cmd_sink_endofpacket
	wire  [114:0] nios2_gen2_0_instruction_master_limiter_cmd_src_data;                               // nios2_gen2_0_instruction_master_limiter:cmd_src_data -> cmd_demux_009:sink_data
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_009:sink_ready -> nios2_gen2_0_instruction_master_limiter:cmd_src_ready
	wire    [9:0] nios2_gen2_0_instruction_master_limiter_cmd_src_channel;                            // nios2_gen2_0_instruction_master_limiter:cmd_src_channel -> cmd_demux_009:sink_channel
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket;                      // nios2_gen2_0_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_009:sink_startofpacket
	wire          nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket;                        // nios2_gen2_0_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_009:sink_endofpacket
	wire          rsp_mux_009_src_valid;                                                              // rsp_mux_009:src_valid -> nios2_gen2_0_instruction_master_limiter:rsp_sink_valid
	wire  [114:0] rsp_mux_009_src_data;                                                               // rsp_mux_009:src_data -> nios2_gen2_0_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_009_src_ready;                                                              // nios2_gen2_0_instruction_master_limiter:rsp_sink_ready -> rsp_mux_009:src_ready
	wire    [9:0] rsp_mux_009_src_channel;                                                            // rsp_mux_009:src_channel -> nios2_gen2_0_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_009_src_startofpacket;                                                      // rsp_mux_009:src_startofpacket -> nios2_gen2_0_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_009_src_endofpacket;                                                        // rsp_mux_009:src_endofpacket -> nios2_gen2_0_instruction_master_limiter:rsp_sink_endofpacket
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_valid;                              // nios2_gen2_0_instruction_master_limiter:rsp_src_valid -> nios2_gen2_0_instruction_master_agent:rp_valid
	wire  [114:0] nios2_gen2_0_instruction_master_limiter_rsp_src_data;                               // nios2_gen2_0_instruction_master_limiter:rsp_src_data -> nios2_gen2_0_instruction_master_agent:rp_data
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_ready;                              // nios2_gen2_0_instruction_master_agent:rp_ready -> nios2_gen2_0_instruction_master_limiter:rsp_src_ready
	wire    [9:0] nios2_gen2_0_instruction_master_limiter_rsp_src_channel;                            // nios2_gen2_0_instruction_master_limiter:rsp_src_channel -> nios2_gen2_0_instruction_master_agent:rp_channel
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket;                      // nios2_gen2_0_instruction_master_limiter:rsp_src_startofpacket -> nios2_gen2_0_instruction_master_agent:rp_startofpacket
	wire          nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket;                        // nios2_gen2_0_instruction_master_limiter:rsp_src_endofpacket -> nios2_gen2_0_instruction_master_agent:rp_endofpacket
	wire          cmd_mux_007_src_valid;                                                              // cmd_mux_007:src_valid -> dst_ram_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_007_src_data;                                                               // cmd_mux_007:src_data -> dst_ram_s1_burst_adapter:sink0_data
	wire          cmd_mux_007_src_ready;                                                              // dst_ram_s1_burst_adapter:sink0_ready -> cmd_mux_007:src_ready
	wire    [9:0] cmd_mux_007_src_channel;                                                            // cmd_mux_007:src_channel -> dst_ram_s1_burst_adapter:sink0_channel
	wire          cmd_mux_007_src_startofpacket;                                                      // cmd_mux_007:src_startofpacket -> dst_ram_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                        // cmd_mux_007:src_endofpacket -> dst_ram_s1_burst_adapter:sink0_endofpacket
	wire          dst_ram_s1_burst_adapter_source0_valid;                                             // dst_ram_s1_burst_adapter:source0_valid -> dst_ram_s1_agent:cp_valid
	wire  [114:0] dst_ram_s1_burst_adapter_source0_data;                                              // dst_ram_s1_burst_adapter:source0_data -> dst_ram_s1_agent:cp_data
	wire          dst_ram_s1_burst_adapter_source0_ready;                                             // dst_ram_s1_agent:cp_ready -> dst_ram_s1_burst_adapter:source0_ready
	wire    [9:0] dst_ram_s1_burst_adapter_source0_channel;                                           // dst_ram_s1_burst_adapter:source0_channel -> dst_ram_s1_agent:cp_channel
	wire          dst_ram_s1_burst_adapter_source0_startofpacket;                                     // dst_ram_s1_burst_adapter:source0_startofpacket -> dst_ram_s1_agent:cp_startofpacket
	wire          dst_ram_s1_burst_adapter_source0_endofpacket;                                       // dst_ram_s1_burst_adapter:source0_endofpacket -> dst_ram_s1_agent:cp_endofpacket
	wire          cmd_mux_008_src_valid;                                                              // cmd_mux_008:src_valid -> src_ram_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_008_src_data;                                                               // cmd_mux_008:src_data -> src_ram_s1_burst_adapter:sink0_data
	wire          cmd_mux_008_src_ready;                                                              // src_ram_s1_burst_adapter:sink0_ready -> cmd_mux_008:src_ready
	wire    [9:0] cmd_mux_008_src_channel;                                                            // cmd_mux_008:src_channel -> src_ram_s1_burst_adapter:sink0_channel
	wire          cmd_mux_008_src_startofpacket;                                                      // cmd_mux_008:src_startofpacket -> src_ram_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                        // cmd_mux_008:src_endofpacket -> src_ram_s1_burst_adapter:sink0_endofpacket
	wire          src_ram_s1_burst_adapter_source0_valid;                                             // src_ram_s1_burst_adapter:source0_valid -> src_ram_s1_agent:cp_valid
	wire  [114:0] src_ram_s1_burst_adapter_source0_data;                                              // src_ram_s1_burst_adapter:source0_data -> src_ram_s1_agent:cp_data
	wire          src_ram_s1_burst_adapter_source0_ready;                                             // src_ram_s1_agent:cp_ready -> src_ram_s1_burst_adapter:source0_ready
	wire    [9:0] src_ram_s1_burst_adapter_source0_channel;                                           // src_ram_s1_burst_adapter:source0_channel -> src_ram_s1_agent:cp_channel
	wire          src_ram_s1_burst_adapter_source0_startofpacket;                                     // src_ram_s1_burst_adapter:source0_startofpacket -> src_ram_s1_agent:cp_startofpacket
	wire          src_ram_s1_burst_adapter_source0_endofpacket;                                       // src_ram_s1_burst_adapter:source0_endofpacket -> src_ram_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                               // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [114:0] cmd_demux_src0_data;                                                                // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                               // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [9:0] cmd_demux_src0_channel;                                                             // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                       // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                         // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                               // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [114:0] cmd_demux_src1_data;                                                                // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                               // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [9:0] cmd_demux_src1_channel;                                                             // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                       // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                         // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                               // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [114:0] cmd_demux_src2_data;                                                                // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                               // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [9:0] cmd_demux_src2_channel;                                                             // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                       // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                         // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                               // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [114:0] cmd_demux_src3_data;                                                                // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                               // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [9:0] cmd_demux_src3_channel;                                                             // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                       // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                         // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                               // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [114:0] cmd_demux_src4_data;                                                                // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                               // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire    [9:0] cmd_demux_src4_channel;                                                             // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                                       // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                         // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                                               // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [114:0] cmd_demux_src5_data;                                                                // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                                               // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire    [9:0] cmd_demux_src5_channel;                                                             // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                                       // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                                         // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                                               // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [114:0] cmd_demux_src6_data;                                                                // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                                               // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire    [9:0] cmd_demux_src6_channel;                                                             // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                                       // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                                         // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                                               // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [114:0] cmd_demux_src7_data;                                                                // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                                               // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire    [9:0] cmd_demux_src7_channel;                                                             // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                                       // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                                         // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                                               // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire  [114:0] cmd_demux_src8_data;                                                                // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                                               // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire    [9:0] cmd_demux_src8_channel;                                                             // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                                                       // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                                                         // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                           // cmd_demux_001:src0_valid -> cmd_mux_008:sink1_valid
	wire  [114:0] cmd_demux_001_src0_data;                                                            // cmd_demux_001:src0_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_001_src0_ready;                                                           // cmd_mux_008:sink1_ready -> cmd_demux_001:src0_ready
	wire    [9:0] cmd_demux_001_src0_channel;                                                         // cmd_demux_001:src0_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                   // cmd_demux_001:src0_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                     // cmd_demux_001:src0_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                           // cmd_demux_002:src0_valid -> cmd_mux_008:sink2_valid
	wire  [114:0] cmd_demux_002_src0_data;                                                            // cmd_demux_002:src0_data -> cmd_mux_008:sink2_data
	wire          cmd_demux_002_src0_ready;                                                           // cmd_mux_008:sink2_ready -> cmd_demux_002:src0_ready
	wire    [9:0] cmd_demux_002_src0_channel;                                                         // cmd_demux_002:src0_channel -> cmd_mux_008:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                                   // cmd_demux_002:src0_startofpacket -> cmd_mux_008:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                     // cmd_demux_002:src0_endofpacket -> cmd_mux_008:sink2_endofpacket
	wire          cmd_demux_003_src0_valid;                                                           // cmd_demux_003:src0_valid -> cmd_mux_008:sink3_valid
	wire  [114:0] cmd_demux_003_src0_data;                                                            // cmd_demux_003:src0_data -> cmd_mux_008:sink3_data
	wire          cmd_demux_003_src0_ready;                                                           // cmd_mux_008:sink3_ready -> cmd_demux_003:src0_ready
	wire    [9:0] cmd_demux_003_src0_channel;                                                         // cmd_demux_003:src0_channel -> cmd_mux_008:sink3_channel
	wire          cmd_demux_003_src0_startofpacket;                                                   // cmd_demux_003:src0_startofpacket -> cmd_mux_008:sink3_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                                     // cmd_demux_003:src0_endofpacket -> cmd_mux_008:sink3_endofpacket
	wire          cmd_demux_004_src0_valid;                                                           // cmd_demux_004:src0_valid -> cmd_mux_008:sink4_valid
	wire  [114:0] cmd_demux_004_src0_data;                                                            // cmd_demux_004:src0_data -> cmd_mux_008:sink4_data
	wire          cmd_demux_004_src0_ready;                                                           // cmd_mux_008:sink4_ready -> cmd_demux_004:src0_ready
	wire    [9:0] cmd_demux_004_src0_channel;                                                         // cmd_demux_004:src0_channel -> cmd_mux_008:sink4_channel
	wire          cmd_demux_004_src0_startofpacket;                                                   // cmd_demux_004:src0_startofpacket -> cmd_mux_008:sink4_startofpacket
	wire          cmd_demux_004_src0_endofpacket;                                                     // cmd_demux_004:src0_endofpacket -> cmd_mux_008:sink4_endofpacket
	wire          cmd_demux_005_src0_valid;                                                           // cmd_demux_005:src0_valid -> cmd_mux_007:sink1_valid
	wire  [114:0] cmd_demux_005_src0_data;                                                            // cmd_demux_005:src0_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_005_src0_ready;                                                           // cmd_mux_007:sink1_ready -> cmd_demux_005:src0_ready
	wire    [9:0] cmd_demux_005_src0_channel;                                                         // cmd_demux_005:src0_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_005_src0_startofpacket;                                                   // cmd_demux_005:src0_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_005_src0_endofpacket;                                                     // cmd_demux_005:src0_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_006_src0_valid;                                                           // cmd_demux_006:src0_valid -> cmd_mux_007:sink2_valid
	wire  [114:0] cmd_demux_006_src0_data;                                                            // cmd_demux_006:src0_data -> cmd_mux_007:sink2_data
	wire          cmd_demux_006_src0_ready;                                                           // cmd_mux_007:sink2_ready -> cmd_demux_006:src0_ready
	wire    [9:0] cmd_demux_006_src0_channel;                                                         // cmd_demux_006:src0_channel -> cmd_mux_007:sink2_channel
	wire          cmd_demux_006_src0_startofpacket;                                                   // cmd_demux_006:src0_startofpacket -> cmd_mux_007:sink2_startofpacket
	wire          cmd_demux_006_src0_endofpacket;                                                     // cmd_demux_006:src0_endofpacket -> cmd_mux_007:sink2_endofpacket
	wire          cmd_demux_007_src0_valid;                                                           // cmd_demux_007:src0_valid -> cmd_mux_007:sink3_valid
	wire  [114:0] cmd_demux_007_src0_data;                                                            // cmd_demux_007:src0_data -> cmd_mux_007:sink3_data
	wire          cmd_demux_007_src0_ready;                                                           // cmd_mux_007:sink3_ready -> cmd_demux_007:src0_ready
	wire    [9:0] cmd_demux_007_src0_channel;                                                         // cmd_demux_007:src0_channel -> cmd_mux_007:sink3_channel
	wire          cmd_demux_007_src0_startofpacket;                                                   // cmd_demux_007:src0_startofpacket -> cmd_mux_007:sink3_startofpacket
	wire          cmd_demux_007_src0_endofpacket;                                                     // cmd_demux_007:src0_endofpacket -> cmd_mux_007:sink3_endofpacket
	wire          cmd_demux_008_src0_valid;                                                           // cmd_demux_008:src0_valid -> cmd_mux_007:sink4_valid
	wire  [114:0] cmd_demux_008_src0_data;                                                            // cmd_demux_008:src0_data -> cmd_mux_007:sink4_data
	wire          cmd_demux_008_src0_ready;                                                           // cmd_mux_007:sink4_ready -> cmd_demux_008:src0_ready
	wire    [9:0] cmd_demux_008_src0_channel;                                                         // cmd_demux_008:src0_channel -> cmd_mux_007:sink4_channel
	wire          cmd_demux_008_src0_startofpacket;                                                   // cmd_demux_008:src0_startofpacket -> cmd_mux_007:sink4_startofpacket
	wire          cmd_demux_008_src0_endofpacket;                                                     // cmd_demux_008:src0_endofpacket -> cmd_mux_007:sink4_endofpacket
	wire          cmd_demux_009_src0_valid;                                                           // cmd_demux_009:src0_valid -> cmd_mux_005:sink1_valid
	wire  [114:0] cmd_demux_009_src0_data;                                                            // cmd_demux_009:src0_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_009_src0_ready;                                                           // cmd_mux_005:sink1_ready -> cmd_demux_009:src0_ready
	wire    [9:0] cmd_demux_009_src0_channel;                                                         // cmd_demux_009:src0_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_009_src0_startofpacket;                                                   // cmd_demux_009:src0_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_009_src0_endofpacket;                                                     // cmd_demux_009:src0_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_009_src1_valid;                                                           // cmd_demux_009:src1_valid -> cmd_mux_006:sink1_valid
	wire  [114:0] cmd_demux_009_src1_data;                                                            // cmd_demux_009:src1_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_009_src1_ready;                                                           // cmd_mux_006:sink1_ready -> cmd_demux_009:src1_ready
	wire    [9:0] cmd_demux_009_src1_channel;                                                         // cmd_demux_009:src1_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_009_src1_startofpacket;                                                   // cmd_demux_009:src1_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_009_src1_endofpacket;                                                     // cmd_demux_009:src1_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                               // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [114:0] rsp_demux_src0_data;                                                                // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                               // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [9:0] rsp_demux_src0_channel;                                                             // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                       // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                         // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                           // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [114:0] rsp_demux_001_src0_data;                                                            // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                           // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [9:0] rsp_demux_001_src0_channel;                                                         // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                   // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                     // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                           // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [114:0] rsp_demux_002_src0_data;                                                            // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                           // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [9:0] rsp_demux_002_src0_channel;                                                         // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                   // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                     // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                           // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [114:0] rsp_demux_003_src0_data;                                                            // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                           // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [9:0] rsp_demux_003_src0_channel;                                                         // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                   // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                     // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                           // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [114:0] rsp_demux_004_src0_data;                                                            // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                                           // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire    [9:0] rsp_demux_004_src0_channel;                                                         // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                                   // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                     // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                           // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [114:0] rsp_demux_005_src0_data;                                                            // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                                           // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire    [9:0] rsp_demux_005_src0_channel;                                                         // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                                   // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                     // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                                           // rsp_demux_005:src1_valid -> rsp_mux_009:sink0_valid
	wire  [114:0] rsp_demux_005_src1_data;                                                            // rsp_demux_005:src1_data -> rsp_mux_009:sink0_data
	wire          rsp_demux_005_src1_ready;                                                           // rsp_mux_009:sink0_ready -> rsp_demux_005:src1_ready
	wire    [9:0] rsp_demux_005_src1_channel;                                                         // rsp_demux_005:src1_channel -> rsp_mux_009:sink0_channel
	wire          rsp_demux_005_src1_startofpacket;                                                   // rsp_demux_005:src1_startofpacket -> rsp_mux_009:sink0_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                                     // rsp_demux_005:src1_endofpacket -> rsp_mux_009:sink0_endofpacket
	wire          rsp_demux_006_src0_valid;                                                           // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [114:0] rsp_demux_006_src0_data;                                                            // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                                           // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire    [9:0] rsp_demux_006_src0_channel;                                                         // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                                   // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                     // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                                           // rsp_demux_006:src1_valid -> rsp_mux_009:sink1_valid
	wire  [114:0] rsp_demux_006_src1_data;                                                            // rsp_demux_006:src1_data -> rsp_mux_009:sink1_data
	wire          rsp_demux_006_src1_ready;                                                           // rsp_mux_009:sink1_ready -> rsp_demux_006:src1_ready
	wire    [9:0] rsp_demux_006_src1_channel;                                                         // rsp_demux_006:src1_channel -> rsp_mux_009:sink1_channel
	wire          rsp_demux_006_src1_startofpacket;                                                   // rsp_demux_006:src1_startofpacket -> rsp_mux_009:sink1_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                                     // rsp_demux_006:src1_endofpacket -> rsp_mux_009:sink1_endofpacket
	wire          rsp_demux_007_src0_valid;                                                           // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [114:0] rsp_demux_007_src0_data;                                                            // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                                           // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire    [9:0] rsp_demux_007_src0_channel;                                                         // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                                   // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                     // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                                           // rsp_demux_007:src1_valid -> rsp_mux_005:sink0_valid
	wire  [114:0] rsp_demux_007_src1_data;                                                            // rsp_demux_007:src1_data -> rsp_mux_005:sink0_data
	wire          rsp_demux_007_src1_ready;                                                           // rsp_mux_005:sink0_ready -> rsp_demux_007:src1_ready
	wire    [9:0] rsp_demux_007_src1_channel;                                                         // rsp_demux_007:src1_channel -> rsp_mux_005:sink0_channel
	wire          rsp_demux_007_src1_startofpacket;                                                   // rsp_demux_007:src1_startofpacket -> rsp_mux_005:sink0_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                                     // rsp_demux_007:src1_endofpacket -> rsp_mux_005:sink0_endofpacket
	wire          rsp_demux_007_src2_valid;                                                           // rsp_demux_007:src2_valid -> rsp_mux_006:sink0_valid
	wire  [114:0] rsp_demux_007_src2_data;                                                            // rsp_demux_007:src2_data -> rsp_mux_006:sink0_data
	wire          rsp_demux_007_src2_ready;                                                           // rsp_mux_006:sink0_ready -> rsp_demux_007:src2_ready
	wire    [9:0] rsp_demux_007_src2_channel;                                                         // rsp_demux_007:src2_channel -> rsp_mux_006:sink0_channel
	wire          rsp_demux_007_src2_startofpacket;                                                   // rsp_demux_007:src2_startofpacket -> rsp_mux_006:sink0_startofpacket
	wire          rsp_demux_007_src2_endofpacket;                                                     // rsp_demux_007:src2_endofpacket -> rsp_mux_006:sink0_endofpacket
	wire          rsp_demux_007_src3_valid;                                                           // rsp_demux_007:src3_valid -> rsp_mux_007:sink0_valid
	wire  [114:0] rsp_demux_007_src3_data;                                                            // rsp_demux_007:src3_data -> rsp_mux_007:sink0_data
	wire          rsp_demux_007_src3_ready;                                                           // rsp_mux_007:sink0_ready -> rsp_demux_007:src3_ready
	wire    [9:0] rsp_demux_007_src3_channel;                                                         // rsp_demux_007:src3_channel -> rsp_mux_007:sink0_channel
	wire          rsp_demux_007_src3_startofpacket;                                                   // rsp_demux_007:src3_startofpacket -> rsp_mux_007:sink0_startofpacket
	wire          rsp_demux_007_src3_endofpacket;                                                     // rsp_demux_007:src3_endofpacket -> rsp_mux_007:sink0_endofpacket
	wire          rsp_demux_007_src4_valid;                                                           // rsp_demux_007:src4_valid -> rsp_mux_008:sink0_valid
	wire  [114:0] rsp_demux_007_src4_data;                                                            // rsp_demux_007:src4_data -> rsp_mux_008:sink0_data
	wire          rsp_demux_007_src4_ready;                                                           // rsp_mux_008:sink0_ready -> rsp_demux_007:src4_ready
	wire    [9:0] rsp_demux_007_src4_channel;                                                         // rsp_demux_007:src4_channel -> rsp_mux_008:sink0_channel
	wire          rsp_demux_007_src4_startofpacket;                                                   // rsp_demux_007:src4_startofpacket -> rsp_mux_008:sink0_startofpacket
	wire          rsp_demux_007_src4_endofpacket;                                                     // rsp_demux_007:src4_endofpacket -> rsp_mux_008:sink0_endofpacket
	wire          rsp_demux_008_src0_valid;                                                           // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire  [114:0] rsp_demux_008_src0_data;                                                            // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                                           // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire    [9:0] rsp_demux_008_src0_channel;                                                         // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                                   // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                     // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                                           // rsp_demux_008:src1_valid -> rsp_mux_001:sink0_valid
	wire  [114:0] rsp_demux_008_src1_data;                                                            // rsp_demux_008:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_008_src1_ready;                                                           // rsp_mux_001:sink0_ready -> rsp_demux_008:src1_ready
	wire    [9:0] rsp_demux_008_src1_channel;                                                         // rsp_demux_008:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_008_src1_startofpacket;                                                   // rsp_demux_008:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                                     // rsp_demux_008:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_008_src2_valid;                                                           // rsp_demux_008:src2_valid -> rsp_mux_002:sink0_valid
	wire  [114:0] rsp_demux_008_src2_data;                                                            // rsp_demux_008:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_008_src2_ready;                                                           // rsp_mux_002:sink0_ready -> rsp_demux_008:src2_ready
	wire    [9:0] rsp_demux_008_src2_channel;                                                         // rsp_demux_008:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_008_src2_startofpacket;                                                   // rsp_demux_008:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_008_src2_endofpacket;                                                     // rsp_demux_008:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_008_src3_valid;                                                           // rsp_demux_008:src3_valid -> rsp_mux_003:sink0_valid
	wire  [114:0] rsp_demux_008_src3_data;                                                            // rsp_demux_008:src3_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_008_src3_ready;                                                           // rsp_mux_003:sink0_ready -> rsp_demux_008:src3_ready
	wire    [9:0] rsp_demux_008_src3_channel;                                                         // rsp_demux_008:src3_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_008_src3_startofpacket;                                                   // rsp_demux_008:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_008_src3_endofpacket;                                                     // rsp_demux_008:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_008_src4_valid;                                                           // rsp_demux_008:src4_valid -> rsp_mux_004:sink0_valid
	wire  [114:0] rsp_demux_008_src4_data;                                                            // rsp_demux_008:src4_data -> rsp_mux_004:sink0_data
	wire          rsp_demux_008_src4_ready;                                                           // rsp_mux_004:sink0_ready -> rsp_demux_008:src4_ready
	wire    [9:0] rsp_demux_008_src4_channel;                                                         // rsp_demux_008:src4_channel -> rsp_mux_004:sink0_channel
	wire          rsp_demux_008_src4_startofpacket;                                                   // rsp_demux_008:src4_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire          rsp_demux_008_src4_endofpacket;                                                     // rsp_demux_008:src4_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire    [9:0] nios2_gen2_0_data_master_limiter_cmd_valid_data;                                    // nios2_gen2_0_data_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [9:0] nios2_gen2_0_instruction_master_limiter_cmd_valid_data;                             // nios2_gen2_0_instruction_master_limiter:cmd_src_valid -> cmd_demux_009:sink_valid
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid;                           // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data;                            // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready;                           // avalon_st_adapter:in_0_ready -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                      // avalon_st_adapter:out_0_valid -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                                       // avalon_st_adapter:out_0_data -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                      // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                      // avalon_st_adapter:out_0_error -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          simple_dma_csr_agent_rdata_fifo_src_valid;                                          // simple_dma_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] simple_dma_csr_agent_rdata_fifo_src_data;                                           // simple_dma_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          simple_dma_csr_agent_rdata_fifo_src_ready;                                          // avalon_st_adapter_001:in_0_ready -> simple_dma_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                  // avalon_st_adapter_001:out_0_valid -> simple_dma_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                   // avalon_st_adapter_001:out_0_data -> simple_dma_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                  // simple_dma_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                  // avalon_st_adapter_001:out_0_error -> simple_dma_csr_agent:rdata_fifo_sink_error
	wire          pipelined_dma_csr_agent_rdata_fifo_src_valid;                                       // pipelined_dma_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] pipelined_dma_csr_agent_rdata_fifo_src_data;                                        // pipelined_dma_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          pipelined_dma_csr_agent_rdata_fifo_src_ready;                                       // avalon_st_adapter_002:in_0_ready -> pipelined_dma_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                  // avalon_st_adapter_002:out_0_valid -> pipelined_dma_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                   // avalon_st_adapter_002:out_0_data -> pipelined_dma_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                  // pipelined_dma_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                  // avalon_st_adapter_002:out_0_error -> pipelined_dma_csr_agent:rdata_fifo_sink_error
	wire          burst_dma_csr_agent_rdata_fifo_src_valid;                                           // burst_dma_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] burst_dma_csr_agent_rdata_fifo_src_data;                                            // burst_dma_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          burst_dma_csr_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter_003:in_0_ready -> burst_dma_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                  // avalon_st_adapter_003:out_0_valid -> burst_dma_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                   // avalon_st_adapter_003:out_0_data -> burst_dma_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                  // burst_dma_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                  // avalon_st_adapter_003:out_0_error -> burst_dma_csr_agent:rdata_fifo_sink_error
	wire          block_dma_csr_agent_rdata_fifo_src_valid;                                           // block_dma_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] block_dma_csr_agent_rdata_fifo_src_data;                                            // block_dma_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          block_dma_csr_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter_004:in_0_ready -> block_dma_csr_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                  // avalon_st_adapter_004:out_0_valid -> block_dma_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                   // avalon_st_adapter_004:out_0_data -> block_dma_csr_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                  // block_dma_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                  // avalon_st_adapter_004:out_0_error -> block_dma_csr_agent:rdata_fifo_sink_error
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid;                            // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data;                             // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_005:in_0_ready -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                  // avalon_st_adapter_005:out_0_valid -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                   // avalon_st_adapter_005:out_0_data -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                  // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                  // avalon_st_adapter_005:out_0_error -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          program_s1_agent_rdata_fifo_src_valid;                                              // program_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] program_s1_agent_rdata_fifo_src_data;                                               // program_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          program_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_006:in_0_ready -> program_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                  // avalon_st_adapter_006:out_0_valid -> program_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                   // avalon_st_adapter_006:out_0_data -> program_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                  // program_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                  // avalon_st_adapter_006:out_0_error -> program_s1_agent:rdata_fifo_sink_error
	wire          dst_ram_s1_agent_rdata_fifo_src_valid;                                              // dst_ram_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] dst_ram_s1_agent_rdata_fifo_src_data;                                               // dst_ram_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          dst_ram_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_007:in_0_ready -> dst_ram_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                  // avalon_st_adapter_007:out_0_valid -> dst_ram_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                   // avalon_st_adapter_007:out_0_data -> dst_ram_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                  // dst_ram_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                  // avalon_st_adapter_007:out_0_error -> dst_ram_s1_agent:rdata_fifo_sink_error
	wire          src_ram_s1_agent_rdata_fifo_src_valid;                                              // src_ram_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] src_ram_s1_agent_rdata_fifo_src_data;                                               // src_ram_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          src_ram_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_008:in_0_ready -> src_ram_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                  // avalon_st_adapter_008:out_0_valid -> src_ram_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                   // avalon_st_adapter_008:out_0_data -> src_ram_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                  // src_ram_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                  // avalon_st_adapter_008:out_0_error -> src_ram_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) nios2_gen2_0_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                               //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_gen2_0_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (nios2_gen2_0_data_master_byteenable),                                         //                          .byteenable
		.av_read                (nios2_gen2_0_data_master_read),                                               //                          .read
		.av_readdata            (nios2_gen2_0_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (nios2_gen2_0_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (nios2_gen2_0_data_master_write),                                              //                          .write
		.av_writedata           (nios2_gen2_0_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (nios2_gen2_0_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                        //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                        //               (terminated)
		.av_begintransfer       (1'b0),                                                                        //               (terminated)
		.av_chipselect          (1'b0),                                                                        //               (terminated)
		.av_lock                (1'b0),                                                                        //               (terminated)
		.uav_clken              (),                                                                            //               (terminated)
		.av_clken               (1'b1),                                                                        //               (terminated)
		.uav_response           (2'b00),                                                                       //               (terminated)
		.av_response            (),                                                                            //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                        //               (terminated)
		.av_writeresponsevalid  ()                                                                             //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) simple_dma_read_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address            (simple_dma_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (simple_dma_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (simple_dma_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (simple_dma_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (simple_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (simple_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (simple_dma_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (simple_dma_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (simple_dma_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (simple_dma_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (simple_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (simple_dma_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (simple_dma_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (simple_dma_read_master_read),                                               //                          .read
		.av_readdata            (simple_dma_read_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_write               (1'b0),                                                                      //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                      //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pipelined_dma_read_master_translator (
		.clk                    (clk_0_clk_clk),                                                                //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                               //                     reset.reset
		.uav_address            (pipelined_dma_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pipelined_dma_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pipelined_dma_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pipelined_dma_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pipelined_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pipelined_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pipelined_dma_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pipelined_dma_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pipelined_dma_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pipelined_dma_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pipelined_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pipelined_dma_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pipelined_dma_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (pipelined_dma_read_master_read),                                               //                          .read
		.av_readdata            (pipelined_dma_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (pipelined_dma_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                         //               (terminated)
		.av_byteenable          (4'b1111),                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                         //               (terminated)
		.av_begintransfer       (1'b0),                                                                         //               (terminated)
		.av_chipselect          (1'b0),                                                                         //               (terminated)
		.av_write               (1'b0),                                                                         //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                         //               (terminated)
		.av_lock                (1'b0),                                                                         //               (terminated)
		.av_debugaccess         (1'b0),                                                                         //               (terminated)
		.uav_clken              (),                                                                             //               (terminated)
		.av_clken               (1'b1),                                                                         //               (terminated)
		.uav_response           (2'b00),                                                                        //               (terminated)
		.av_response            (),                                                                             //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                         //               (terminated)
		.av_writeresponsevalid  ()                                                                              //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (6),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) burst_dma_read_master_translator (
		.clk                    (clk_0_clk_clk),                                                            //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (burst_dma_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (burst_dma_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (burst_dma_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (burst_dma_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (burst_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (burst_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (burst_dma_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (burst_dma_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (burst_dma_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (burst_dma_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (burst_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (burst_dma_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (burst_dma_read_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (burst_dma_read_master_burstcount),                                         //                          .burstcount
		.av_read                (burst_dma_read_master_read),                                               //                          .read
		.av_readdata            (burst_dma_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (burst_dma_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_byteenable          (4'b1111),                                                                  //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                     //               (terminated)
		.av_write               (1'b0),                                                                     //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                     //               (terminated)
		.av_lock                (1'b0),                                                                     //               (terminated)
		.av_debugaccess         (1'b0),                                                                     //               (terminated)
		.uav_clken              (),                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                    //               (terminated)
		.av_response            (),                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                          //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) block_dma_read_master_translator (
		.clk                    (clk_0_clk_clk),                                                            //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (block_dma_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (block_dma_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (block_dma_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (block_dma_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (block_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (block_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (block_dma_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (block_dma_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (block_dma_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (block_dma_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (block_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (block_dma_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (block_dma_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (block_dma_read_master_read),                                               //                          .read
		.av_readdata            (block_dma_read_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                     //               (terminated)
		.av_byteenable          (4'b1111),                                                                  //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                     //               (terminated)
		.av_readdatavalid       (),                                                                         //               (terminated)
		.av_write               (1'b0),                                                                     //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                     //               (terminated)
		.av_lock                (1'b0),                                                                     //               (terminated)
		.av_debugaccess         (1'b0),                                                                     //               (terminated)
		.uav_clken              (),                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                    //               (terminated)
		.av_response            (),                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                          //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) simple_dma_write_master_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                             //                     reset.reset
		.uav_address            (simple_dma_write_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (simple_dma_write_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (simple_dma_write_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (simple_dma_write_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (simple_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (simple_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (simple_dma_write_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (simple_dma_write_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (simple_dma_write_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (simple_dma_write_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (simple_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (simple_dma_write_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (simple_dma_write_master_waitrequest),                                        //                          .waitrequest
		.av_write               (simple_dma_write_master_write),                                              //                          .write
		.av_writedata           (simple_dma_write_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_read                (1'b0),                                                                       //               (terminated)
		.av_readdata            (),                                                                           //               (terminated)
		.av_readdatavalid       (),                                                                           //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pipelined_dma_write_master_translator (
		.clk                    (clk_0_clk_clk),                                                                 //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                //                     reset.reset
		.uav_address            (pipelined_dma_write_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pipelined_dma_write_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pipelined_dma_write_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pipelined_dma_write_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pipelined_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pipelined_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pipelined_dma_write_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pipelined_dma_write_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pipelined_dma_write_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pipelined_dma_write_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pipelined_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pipelined_dma_write_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pipelined_dma_write_master_waitrequest),                                        //                          .waitrequest
		.av_write               (pipelined_dma_write_master_write),                                              //                          .write
		.av_writedata           (pipelined_dma_write_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                          //               (terminated)
		.av_byteenable          (4'b1111),                                                                       //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                          //               (terminated)
		.av_begintransfer       (1'b0),                                                                          //               (terminated)
		.av_chipselect          (1'b0),                                                                          //               (terminated)
		.av_read                (1'b0),                                                                          //               (terminated)
		.av_readdata            (),                                                                              //               (terminated)
		.av_readdatavalid       (),                                                                              //               (terminated)
		.av_lock                (1'b0),                                                                          //               (terminated)
		.av_debugaccess         (1'b0),                                                                          //               (terminated)
		.uav_clken              (),                                                                              //               (terminated)
		.av_clken               (1'b1),                                                                          //               (terminated)
		.uav_response           (2'b00),                                                                         //               (terminated)
		.av_response            (),                                                                              //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                          //               (terminated)
		.av_writeresponsevalid  ()                                                                               //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (6),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) burst_dma_write_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address            (burst_dma_write_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (burst_dma_write_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (burst_dma_write_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (burst_dma_write_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (burst_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (burst_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (burst_dma_write_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (burst_dma_write_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (burst_dma_write_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (burst_dma_write_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (burst_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (burst_dma_write_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (burst_dma_write_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (burst_dma_write_master_burstcount),                                         //                          .burstcount
		.av_write               (burst_dma_write_master_write),                                              //                          .write
		.av_writedata           (burst_dma_write_master_writedata),                                          //                          .writedata
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_read                (1'b0),                                                                      //               (terminated)
		.av_readdata            (),                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) block_dma_write_master_translator (
		.clk                    (clk_0_clk_clk),                                                             //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address            (block_dma_write_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (block_dma_write_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (block_dma_write_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (block_dma_write_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (block_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (block_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (block_dma_write_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (block_dma_write_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (block_dma_write_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (block_dma_write_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (block_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (block_dma_write_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (block_dma_write_master_waitrequest),                                        //                          .waitrequest
		.av_write               (block_dma_write_master_write),                                              //                          .write
		.av_writedata           (block_dma_write_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_read                (1'b0),                                                                      //               (terminated)
		.av_readdata            (),                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) nios2_gen2_0_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                                      //                       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_gen2_0_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (nios2_gen2_0_instruction_master_read),                                               //                          .read
		.av_readdata            (nios2_gen2_0_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (nios2_gen2_0_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                               //               (terminated)
		.av_byteenable          (4'b1111),                                                                            //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                                               //               (terminated)
		.av_write               (1'b0),                                                                               //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                               //               (terminated)
		.av_lock                (1'b0),                                                                               //               (terminated)
		.av_debugaccess         (1'b0),                                                                               //               (terminated)
		.uav_clken              (),                                                                                   //               (terminated)
		.av_clken               (1'b1),                                                                               //               (terminated)
		.uav_response           (2'b00),                                                                              //               (terminated)
		.av_response            (),                                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                                    //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_0_avalon_jtag_slave_translator (
		.clk                    (clk_0_clk_clk),                                        //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),       //                    reset.reset
		.uav_address            (jtag_uart_0_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_uart_0_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_uart_0_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_uart_0_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_0_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_uart_0_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_uart_0_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_uart_0_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_uart_0_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_uart_0_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) simple_dma_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (simple_dma_csr_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (simple_dma_csr_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (simple_dma_csr_agent_m0_read),                   //                         .read
		.uav_write              (simple_dma_csr_agent_m0_write),                  //                         .write
		.uav_waitrequest        (simple_dma_csr_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (simple_dma_csr_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (simple_dma_csr_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (simple_dma_csr_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (simple_dma_csr_agent_m0_writedata),              //                         .writedata
		.uav_lock               (simple_dma_csr_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (simple_dma_csr_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (simple_dma_csr_address),                         //      avalon_anti_slave_0.address
		.av_write               (simple_dma_csr_write),                           //                         .write
		.av_readdata            (simple_dma_csr_readdata),                        //                         .readdata
		.av_writedata           (simple_dma_csr_writedata),                       //                         .writedata
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pipelined_dma_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pipelined_dma_csr_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (pipelined_dma_csr_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (pipelined_dma_csr_agent_m0_read),                //                         .read
		.uav_write              (pipelined_dma_csr_agent_m0_write),               //                         .write
		.uav_waitrequest        (pipelined_dma_csr_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (pipelined_dma_csr_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (pipelined_dma_csr_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (pipelined_dma_csr_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (pipelined_dma_csr_agent_m0_writedata),           //                         .writedata
		.uav_lock               (pipelined_dma_csr_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (pipelined_dma_csr_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (pipelined_dma_csr_address),                      //      avalon_anti_slave_0.address
		.av_write               (pipelined_dma_csr_write),                        //                         .write
		.av_readdata            (pipelined_dma_csr_readdata),                     //                         .readdata
		.av_writedata           (pipelined_dma_csr_writedata),                    //                         .writedata
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) burst_dma_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (burst_dma_csr_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (burst_dma_csr_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (burst_dma_csr_agent_m0_read),                    //                         .read
		.uav_write              (burst_dma_csr_agent_m0_write),                   //                         .write
		.uav_waitrequest        (burst_dma_csr_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (burst_dma_csr_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (burst_dma_csr_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (burst_dma_csr_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (burst_dma_csr_agent_m0_writedata),               //                         .writedata
		.uav_lock               (burst_dma_csr_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (burst_dma_csr_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (burst_dma_csr_address),                          //      avalon_anti_slave_0.address
		.av_write               (burst_dma_csr_write),                            //                         .write
		.av_readdata            (burst_dma_csr_readdata),                         //                         .readdata
		.av_writedata           (burst_dma_csr_writedata),                        //                         .writedata
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) block_dma_csr_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (block_dma_csr_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (block_dma_csr_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (block_dma_csr_agent_m0_read),                    //                         .read
		.uav_write              (block_dma_csr_agent_m0_write),                   //                         .write
		.uav_waitrequest        (block_dma_csr_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (block_dma_csr_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (block_dma_csr_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (block_dma_csr_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (block_dma_csr_agent_m0_writedata),               //                         .writedata
		.uav_lock               (block_dma_csr_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (block_dma_csr_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (block_dma_csr_address),                          //      avalon_anti_slave_0.address
		.av_write               (block_dma_csr_write),                            //                         .write
		.av_readdata            (block_dma_csr_readdata),                         //                         .readdata
		.av_writedata           (block_dma_csr_writedata),                        //                         .writedata
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) nios2_gen2_0_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                                       //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (nios2_gen2_0_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (nios2_gen2_0_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (nios2_gen2_0_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (nios2_gen2_0_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (nios2_gen2_0_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (nios2_gen2_0_debug_mem_slave_write),                  //                         .write
		.av_read                (nios2_gen2_0_debug_mem_slave_read),                   //                         .read
		.av_readdata            (nios2_gen2_0_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (nios2_gen2_0_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (nios2_gen2_0_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (nios2_gen2_0_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (nios2_gen2_0_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (15),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) program_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (program_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (program_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (program_s1_agent_m0_read),                       //                         .read
		.uav_write              (program_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (program_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (program_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (program_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (program_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (program_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (program_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (program_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (program_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (program_s1_write),                               //                         .write
		.av_readdata            (program_s1_readdata),                            //                         .readdata
		.av_writedata           (program_s1_writedata),                           //                         .writedata
		.av_byteenable          (program_s1_byteenable),                          //                         .byteenable
		.av_chipselect          (program_s1_chipselect),                          //                         .chipselect
		.av_clken               (program_s1_clken),                               //                         .clken
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dst_ram_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (dst_ram_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (dst_ram_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (dst_ram_s1_agent_m0_read),                       //                         .read
		.uav_write              (dst_ram_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (dst_ram_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (dst_ram_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (dst_ram_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (dst_ram_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (dst_ram_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (dst_ram_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (dst_ram_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (dst_ram_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (dst_ram_s1_write),                               //                         .write
		.av_readdata            (dst_ram_s1_readdata),                            //                         .readdata
		.av_writedata           (dst_ram_s1_writedata),                           //                         .writedata
		.av_byteenable          (dst_ram_s1_byteenable),                          //                         .byteenable
		.av_chipselect          (dst_ram_s1_chipselect),                          //                         .chipselect
		.av_clken               (dst_ram_s1_clken),                               //                         .clken
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) src_ram_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (src_ram_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (src_ram_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (src_ram_s1_agent_m0_read),                       //                         .read
		.uav_write              (src_ram_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (src_ram_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (src_ram_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (src_ram_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (src_ram_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (src_ram_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (src_ram_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (src_ram_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (src_ram_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (src_ram_s1_write),                               //                         .write
		.av_readdata            (src_ram_s1_readdata),                            //                         .readdata
		.av_writedata           (src_ram_s1_writedata),                           //                         .writedata
		.av_byteenable          (src_ram_s1_byteenable),                          //                         .byteenable
		.av_chipselect          (src_ram_s1_chipselect),                          //                         .chipselect
		.av_clken               (src_ram_s1_clken),                               //                         .clken
		.av_read                (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (4),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_gen2_0_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                               //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_gen2_0_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_gen2_0_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_gen2_0_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_gen2_0_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (nios2_gen2_0_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (nios2_gen2_0_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (nios2_gen2_0_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (nios2_gen2_0_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (nios2_gen2_0_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (nios2_gen2_0_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                            // (terminated)
		.av_writeresponsevalid ()                                                                             // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (8),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) simple_dma_read_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address            (simple_dma_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (simple_dma_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (simple_dma_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (simple_dma_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (simple_dma_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (simple_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (simple_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (simple_dma_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (simple_dma_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (simple_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (simple_dma_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (simple_dma_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (simple_dma_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (simple_dma_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (simple_dma_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (simple_dma_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (6),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pipelined_dma_read_master_agent (
		.clk                   (clk_0_clk_clk),                                                                //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                               // clk_reset.reset
		.av_address            (pipelined_dma_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pipelined_dma_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pipelined_dma_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pipelined_dma_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pipelined_dma_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pipelined_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pipelined_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pipelined_dma_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pipelined_dma_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pipelined_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pipelined_dma_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pipelined_dma_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pipelined_dma_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pipelined_dma_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pipelined_dma_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pipelined_dma_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                        //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                         //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                      //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                  //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                        //          .ready
		.av_response           (),                                                                             // (terminated)
		.av_writeresponsevalid ()                                                                              // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (8),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) burst_dma_read_master_agent (
		.clk                   (clk_0_clk_clk),                                                            //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (burst_dma_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (burst_dma_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (burst_dma_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (burst_dma_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (burst_dma_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (burst_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (burst_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (burst_dma_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (burst_dma_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (burst_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (burst_dma_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (burst_dma_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (burst_dma_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (burst_dma_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (burst_dma_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (burst_dma_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                    //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                     //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                  //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                            //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                              //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                                    //          .ready
		.av_response           (),                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                          // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) block_dma_read_master_agent (
		.clk                   (clk_0_clk_clk),                                                            //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (block_dma_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (block_dma_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (block_dma_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (block_dma_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (block_dma_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (block_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (block_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (block_dma_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (block_dma_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (block_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (block_dma_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (block_dma_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (block_dma_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (block_dma_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (block_dma_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (block_dma_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_004_src_valid),                                                    //        rp.valid
		.rp_data               (rsp_mux_004_src_data),                                                     //          .data
		.rp_channel            (rsp_mux_004_src_channel),                                                  //          .channel
		.rp_startofpacket      (rsp_mux_004_src_startofpacket),                                            //          .startofpacket
		.rp_endofpacket        (rsp_mux_004_src_endofpacket),                                              //          .endofpacket
		.rp_ready              (rsp_mux_004_src_ready),                                                    //          .ready
		.av_response           (),                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                          // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (9),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) simple_dma_write_master_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.av_address            (simple_dma_write_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (simple_dma_write_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (simple_dma_write_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (simple_dma_write_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (simple_dma_write_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (simple_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (simple_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (simple_dma_write_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (simple_dma_write_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (simple_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (simple_dma_write_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (simple_dma_write_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (simple_dma_write_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (simple_dma_write_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (simple_dma_write_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (simple_dma_write_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_005_src_valid),                                                      //        rp.valid
		.rp_data               (rsp_mux_005_src_data),                                                       //          .data
		.rp_channel            (rsp_mux_005_src_channel),                                                    //          .channel
		.rp_startofpacket      (rsp_mux_005_src_startofpacket),                                              //          .startofpacket
		.rp_endofpacket        (rsp_mux_005_src_endofpacket),                                                //          .endofpacket
		.rp_ready              (rsp_mux_005_src_ready),                                                      //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (7),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pipelined_dma_write_master_agent (
		.clk                   (clk_0_clk_clk),                                                                 //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.av_address            (pipelined_dma_write_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pipelined_dma_write_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pipelined_dma_write_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pipelined_dma_write_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pipelined_dma_write_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pipelined_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pipelined_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pipelined_dma_write_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pipelined_dma_write_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pipelined_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pipelined_dma_write_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pipelined_dma_write_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pipelined_dma_write_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pipelined_dma_write_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pipelined_dma_write_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pipelined_dma_write_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_006_src_valid),                                                         //        rp.valid
		.rp_data               (rsp_mux_006_src_data),                                                          //          .data
		.rp_channel            (rsp_mux_006_src_channel),                                                       //          .channel
		.rp_startofpacket      (rsp_mux_006_src_startofpacket),                                                 //          .startofpacket
		.rp_endofpacket        (rsp_mux_006_src_endofpacket),                                                   //          .endofpacket
		.rp_ready              (rsp_mux_006_src_ready),                                                         //          .ready
		.av_response           (),                                                                              // (terminated)
		.av_writeresponsevalid ()                                                                               // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (8),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) burst_dma_write_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address            (burst_dma_write_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (burst_dma_write_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (burst_dma_write_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (burst_dma_write_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (burst_dma_write_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (burst_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (burst_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (burst_dma_write_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (burst_dma_write_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (burst_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (burst_dma_write_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (burst_dma_write_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (burst_dma_write_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (burst_dma_write_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (burst_dma_write_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (burst_dma_write_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_007_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_007_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_007_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_007_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_007_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_007_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) block_dma_write_master_agent (
		.clk                   (clk_0_clk_clk),                                                             //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address            (block_dma_write_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (block_dma_write_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (block_dma_write_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (block_dma_write_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (block_dma_write_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (block_dma_write_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (block_dma_write_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (block_dma_write_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (block_dma_write_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (block_dma_write_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (block_dma_write_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (block_dma_write_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (block_dma_write_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (block_dma_write_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (block_dma_write_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (block_dma_write_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_008_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_008_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_008_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_008_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_008_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_008_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (5),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_gen2_0_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                                      //       clk.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_gen2_0_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_gen2_0_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_gen2_0_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_gen2_0_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (nios2_gen2_0_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (nios2_gen2_0_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (nios2_gen2_0_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (nios2_gen2_0_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_0_avalon_jtag_slave_agent (
		.clk                     (clk_0_clk_clk),                                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (jtag_uart_0_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_0_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_0_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_0_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                              //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                              //                .valid
		.cp_data                 (cmd_mux_src_data),                                               //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                      //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                        //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                            //                .channel
		.rf_sink_ready           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                  // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                  //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                   //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                  //                .error
		.rdata_fifo_src_ready    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated)
		.csr_read          (1'b0),                                                           // (terminated)
		.csr_write         (1'b0),                                                           // (terminated)
		.csr_readdata      (),                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated)
		.almost_full_data  (),                                                               // (terminated)
		.almost_empty_data (),                                                               // (terminated)
		.in_empty          (1'b0),                                                           // (terminated)
		.out_empty         (),                                                               // (terminated)
		.in_error          (1'b0),                                                           // (terminated)
		.out_error         (),                                                               // (terminated)
		.in_channel        (1'b0),                                                           // (terminated)
		.out_channel       ()                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) simple_dma_csr_agent (
		.clk                     (clk_0_clk_clk),                                   //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (simple_dma_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (simple_dma_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (simple_dma_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (simple_dma_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (simple_dma_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (simple_dma_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (simple_dma_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (simple_dma_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (simple_dma_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (simple_dma_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (simple_dma_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (simple_dma_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (simple_dma_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (simple_dma_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (simple_dma_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (simple_dma_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                           //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                           //                .valid
		.cp_data                 (cmd_mux_001_src_data),                            //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                   //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                     //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                         //                .channel
		.rf_sink_ready           (simple_dma_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (simple_dma_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (simple_dma_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (simple_dma_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (simple_dma_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (simple_dma_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (simple_dma_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (simple_dma_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (simple_dma_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (simple_dma_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),               //                .error
		.rdata_fifo_src_ready    (simple_dma_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (simple_dma_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (simple_dma_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) simple_dma_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                   //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (simple_dma_csr_agent_rf_source_data),             //        in.data
		.in_valid          (simple_dma_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (simple_dma_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (simple_dma_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (simple_dma_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (simple_dma_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (simple_dma_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (simple_dma_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (simple_dma_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (simple_dma_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                           // (terminated)
		.csr_read          (1'b0),                                            // (terminated)
		.csr_write         (1'b0),                                            // (terminated)
		.csr_readdata      (),                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated)
		.almost_full_data  (),                                                // (terminated)
		.almost_empty_data (),                                                // (terminated)
		.in_empty          (1'b0),                                            // (terminated)
		.out_empty         (),                                                // (terminated)
		.in_error          (1'b0),                                            // (terminated)
		.out_error         (),                                                // (terminated)
		.in_channel        (1'b0),                                            // (terminated)
		.out_channel       ()                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pipelined_dma_csr_agent (
		.clk                     (clk_0_clk_clk),                                      //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (pipelined_dma_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pipelined_dma_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pipelined_dma_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pipelined_dma_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pipelined_dma_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (pipelined_dma_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pipelined_dma_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pipelined_dma_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (pipelined_dma_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pipelined_dma_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (pipelined_dma_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (pipelined_dma_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pipelined_dma_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (pipelined_dma_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (pipelined_dma_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (pipelined_dma_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                              //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                              //                .valid
		.cp_data                 (cmd_mux_002_src_data),                               //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                      //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                        //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                            //                .channel
		.rf_sink_ready           (pipelined_dma_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pipelined_dma_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pipelined_dma_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pipelined_dma_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pipelined_dma_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pipelined_dma_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pipelined_dma_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pipelined_dma_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pipelined_dma_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pipelined_dma_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                  // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                  //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                   //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                  //                .error
		.rdata_fifo_src_ready    (pipelined_dma_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pipelined_dma_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pipelined_dma_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pipelined_dma_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                      //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (pipelined_dma_csr_agent_rf_source_data),             //        in.data
		.in_valid          (pipelined_dma_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (pipelined_dma_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pipelined_dma_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pipelined_dma_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pipelined_dma_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pipelined_dma_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pipelined_dma_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pipelined_dma_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pipelined_dma_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) burst_dma_csr_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (burst_dma_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (burst_dma_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (burst_dma_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (burst_dma_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (burst_dma_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (burst_dma_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (burst_dma_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (burst_dma_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (burst_dma_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (burst_dma_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (burst_dma_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (burst_dma_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (burst_dma_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (burst_dma_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (burst_dma_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (burst_dma_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_003_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                        //                .channel
		.rf_sink_ready           (burst_dma_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (burst_dma_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (burst_dma_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (burst_dma_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (burst_dma_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (burst_dma_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (burst_dma_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (burst_dma_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (burst_dma_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (burst_dma_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),              //                .error
		.rdata_fifo_src_ready    (burst_dma_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (burst_dma_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (burst_dma_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) burst_dma_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (burst_dma_csr_agent_rf_source_data),             //        in.data
		.in_valid          (burst_dma_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (burst_dma_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (burst_dma_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (burst_dma_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (burst_dma_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (burst_dma_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (burst_dma_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (burst_dma_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (burst_dma_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) block_dma_csr_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (block_dma_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (block_dma_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (block_dma_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (block_dma_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (block_dma_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (block_dma_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (block_dma_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (block_dma_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (block_dma_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (block_dma_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (block_dma_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (block_dma_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (block_dma_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (block_dma_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (block_dma_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (block_dma_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_004_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                        //                .channel
		.rf_sink_ready           (block_dma_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (block_dma_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (block_dma_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (block_dma_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (block_dma_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (block_dma_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (block_dma_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (block_dma_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (block_dma_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (block_dma_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),              //                .error
		.rdata_fifo_src_ready    (block_dma_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (block_dma_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (block_dma_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) block_dma_csr_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (block_dma_csr_agent_rf_source_data),             //        in.data
		.in_valid          (block_dma_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (block_dma_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (block_dma_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (block_dma_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (block_dma_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (block_dma_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (block_dma_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (block_dma_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (block_dma_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) nios2_gen2_0_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                                 //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (nios2_gen2_0_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (nios2_gen2_0_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (nios2_gen2_0_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (nios2_gen2_0_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (nios2_gen2_0_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (nios2_gen2_0_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (nios2_gen2_0_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                         //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                         //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                          //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                   //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                       //                .channel
		.rf_sink_ready           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                             //                .error
		.rdata_fifo_src_ready    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) nios2_gen2_0_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                                 //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated)
		.csr_read          (1'b0),                                                          // (terminated)
		.csr_write         (1'b0),                                                          // (terminated)
		.csr_readdata      (),                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated)
		.almost_full_data  (),                                                              // (terminated)
		.almost_empty_data (),                                                              // (terminated)
		.in_empty          (1'b0),                                                          // (terminated)
		.out_empty         (),                                                              // (terminated)
		.in_error          (1'b0),                                                          // (terminated)
		.out_error         (),                                                              // (terminated)
		.in_channel        (1'b0),                                                          // (terminated)
		.out_channel       ()                                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) program_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (program_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (program_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (program_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (program_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (program_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (program_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (program_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (program_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (program_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (program_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (program_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (program_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (program_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (program_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (program_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (program_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_006_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                        //                .channel
		.rf_sink_ready           (program_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (program_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (program_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (program_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (program_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (program_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (program_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (program_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (program_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (program_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),              //                .error
		.rdata_fifo_src_ready    (program_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (program_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (program_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) program_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (program_s1_agent_rf_source_data),                //        in.data
		.in_valid          (program_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (program_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (program_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (program_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (program_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (program_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (program_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (program_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (program_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dst_ram_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (dst_ram_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (dst_ram_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (dst_ram_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (dst_ram_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (dst_ram_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (dst_ram_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (dst_ram_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (dst_ram_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (dst_ram_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (dst_ram_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (dst_ram_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (dst_ram_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (dst_ram_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (dst_ram_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (dst_ram_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (dst_ram_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (dst_ram_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (dst_ram_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (dst_ram_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (dst_ram_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (dst_ram_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (dst_ram_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (dst_ram_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (dst_ram_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (dst_ram_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (dst_ram_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (dst_ram_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (dst_ram_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (dst_ram_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (dst_ram_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (dst_ram_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (dst_ram_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),              //                .error
		.rdata_fifo_src_ready    (dst_ram_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dst_ram_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (dst_ram_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dst_ram_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (dst_ram_s1_agent_rf_source_data),                //        in.data
		.in_valid          (dst_ram_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (dst_ram_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (dst_ram_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (dst_ram_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (dst_ram_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (dst_ram_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (dst_ram_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (dst_ram_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (dst_ram_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) src_ram_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (nios2_gen2_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (src_ram_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (src_ram_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (src_ram_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (src_ram_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (src_ram_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (src_ram_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (src_ram_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (src_ram_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (src_ram_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (src_ram_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (src_ram_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (src_ram_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (src_ram_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (src_ram_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (src_ram_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (src_ram_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (src_ram_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (src_ram_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (src_ram_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (src_ram_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (src_ram_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (src_ram_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (src_ram_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (src_ram_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (src_ram_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (src_ram_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (src_ram_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (src_ram_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (src_ram_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (src_ram_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (src_ram_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (src_ram_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),              //                .error
		.rdata_fifo_src_ready    (src_ram_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (src_ram_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (src_ram_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) src_ram_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (src_ram_s1_agent_rf_source_data),                //        in.data
		.in_valid          (src_ram_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (src_ram_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (src_ram_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (src_ram_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (src_ram_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (src_ram_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (src_ram_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (src_ram_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (src_ram_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	nios_custom_dma_mm_interconnect_0_router router (
		.sink_ready         (nios2_gen2_0_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (nios2_gen2_0_data_master_agent_cp_valid),         //          .valid
		.sink_data          (nios2_gen2_0_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (nios2_gen2_0_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                   //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                                //       src.ready
		.src_valid          (router_src_valid),                                //          .valid
		.src_data           (router_src_data),                                 //          .data
		.src_channel        (router_src_channel),                              //          .channel
		.src_startofpacket  (router_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                           //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (simple_dma_read_master_agent_cp_ready),          //      sink.ready
		.sink_valid         (simple_dma_read_master_agent_cp_valid),          //          .valid
		.sink_data          (simple_dma_read_master_agent_cp_data),           //          .data
		.sink_startofpacket (simple_dma_read_master_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (simple_dma_read_master_agent_cp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                           //       src.ready
		.src_valid          (router_001_src_valid),                           //          .valid
		.src_data           (router_001_src_data),                            //          .data
		.src_channel        (router_001_src_channel),                         //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_001 router_002 (
		.sink_ready         (pipelined_dma_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (pipelined_dma_read_master_agent_cp_valid),         //          .valid
		.sink_data          (pipelined_dma_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (pipelined_dma_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (pipelined_dma_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_002_src_ready),                             //       src.ready
		.src_valid          (router_002_src_valid),                             //          .valid
		.src_data           (router_002_src_data),                              //          .data
		.src_channel        (router_002_src_channel),                           //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                        //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_001 router_003 (
		.sink_ready         (burst_dma_read_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (burst_dma_read_master_agent_cp_valid),           //          .valid
		.sink_data          (burst_dma_read_master_agent_cp_data),            //          .data
		.sink_startofpacket (burst_dma_read_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (burst_dma_read_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                           //       src.ready
		.src_valid          (router_003_src_valid),                           //          .valid
		.src_data           (router_003_src_data),                            //          .data
		.src_channel        (router_003_src_channel),                         //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_001 router_004 (
		.sink_ready         (block_dma_read_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (block_dma_read_master_agent_cp_valid),           //          .valid
		.sink_data          (block_dma_read_master_agent_cp_data),            //          .data
		.sink_startofpacket (block_dma_read_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (block_dma_read_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                           //       src.ready
		.src_valid          (router_004_src_valid),                           //          .valid
		.src_data           (router_004_src_data),                            //          .data
		.src_channel        (router_004_src_channel),                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (simple_dma_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (simple_dma_write_master_agent_cp_valid),         //          .valid
		.sink_data          (simple_dma_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (simple_dma_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (simple_dma_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                           //       src.ready
		.src_valid          (router_005_src_valid),                           //          .valid
		.src_data           (router_005_src_data),                            //          .data
		.src_channel        (router_005_src_channel),                         //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_005 router_006 (
		.sink_ready         (pipelined_dma_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (pipelined_dma_write_master_agent_cp_valid),         //          .valid
		.sink_data          (pipelined_dma_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (pipelined_dma_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (pipelined_dma_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                     //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.src_ready          (router_006_src_ready),                              //       src.ready
		.src_valid          (router_006_src_valid),                              //          .valid
		.src_data           (router_006_src_data),                               //          .data
		.src_channel        (router_006_src_channel),                            //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                         //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_005 router_007 (
		.sink_ready         (burst_dma_write_master_agent_cp_ready),          //      sink.ready
		.sink_valid         (burst_dma_write_master_agent_cp_valid),          //          .valid
		.sink_data          (burst_dma_write_master_agent_cp_data),           //          .data
		.sink_startofpacket (burst_dma_write_master_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (burst_dma_write_master_agent_cp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                           //       src.ready
		.src_valid          (router_007_src_valid),                           //          .valid
		.src_data           (router_007_src_data),                            //          .data
		.src_channel        (router_007_src_channel),                         //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_005 router_008 (
		.sink_ready         (block_dma_write_master_agent_cp_ready),          //      sink.ready
		.sink_valid         (block_dma_write_master_agent_cp_valid),          //          .valid
		.sink_data          (block_dma_write_master_agent_cp_data),           //          .data
		.sink_startofpacket (block_dma_write_master_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (block_dma_write_master_agent_cp_endofpacket),    //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                           //       src.ready
		.src_valid          (router_008_src_valid),                           //          .valid
		.src_data           (router_008_src_data),                            //          .data
		.src_channel        (router_008_src_channel),                         //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (nios2_gen2_0_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (nios2_gen2_0_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (nios2_gen2_0_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (nios2_gen2_0_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                          //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_009_src_ready),                                   //       src.ready
		.src_valid          (router_009_src_valid),                                   //          .valid
		.src_data           (router_009_src_data),                                    //          .data
		.src_channel        (router_009_src_channel),                                 //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                              //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_010 router_010 (
		.sink_ready         (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_0_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_010_src_ready),                                 //       src.ready
		.src_valid          (router_010_src_valid),                                 //          .valid
		.src_data           (router_010_src_data),                                  //          .data
		.src_channel        (router_010_src_channel),                               //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                            //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_010 router_011 (
		.sink_ready         (simple_dma_csr_agent_rp_ready),                  //      sink.ready
		.sink_valid         (simple_dma_csr_agent_rp_valid),                  //          .valid
		.sink_data          (simple_dma_csr_agent_rp_data),                   //          .data
		.sink_startofpacket (simple_dma_csr_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (simple_dma_csr_agent_rp_endofpacket),            //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                           //       src.ready
		.src_valid          (router_011_src_valid),                           //          .valid
		.src_data           (router_011_src_data),                            //          .data
		.src_channel        (router_011_src_channel),                         //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_010 router_012 (
		.sink_ready         (pipelined_dma_csr_agent_rp_ready),               //      sink.ready
		.sink_valid         (pipelined_dma_csr_agent_rp_valid),               //          .valid
		.sink_data          (pipelined_dma_csr_agent_rp_data),                //          .data
		.sink_startofpacket (pipelined_dma_csr_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (pipelined_dma_csr_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                           //       src.ready
		.src_valid          (router_012_src_valid),                           //          .valid
		.src_data           (router_012_src_data),                            //          .data
		.src_channel        (router_012_src_channel),                         //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_010 router_013 (
		.sink_ready         (burst_dma_csr_agent_rp_ready),                   //      sink.ready
		.sink_valid         (burst_dma_csr_agent_rp_valid),                   //          .valid
		.sink_data          (burst_dma_csr_agent_rp_data),                    //          .data
		.sink_startofpacket (burst_dma_csr_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (burst_dma_csr_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                           //       src.ready
		.src_valid          (router_013_src_valid),                           //          .valid
		.src_data           (router_013_src_data),                            //          .data
		.src_channel        (router_013_src_channel),                         //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_010 router_014 (
		.sink_ready         (block_dma_csr_agent_rp_ready),                   //      sink.ready
		.sink_valid         (block_dma_csr_agent_rp_valid),                   //          .valid
		.sink_data          (block_dma_csr_agent_rp_data),                    //          .data
		.sink_startofpacket (block_dma_csr_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (block_dma_csr_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                           //       src.ready
		.src_valid          (router_014_src_valid),                           //          .valid
		.src_data           (router_014_src_data),                            //          .data
		.src_channel        (router_014_src_channel),                         //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_015 router_015 (
		.sink_ready         (nios2_gen2_0_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (nios2_gen2_0_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (nios2_gen2_0_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                       //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_015_src_ready),                                //       src.ready
		.src_valid          (router_015_src_valid),                                //          .valid
		.src_data           (router_015_src_data),                                 //          .data
		.src_channel        (router_015_src_channel),                              //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                           //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_015 router_016 (
		.sink_ready         (program_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (program_s1_agent_rp_valid),                      //          .valid
		.sink_data          (program_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (program_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (program_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                           //       src.ready
		.src_valid          (router_016_src_valid),                           //          .valid
		.src_data           (router_016_src_data),                            //          .data
		.src_channel        (router_016_src_channel),                         //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_017 router_017 (
		.sink_ready         (dst_ram_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (dst_ram_s1_agent_rp_valid),                      //          .valid
		.sink_data          (dst_ram_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (dst_ram_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (dst_ram_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_017_src_ready),                           //       src.ready
		.src_valid          (router_017_src_valid),                           //          .valid
		.src_data           (router_017_src_data),                            //          .data
		.src_channel        (router_017_src_channel),                         //          .channel
		.src_startofpacket  (router_017_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_router_018 router_018 (
		.sink_ready         (src_ram_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (src_ram_s1_agent_rp_valid),                      //          .valid
		.sink_data          (src_ram_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (src_ram_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (src_ram_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_018_src_ready),                           //       src.ready
		.src_valid          (router_018_src_valid),                           //          .valid
		.src_data           (router_018_src_data),                            //          .data
		.src_channel        (router_018_src_channel),                         //          .channel
		.src_startofpacket  (router_018_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                      //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_gen2_0_data_master_limiter (
		.clk                    (clk_0_clk_clk),                                          //       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                       //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                       //          .valid
		.cmd_sink_data          (router_src_data),                                        //          .data
		.cmd_sink_channel       (router_src_channel),                                     //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                               //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                 //          .endofpacket
		.cmd_src_ready          (nios2_gen2_0_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (nios2_gen2_0_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (nios2_gen2_0_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (nios2_gen2_0_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (nios2_gen2_0_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                      //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                      //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                    //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                       //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                              //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                //          .endofpacket
		.rsp_src_ready          (nios2_gen2_0_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (nios2_gen2_0_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (nios2_gen2_0_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (nios2_gen2_0_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (nios2_gen2_0_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (nios2_gen2_0_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (nios2_gen2_0_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_gen2_0_instruction_master_limiter (
		.clk                    (clk_0_clk_clk),                                                 //       clk.clk
		.reset                  (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_009_src_ready),                                          //  cmd_sink.ready
		.cmd_sink_valid         (router_009_src_valid),                                          //          .valid
		.cmd_sink_data          (router_009_src_data),                                           //          .data
		.cmd_sink_channel       (router_009_src_channel),                                        //          .channel
		.cmd_sink_startofpacket (router_009_src_startofpacket),                                  //          .startofpacket
		.cmd_sink_endofpacket   (router_009_src_endofpacket),                                    //          .endofpacket
		.cmd_src_ready          (nios2_gen2_0_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (nios2_gen2_0_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (nios2_gen2_0_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_009_src_ready),                                         //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_009_src_valid),                                         //          .valid
		.rsp_sink_channel       (rsp_mux_009_src_channel),                                       //          .channel
		.rsp_sink_data          (rsp_mux_009_src_data),                                          //          .data
		.rsp_sink_startofpacket (rsp_mux_009_src_startofpacket),                                 //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_009_src_endofpacket),                                   //          .endofpacket
		.rsp_src_ready          (nios2_gen2_0_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (nios2_gen2_0_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (nios2_gen2_0_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (nios2_gen2_0_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (nios2_gen2_0_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (nios2_gen2_0_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (nios2_gen2_0_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) dst_ram_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                  //       cr0.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_007_src_valid),                          //     sink0.valid
		.sink0_data            (cmd_mux_007_src_data),                           //          .data
		.sink0_channel         (cmd_mux_007_src_channel),                        //          .channel
		.sink0_startofpacket   (cmd_mux_007_src_startofpacket),                  //          .startofpacket
		.sink0_endofpacket     (cmd_mux_007_src_endofpacket),                    //          .endofpacket
		.sink0_ready           (cmd_mux_007_src_ready),                          //          .ready
		.source0_valid         (dst_ram_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (dst_ram_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (dst_ram_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (dst_ram_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (dst_ram_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (dst_ram_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (82),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) src_ram_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                  //       cr0.clk
		.reset                 (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_008_src_valid),                          //     sink0.valid
		.sink0_data            (cmd_mux_008_src_data),                           //          .data
		.sink0_channel         (cmd_mux_008_src_channel),                        //          .channel
		.sink0_startofpacket   (cmd_mux_008_src_startofpacket),                  //          .startofpacket
		.sink0_endofpacket     (cmd_mux_008_src_endofpacket),                    //          .endofpacket
		.sink0_ready           (cmd_mux_008_src_ready),                          //          .ready
		.source0_valid         (src_ram_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (src_ram_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (src_ram_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (src_ram_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (src_ram_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (src_ram_s1_burst_adapter_source0_ready)          //          .ready
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (clk_0_clk_clk),                                          //        clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (nios2_gen2_0_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (nios2_gen2_0_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (nios2_gen2_0_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (nios2_gen2_0_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (nios2_gen2_0_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (nios2_gen2_0_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                   //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                   //           .valid
		.src0_data          (cmd_demux_src0_data),                                    //           .data
		.src0_channel       (cmd_demux_src0_channel),                                 //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                           //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                             //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                   //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                   //           .valid
		.src1_data          (cmd_demux_src1_data),                                    //           .data
		.src1_channel       (cmd_demux_src1_channel),                                 //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                           //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                             //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                   //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                   //           .valid
		.src2_data          (cmd_demux_src2_data),                                    //           .data
		.src2_channel       (cmd_demux_src2_channel),                                 //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                           //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                             //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                   //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                   //           .valid
		.src3_data          (cmd_demux_src3_data),                                    //           .data
		.src3_channel       (cmd_demux_src3_channel),                                 //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                           //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                             //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                   //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                   //           .valid
		.src4_data          (cmd_demux_src4_data),                                    //           .data
		.src4_channel       (cmd_demux_src4_channel),                                 //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                           //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                             //           .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                                   //       src5.ready
		.src5_valid         (cmd_demux_src5_valid),                                   //           .valid
		.src5_data          (cmd_demux_src5_data),                                    //           .data
		.src5_channel       (cmd_demux_src5_channel),                                 //           .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                           //           .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket),                             //           .endofpacket
		.src6_ready         (cmd_demux_src6_ready),                                   //       src6.ready
		.src6_valid         (cmd_demux_src6_valid),                                   //           .valid
		.src6_data          (cmd_demux_src6_data),                                    //           .data
		.src6_channel       (cmd_demux_src6_channel),                                 //           .channel
		.src6_startofpacket (cmd_demux_src6_startofpacket),                           //           .startofpacket
		.src6_endofpacket   (cmd_demux_src6_endofpacket),                             //           .endofpacket
		.src7_ready         (cmd_demux_src7_ready),                                   //       src7.ready
		.src7_valid         (cmd_demux_src7_valid),                                   //           .valid
		.src7_data          (cmd_demux_src7_data),                                    //           .data
		.src7_channel       (cmd_demux_src7_channel),                                 //           .channel
		.src7_startofpacket (cmd_demux_src7_startofpacket),                           //           .startofpacket
		.src7_endofpacket   (cmd_demux_src7_endofpacket),                             //           .endofpacket
		.src8_ready         (cmd_demux_src8_ready),                                   //       src8.ready
		.src8_valid         (cmd_demux_src8_valid),                                   //           .valid
		.src8_data          (cmd_demux_src8_data),                                    //           .data
		.src8_channel       (cmd_demux_src8_channel),                                 //           .channel
		.src8_startofpacket (cmd_demux_src8_startofpacket),                           //           .startofpacket
		.src8_endofpacket   (cmd_demux_src8_endofpacket)                              //           .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                           //      sink.ready
		.sink_channel       (router_001_src_channel),                         //          .channel
		.sink_data          (router_001_src_data),                            //          .data
		.sink_startofpacket (router_001_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_001_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_001_src0_data),                        //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_002 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                           //      sink.ready
		.sink_channel       (router_002_src_channel),                         //          .channel
		.sink_data          (router_002_src_data),                            //          .data
		.sink_startofpacket (router_002_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_002_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_002_src0_data),                        //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                           //      sink.ready
		.sink_channel       (router_003_src_channel),                         //          .channel
		.sink_data          (router_003_src_data),                            //          .data
		.sink_startofpacket (router_003_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_003_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_003_src0_data),                        //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_004 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                           //      sink.ready
		.sink_channel       (router_004_src_channel),                         //          .channel
		.sink_data          (router_004_src_data),                            //          .data
		.sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_004_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_004_src0_data),                        //          .data
		.src0_channel       (cmd_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_005 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                           //      sink.ready
		.sink_channel       (router_005_src_channel),                         //          .channel
		.sink_data          (router_005_src_data),                            //          .data
		.sink_startofpacket (router_005_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_005_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_005_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_005_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_005_src0_data),                        //          .data
		.src0_channel       (cmd_demux_005_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_005_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_005_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_006 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                           //      sink.ready
		.sink_channel       (router_006_src_channel),                         //          .channel
		.sink_data          (router_006_src_data),                            //          .data
		.sink_startofpacket (router_006_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_006_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_006_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_006_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_006_src0_data),                        //          .data
		.src0_channel       (cmd_demux_006_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_006_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_006_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_007 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                           //      sink.ready
		.sink_channel       (router_007_src_channel),                         //          .channel
		.sink_data          (router_007_src_data),                            //          .data
		.sink_startofpacket (router_007_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_007_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_007_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_007_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_007_src0_data),                        //          .data
		.src0_channel       (cmd_demux_007_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_007_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_007_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 cmd_demux_008 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                           //      sink.ready
		.sink_channel       (router_008_src_channel),                         //          .channel
		.sink_data          (router_008_src_data),                            //          .data
		.sink_startofpacket (router_008_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_008_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_008_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_008_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_008_src0_data),                        //          .data
		.src0_channel       (cmd_demux_008_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_008_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_008_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_009 cmd_demux_009 (
		.clk                (clk_0_clk_clk),                                                 //        clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (nios2_gen2_0_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (nios2_gen2_0_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (nios2_gen2_0_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (nios2_gen2_0_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (nios2_gen2_0_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (nios2_gen2_0_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_009_src0_ready),                                      //       src0.ready
		.src0_valid         (cmd_demux_009_src0_valid),                                      //           .valid
		.src0_data          (cmd_demux_009_src0_data),                                       //           .data
		.src0_channel       (cmd_demux_009_src0_channel),                                    //           .channel
		.src0_startofpacket (cmd_demux_009_src0_startofpacket),                              //           .startofpacket
		.src0_endofpacket   (cmd_demux_009_src0_endofpacket),                                //           .endofpacket
		.src1_ready         (cmd_demux_009_src1_ready),                                      //       src1.ready
		.src1_valid         (cmd_demux_009_src1_valid),                                      //           .valid
		.src1_data          (cmd_demux_009_src1_data),                                       //           .data
		.src1_channel       (cmd_demux_009_src1_channel),                                    //           .channel
		.src1_startofpacket (cmd_demux_009_src1_startofpacket),                              //           .startofpacket
		.src1_endofpacket   (cmd_demux_009_src1_endofpacket)                                 //           .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                              //       src.ready
		.src_valid           (cmd_mux_src_valid),                              //          .valid
		.src_data            (cmd_mux_src_data),                               //          .data
		.src_channel         (cmd_mux_src_channel),                            //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                      //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                        //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                         //          .channel
		.sink0_data          (cmd_demux_src0_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                          //          .valid
		.src_data            (cmd_mux_001_src_data),                           //          .data
		.src_channel         (cmd_mux_001_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                         //          .channel
		.sink0_data          (cmd_demux_src1_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                          //          .valid
		.src_data            (cmd_mux_002_src_data),                           //          .data
		.src_channel         (cmd_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                         //          .channel
		.sink0_data          (cmd_demux_src2_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                          //          .valid
		.src_data            (cmd_mux_003_src_data),                           //          .data
		.src_channel         (cmd_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                         //          .channel
		.sink0_data          (cmd_demux_src3_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                          //          .valid
		.src_data            (cmd_mux_004_src_data),                           //          .data
		.src_channel         (cmd_mux_004_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                         //          .channel
		.sink0_data          (cmd_demux_src4_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                          //          .valid
		.src_data            (cmd_mux_005_src_data),                           //          .data
		.src_channel         (cmd_mux_005_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                         //          .channel
		.sink0_data          (cmd_demux_src5_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket),                     //          .endofpacket
		.sink1_ready         (cmd_demux_009_src0_ready),                       //     sink1.ready
		.sink1_valid         (cmd_demux_009_src0_valid),                       //          .valid
		.sink1_channel       (cmd_demux_009_src0_channel),                     //          .channel
		.sink1_data          (cmd_demux_009_src0_data),                        //          .data
		.sink1_startofpacket (cmd_demux_009_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (cmd_demux_009_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux_005 cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                          //          .valid
		.src_data            (cmd_mux_006_src_data),                           //          .data
		.src_channel         (cmd_mux_006_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                         //          .channel
		.sink0_data          (cmd_demux_src6_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                     //          .endofpacket
		.sink1_ready         (cmd_demux_009_src1_ready),                       //     sink1.ready
		.sink1_valid         (cmd_demux_009_src1_valid),                       //          .valid
		.sink1_channel       (cmd_demux_009_src1_channel),                     //          .channel
		.sink1_data          (cmd_demux_009_src1_data),                        //          .data
		.sink1_startofpacket (cmd_demux_009_src1_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (cmd_demux_009_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux_007 cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                          //          .valid
		.src_data            (cmd_mux_007_src_data),                           //          .data
		.src_channel         (cmd_mux_007_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                         //          .channel
		.sink0_data          (cmd_demux_src7_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket),                     //          .endofpacket
		.sink1_ready         (cmd_demux_005_src0_ready),                       //     sink1.ready
		.sink1_valid         (cmd_demux_005_src0_valid),                       //          .valid
		.sink1_channel       (cmd_demux_005_src0_channel),                     //          .channel
		.sink1_data          (cmd_demux_005_src0_data),                        //          .data
		.sink1_startofpacket (cmd_demux_005_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (cmd_demux_005_src0_endofpacket),                 //          .endofpacket
		.sink2_ready         (cmd_demux_006_src0_ready),                       //     sink2.ready
		.sink2_valid         (cmd_demux_006_src0_valid),                       //          .valid
		.sink2_channel       (cmd_demux_006_src0_channel),                     //          .channel
		.sink2_data          (cmd_demux_006_src0_data),                        //          .data
		.sink2_startofpacket (cmd_demux_006_src0_startofpacket),               //          .startofpacket
		.sink2_endofpacket   (cmd_demux_006_src0_endofpacket),                 //          .endofpacket
		.sink3_ready         (cmd_demux_007_src0_ready),                       //     sink3.ready
		.sink3_valid         (cmd_demux_007_src0_valid),                       //          .valid
		.sink3_channel       (cmd_demux_007_src0_channel),                     //          .channel
		.sink3_data          (cmd_demux_007_src0_data),                        //          .data
		.sink3_startofpacket (cmd_demux_007_src0_startofpacket),               //          .startofpacket
		.sink3_endofpacket   (cmd_demux_007_src0_endofpacket),                 //          .endofpacket
		.sink4_ready         (cmd_demux_008_src0_ready),                       //     sink4.ready
		.sink4_valid         (cmd_demux_008_src0_valid),                       //          .valid
		.sink4_channel       (cmd_demux_008_src0_channel),                     //          .channel
		.sink4_data          (cmd_demux_008_src0_data),                        //          .data
		.sink4_startofpacket (cmd_demux_008_src0_startofpacket),               //          .startofpacket
		.sink4_endofpacket   (cmd_demux_008_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_mux_007 cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                          //          .valid
		.src_data            (cmd_mux_008_src_data),                           //          .data
		.src_channel         (cmd_mux_008_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                           //          .valid
		.sink0_channel       (cmd_demux_src8_channel),                         //          .channel
		.sink0_data          (cmd_demux_src8_data),                            //          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket),                     //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                       //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                       //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                     //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                        //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                 //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                       //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                       //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                     //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                        //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),               //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                 //          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                       //     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                       //          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                     //          .channel
		.sink3_data          (cmd_demux_003_src0_data),                        //          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),               //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket),                 //          .endofpacket
		.sink4_ready         (cmd_demux_004_src0_ready),                       //     sink4.ready
		.sink4_valid         (cmd_demux_004_src0_valid),                       //          .valid
		.sink4_channel       (cmd_demux_004_src0_channel),                     //          .channel
		.sink4_data          (cmd_demux_004_src0_data),                        //          .data
		.sink4_startofpacket (cmd_demux_004_src0_startofpacket),               //          .startofpacket
		.sink4_endofpacket   (cmd_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 rsp_demux (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                           //      sink.ready
		.sink_channel       (router_010_src_channel),                         //          .channel
		.sink_data          (router_010_src_data),                            //          .data
		.sink_startofpacket (router_010_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_010_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_src0_ready),                           //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                           //          .valid
		.src0_data          (rsp_demux_src0_data),                            //          .data
		.src0_channel       (rsp_demux_src0_channel),                         //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                   //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                      //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 rsp_demux_001 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                           //      sink.ready
		.sink_channel       (router_011_src_channel),                         //          .channel
		.sink_data          (router_011_src_data),                            //          .data
		.sink_startofpacket (router_011_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_011_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_001_src0_data),                        //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 rsp_demux_002 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                           //      sink.ready
		.sink_channel       (router_012_src_channel),                         //          .channel
		.sink_data          (router_012_src_data),                            //          .data
		.sink_startofpacket (router_012_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_012_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_002_src0_data),                        //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 rsp_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                           //      sink.ready
		.sink_channel       (router_013_src_channel),                         //          .channel
		.sink_data          (router_013_src_data),                            //          .data
		.sink_startofpacket (router_013_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_013_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_cmd_demux_001 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                           //      sink.ready
		.sink_channel       (router_014_src_channel),                         //          .channel
		.sink_data          (router_014_src_data),                            //          .data
		.sink_startofpacket (router_014_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_014_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_004_src0_data),                        //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_demux_005 rsp_demux_005 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                           //      sink.ready
		.sink_channel       (router_015_src_channel),                         //          .channel
		.sink_data          (router_015_src_data),                            //          .data
		.sink_startofpacket (router_015_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_015_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_005_src0_data),                        //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_005_src1_data),                        //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_demux_005 rsp_demux_006 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                           //      sink.ready
		.sink_channel       (router_016_src_channel),                         //          .channel
		.sink_data          (router_016_src_data),                            //          .data
		.sink_startofpacket (router_016_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_016_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_006_src0_data),                        //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_006_src1_data),                        //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_demux_007 rsp_demux_007 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_017_src_ready),                           //      sink.ready
		.sink_channel       (router_017_src_channel),                         //          .channel
		.sink_data          (router_017_src_data),                            //          .data
		.sink_startofpacket (router_017_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_017_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_007_src0_data),                        //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_007_src1_data),                        //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket),                 //          .endofpacket
		.src2_ready         (rsp_demux_007_src2_ready),                       //      src2.ready
		.src2_valid         (rsp_demux_007_src2_valid),                       //          .valid
		.src2_data          (rsp_demux_007_src2_data),                        //          .data
		.src2_channel       (rsp_demux_007_src2_channel),                     //          .channel
		.src2_startofpacket (rsp_demux_007_src2_startofpacket),               //          .startofpacket
		.src2_endofpacket   (rsp_demux_007_src2_endofpacket),                 //          .endofpacket
		.src3_ready         (rsp_demux_007_src3_ready),                       //      src3.ready
		.src3_valid         (rsp_demux_007_src3_valid),                       //          .valid
		.src3_data          (rsp_demux_007_src3_data),                        //          .data
		.src3_channel       (rsp_demux_007_src3_channel),                     //          .channel
		.src3_startofpacket (rsp_demux_007_src3_startofpacket),               //          .startofpacket
		.src3_endofpacket   (rsp_demux_007_src3_endofpacket),                 //          .endofpacket
		.src4_ready         (rsp_demux_007_src4_ready),                       //      src4.ready
		.src4_valid         (rsp_demux_007_src4_valid),                       //          .valid
		.src4_data          (rsp_demux_007_src4_data),                        //          .data
		.src4_channel       (rsp_demux_007_src4_channel),                     //          .channel
		.src4_startofpacket (rsp_demux_007_src4_startofpacket),               //          .startofpacket
		.src4_endofpacket   (rsp_demux_007_src4_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_demux_007 rsp_demux_008 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_018_src_ready),                           //      sink.ready
		.sink_channel       (router_018_src_channel),                         //          .channel
		.sink_data          (router_018_src_data),                            //          .data
		.sink_startofpacket (router_018_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_018_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_008_src0_data),                        //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_008_src1_data),                        //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket),                 //          .endofpacket
		.src2_ready         (rsp_demux_008_src2_ready),                       //      src2.ready
		.src2_valid         (rsp_demux_008_src2_valid),                       //          .valid
		.src2_data          (rsp_demux_008_src2_data),                        //          .data
		.src2_channel       (rsp_demux_008_src2_channel),                     //          .channel
		.src2_startofpacket (rsp_demux_008_src2_startofpacket),               //          .startofpacket
		.src2_endofpacket   (rsp_demux_008_src2_endofpacket),                 //          .endofpacket
		.src3_ready         (rsp_demux_008_src3_ready),                       //      src3.ready
		.src3_valid         (rsp_demux_008_src3_valid),                       //          .valid
		.src3_data          (rsp_demux_008_src3_data),                        //          .data
		.src3_channel       (rsp_demux_008_src3_channel),                     //          .channel
		.src3_startofpacket (rsp_demux_008_src3_startofpacket),               //          .startofpacket
		.src3_endofpacket   (rsp_demux_008_src3_endofpacket),                 //          .endofpacket
		.src4_ready         (rsp_demux_008_src4_ready),                       //      src4.ready
		.src4_valid         (rsp_demux_008_src4_valid),                       //          .valid
		.src4_data          (rsp_demux_008_src4_data),                        //          .data
		.src4_channel       (rsp_demux_008_src4_channel),                     //          .channel
		.src4_startofpacket (rsp_demux_008_src4_startofpacket),               //          .startofpacket
		.src4_endofpacket   (rsp_demux_008_src4_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                              //       src.ready
		.src_valid           (rsp_mux_src_valid),                              //          .valid
		.src_data            (rsp_mux_src_data),                               //          .data
		.src_channel         (rsp_mux_src_channel),                            //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                      //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                        //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                           //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                           //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                         //          .channel
		.sink0_data          (rsp_demux_src0_data),                            //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                     //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                       //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                       //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                     //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                        //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                 //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                       //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                       //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                     //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                        //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                 //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                       //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                        //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                 //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                       //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                       //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                     //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                        //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),                 //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                       //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                       //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                     //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                        //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),               //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),                 //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                       //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                       //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                     //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                        //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),               //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),                 //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                       //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                       //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                     //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                        //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),               //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),                 //          .endofpacket
		.sink8_ready         (rsp_demux_008_src0_ready),                       //     sink8.ready
		.sink8_valid         (rsp_demux_008_src0_valid),                       //          .valid
		.sink8_channel       (rsp_demux_008_src0_channel),                     //          .channel
		.sink8_data          (rsp_demux_008_src0_data),                        //          .data
		.sink8_startofpacket (rsp_demux_008_src0_startofpacket),               //          .startofpacket
		.sink8_endofpacket   (rsp_demux_008_src0_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                          //          .valid
		.src_data            (rsp_mux_001_src_data),                           //          .data
		.src_channel         (rsp_mux_001_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_008_src1_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_008_src1_valid),                       //          .valid
		.sink0_channel       (rsp_demux_008_src1_channel),                     //          .channel
		.sink0_data          (rsp_demux_008_src1_data),                        //          .data
		.sink0_startofpacket (rsp_demux_008_src1_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_008_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_002 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                          //          .valid
		.src_data            (rsp_mux_002_src_data),                           //          .data
		.src_channel         (rsp_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_008_src2_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_008_src2_valid),                       //          .valid
		.sink0_channel       (rsp_demux_008_src2_channel),                     //          .channel
		.sink0_data          (rsp_demux_008_src2_data),                        //          .data
		.sink0_startofpacket (rsp_demux_008_src2_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_008_src2_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_003 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                          //          .valid
		.src_data            (rsp_mux_003_src_data),                           //          .data
		.src_channel         (rsp_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_008_src3_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_008_src3_valid),                       //          .valid
		.sink0_channel       (rsp_demux_008_src3_channel),                     //          .channel
		.sink0_data          (rsp_demux_008_src3_data),                        //          .data
		.sink0_startofpacket (rsp_demux_008_src3_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_008_src3_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_004 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_004_src_valid),                          //          .valid
		.src_data            (rsp_mux_004_src_data),                           //          .data
		.src_channel         (rsp_mux_004_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_008_src4_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_008_src4_valid),                       //          .valid
		.sink0_channel       (rsp_demux_008_src4_channel),                     //          .channel
		.sink0_data          (rsp_demux_008_src4_data),                        //          .data
		.sink0_startofpacket (rsp_demux_008_src4_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_008_src4_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_005 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_005_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_005_src_valid),                          //          .valid
		.src_data            (rsp_mux_005_src_data),                           //          .data
		.src_channel         (rsp_mux_005_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_005_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_005_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_007_src1_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_007_src1_valid),                       //          .valid
		.sink0_channel       (rsp_demux_007_src1_channel),                     //          .channel
		.sink0_data          (rsp_demux_007_src1_data),                        //          .data
		.sink0_startofpacket (rsp_demux_007_src1_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_007_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_006 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_006_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_006_src_valid),                          //          .valid
		.src_data            (rsp_mux_006_src_data),                           //          .data
		.src_channel         (rsp_mux_006_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_006_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_006_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_007_src2_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_007_src2_valid),                       //          .valid
		.sink0_channel       (rsp_demux_007_src2_channel),                     //          .channel
		.sink0_data          (rsp_demux_007_src2_data),                        //          .data
		.sink0_startofpacket (rsp_demux_007_src2_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_007_src2_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_007 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_007_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_007_src_valid),                          //          .valid
		.src_data            (rsp_mux_007_src_data),                           //          .data
		.src_channel         (rsp_mux_007_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_007_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_007_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_007_src3_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_007_src3_valid),                       //          .valid
		.sink0_channel       (rsp_demux_007_src3_channel),                     //          .channel
		.sink0_data          (rsp_demux_007_src3_data),                        //          .data
		.sink0_startofpacket (rsp_demux_007_src3_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_007_src3_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_001 rsp_mux_008 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_008_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_008_src_valid),                          //          .valid
		.src_data            (rsp_mux_008_src_data),                           //          .data
		.src_channel         (rsp_mux_008_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_008_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_008_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_007_src4_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_007_src4_valid),                       //          .valid
		.sink0_channel       (rsp_demux_007_src4_channel),                     //          .channel
		.sink0_data          (rsp_demux_007_src4_data),                        //          .data
		.sink0_startofpacket (rsp_demux_007_src4_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_007_src4_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_rsp_mux_009 rsp_mux_009 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_009_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_009_src_valid),                          //          .valid
		.src_data            (rsp_mux_009_src_data),                           //          .data
		.src_channel         (rsp_mux_009_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_009_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_009_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_005_src1_ready),                       //     sink0.ready
		.sink0_valid         (rsp_demux_005_src1_valid),                       //          .valid
		.sink0_channel       (rsp_demux_005_src1_channel),                     //          .channel
		.sink0_data          (rsp_demux_005_src1_data),                        //          .data
		.sink0_startofpacket (rsp_demux_005_src1_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (rsp_demux_005_src1_endofpacket),                 //          .endofpacket
		.sink1_ready         (rsp_demux_006_src1_ready),                       //     sink1.ready
		.sink1_valid         (rsp_demux_006_src1_valid),                       //          .valid
		.sink1_channel       (rsp_demux_006_src1_channel),                     //          .channel
		.sink1_data          (rsp_demux_006_src1_data),                        //          .data
		.sink1_startofpacket (rsp_demux_006_src1_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (rsp_demux_006_src1_endofpacket)                  //          .endofpacket
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                             //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (simple_dma_csr_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (simple_dma_csr_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (simple_dma_csr_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pipelined_dma_csr_agent_rdata_fifo_src_data),    //     in_0.data
		.in_0_valid     (pipelined_dma_csr_agent_rdata_fifo_src_valid),   //         .valid
		.in_0_ready     (pipelined_dma_csr_agent_rdata_fifo_src_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (burst_dma_csr_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (burst_dma_csr_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (burst_dma_csr_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (block_dma_csr_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (block_dma_csr_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (block_dma_csr_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (clk_0_clk_clk),                                           // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                        //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (program_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (program_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (program_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (dst_ram_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (dst_ram_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (dst_ram_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)               //         .error
	);

	nios_custom_dma_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (nios2_gen2_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (src_ram_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (src_ram_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (src_ram_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)               //         .error
	);

endmodule
