#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 18 17:17:11 2024
# Process ID: 522172
# Current directory: /home/ntucms_wsl/RedPitaya-FPGA
# Command line: vivado
# Log file: /home/ntucms_wsl/RedPitaya-FPGA/vivado.log
# Journal file: /home/ntucms_wsl/RedPitaya-FPGA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new
close [ open /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new/led.vhd w ]
add_files /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new/led.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 18 17:24:56 2024] Launched synth_1...
Run output will be captured here: /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.runs/synth_1/runme.log
[Thu Jan 18 17:24:56 2024] Launched impl_1...
Run output will be captured here: /home/ntucms_wsl/RedPitaya-FPGA/prj/v0.94/project/redpitaya.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7228.285 ; gain = 0.000 ; free physical = 10175 ; free virtual = 17636
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.75 . Memory (MB): peak = 7670.895 ; gain = 0.000 ; free physical = 9567 ; free virtual = 17028
Restored from archive | CPU: 0.780000 secs | Memory: 17.436264 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 7670.895 ; gain = 0.000 ; free physical = 9567 ; free virtual = 17028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7670.895 ; gain = 0.000 ; free physical = 9567 ; free virtual = 17028
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 80 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 7889.578 ; gain = 661.293 ; free physical = 9440 ; free virtual = 16901
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
