V3 8
FL C:/Users/Ivan/Documents/FPGA/LFSR/eLCeLL.vhd 2022/12/13.00:27:11 P.20131013
EN work/eLCeLL 1670884129 FL C:/Users/Ivan/Documents/FPGA/LFSR/eLCeLL.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/eLCeLL/Structural 1670884130 \
      FL C:/Users/Ivan/Documents/FPGA/LFSR/eLCeLL.vhd EN work/eLCeLL 1670884129
FL C:/Users/Ivan/Documents/FPGA/LFSR/LCeLLS.vhd 2022/12/13.00:28:40 P.20131013
EN work/LCeLLS 1670884131 FL C:/Users/Ivan/Documents/FPGA/LFSR/LCeLLS.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177
AR work/LCeLLS/Structural 1670884132 \
      FL C:/Users/Ivan/Documents/FPGA/LFSR/LCeLLS.vhd EN work/LCeLLS 1670884131 \
      CP eLCeLL
