
Atmega128.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  00006238  000062cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006238  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002bc  00800152  00800152  0000631e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000631e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000637c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000750  00000000  00000000  000063b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00014327  00000000  00000000  00006b08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002873  00000000  00000000  0001ae2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005169  00000000  00000000  0001d6a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001678  00000000  00000000  0002280c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002061  00000000  00000000  00023e84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007b0c  00000000  00000000  00025ee5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000660  00000000  00000000  0002d9f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d4 c0       	rjmp	.+424    	; 0x1aa <__ctors_end>
       2:	00 00       	nop
       4:	f1 c0       	rjmp	.+482    	; 0x1e8 <__bad_interrupt>
       6:	00 00       	nop
       8:	ef c0       	rjmp	.+478    	; 0x1e8 <__bad_interrupt>
       a:	00 00       	nop
       c:	ed c0       	rjmp	.+474    	; 0x1e8 <__bad_interrupt>
       e:	00 00       	nop
      10:	eb c0       	rjmp	.+470    	; 0x1e8 <__bad_interrupt>
      12:	00 00       	nop
      14:	e9 c0       	rjmp	.+466    	; 0x1e8 <__bad_interrupt>
      16:	00 00       	nop
      18:	e7 c0       	rjmp	.+462    	; 0x1e8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	e5 c0       	rjmp	.+458    	; 0x1e8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e3 c0       	rjmp	.+454    	; 0x1e8 <__bad_interrupt>
      22:	00 00       	nop
      24:	e1 c0       	rjmp	.+450    	; 0x1e8 <__bad_interrupt>
      26:	00 00       	nop
      28:	df c0       	rjmp	.+446    	; 0x1e8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	dd c0       	rjmp	.+442    	; 0x1e8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	db c0       	rjmp	.+438    	; 0x1e8 <__bad_interrupt>
      32:	00 00       	nop
      34:	d9 c0       	rjmp	.+434    	; 0x1e8 <__bad_interrupt>
      36:	00 00       	nop
      38:	d7 c0       	rjmp	.+430    	; 0x1e8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	0c 94 68 29 	jmp	0x52d0	; 0x52d0 <__vector_15>
      40:	d3 c0       	rjmp	.+422    	; 0x1e8 <__bad_interrupt>
      42:	00 00       	nop
      44:	d1 c0       	rjmp	.+418    	; 0x1e8 <__bad_interrupt>
      46:	00 00       	nop
      48:	0c 94 ab 17 	jmp	0x2f56	; 0x2f56 <__vector_18>
      4c:	0c 94 e3 17 	jmp	0x2fc6	; 0x2fc6 <__vector_19>
      50:	cb c0       	rjmp	.+406    	; 0x1e8 <__bad_interrupt>
      52:	00 00       	nop
      54:	d7 c2       	rjmp	.+1454   	; 0x604 <__vector_21>
      56:	00 00       	nop
      58:	c7 c0       	rjmp	.+398    	; 0x1e8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	c5 c0       	rjmp	.+394    	; 0x1e8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c3 c0       	rjmp	.+390    	; 0x1e8 <__bad_interrupt>
      62:	00 00       	nop
      64:	c1 c0       	rjmp	.+386    	; 0x1e8 <__bad_interrupt>
      66:	00 00       	nop
      68:	bf c0       	rjmp	.+382    	; 0x1e8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	bd c0       	rjmp	.+378    	; 0x1e8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	bb c0       	rjmp	.+374    	; 0x1e8 <__bad_interrupt>
      72:	00 00       	nop
      74:	b9 c0       	rjmp	.+370    	; 0x1e8 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c 94 fe 17 	jmp	0x2ffc	; 0x2ffc <__vector_30>
      7c:	0c 94 36 18 	jmp	0x306c	; 0x306c <__vector_31>
      80:	b3 c0       	rjmp	.+358    	; 0x1e8 <__bad_interrupt>
      82:	00 00       	nop
      84:	b1 c0       	rjmp	.+354    	; 0x1e8 <__bad_interrupt>
      86:	00 00       	nop
      88:	af c0       	rjmp	.+350    	; 0x1e8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	ca 03       	fmulsu	r20, r18
      8e:	ef 03       	fmulsu	r22, r23
      90:	14 04       	cpc	r1, r4
      92:	39 04       	cpc	r3, r9
      94:	5e 04       	cpc	r5, r14
      96:	9c 04       	cpc	r9, r12
      98:	da 04       	cpc	r13, r10
      9a:	18 05       	cpc	r17, r8
      9c:	66 05       	cpc	r22, r6
      9e:	6e 05       	cpc	r22, r14
      a0:	76 05       	cpc	r23, r6
      a2:	7e 05       	cpc	r23, r14
      a4:	86 05       	cpc	r24, r6
      a6:	8e 05       	cpc	r24, r14
      a8:	96 05       	cpc	r25, r6
      aa:	9e 05       	cpc	r25, r14
      ac:	b6 05       	cpc	r27, r6
      ae:	c7 05       	cpc	r28, r7
      b0:	d8 05       	cpc	r29, r8
      b2:	e9 05       	cpc	r30, r9
      b4:	fa 05       	cpc	r31, r10
      b6:	0b 06       	cpc	r0, r27
      b8:	1c 06       	cpc	r1, r28
      ba:	2d 06       	cpc	r2, r29
      bc:	47 0e       	add	r4, r23
      be:	4f 0e       	add	r4, r31
      c0:	57 0e       	add	r5, r23
      c2:	5f 0e       	add	r5, r31
      c4:	67 0e       	add	r6, r23
      c6:	78 0e       	add	r7, r24
      c8:	89 0e       	add	r8, r25
      ca:	9a 0e       	add	r9, r26
      cc:	a2 0e       	add	r10, r18
      ce:	b3 0e       	add	r11, r19
      d0:	c4 0e       	add	r12, r20
      d2:	d5 0e       	add	r13, r21
      d4:	dd 0e       	add	r13, r29
      d6:	ee 0e       	add	r14, r30
      d8:	ff 0e       	add	r15, r31
      da:	36 0f       	add	r19, r22
      dc:	44 0f       	add	r20, r20
      de:	52 0f       	add	r21, r18
      e0:	60 0f       	add	r22, r16
      e2:	6b 0f       	add	r22, r27
      e4:	79 0f       	add	r23, r25
      e6:	87 0f       	add	r24, r23
      e8:	95 0f       	add	r25, r21
      ea:	ac 0f       	add	r26, r28
      ec:	ba 0f       	add	r27, r26
      ee:	c8 0f       	add	r28, r24
      f0:	df 0f       	add	r29, r31
      f2:	65 11       	cpse	r22, r5
      f4:	6b 11       	cpse	r22, r11
      f6:	71 11       	cpse	r23, r1
      f8:	77 11       	cpse	r23, r7
      fa:	7d 11       	cpse	r23, r13
      fc:	86 11       	cpse	r24, r6
      fe:	8f 11       	cpse	r24, r15
     100:	98 11       	cpse	r25, r8
     102:	9e 11       	cpse	r25, r14
     104:	a7 11       	cpse	r26, r7
     106:	b0 11       	cpse	r27, r0
     108:	b9 11       	cpse	r27, r9
     10a:	bf 11       	cpse	r27, r15
     10c:	c8 11       	cpse	r28, r8
     10e:	d1 11       	cpse	r29, r1
     110:	f1 11       	cpse	r31, r1
     112:	fd 11       	cpse	r31, r13
     114:	08 12       	cpse	r0, r24
     116:	14 12       	cpse	r1, r20
     118:	1f 12       	cpse	r1, r31
     11a:	2b 12       	cpse	r2, r27
     11c:	36 12       	cpse	r3, r22
     11e:	42 12       	cpse	r4, r18
     120:	4d 12       	cpse	r4, r29
     122:	59 12       	cpse	r5, r25
     124:	64 12       	cpse	r6, r20
     126:	70 12       	cpse	r7, r16
     128:	07 63       	ori	r16, 0x37	; 55
     12a:	42 36       	cpi	r20, 0x62	; 98
     12c:	b7 9b       	sbis	0x16, 7	; 22
     12e:	d8 a7       	std	Y+40, r29	; 0x28
     130:	1a 39       	cpi	r17, 0x9A	; 154
     132:	68 56       	subi	r22, 0x68	; 104
     134:	18 ae       	std	Y+56, r1	; 0x38
     136:	ba ab       	std	Y+50, r27	; 0x32
     138:	55 8c       	ldd	r5, Z+29	; 0x1d
     13a:	1d 3c       	cpi	r17, 0xCD	; 205
     13c:	b7 cc       	rjmp	.-1682   	; 0xfffffaac <__eeprom_end+0xff7efaac>
     13e:	57 63       	ori	r21, 0x37	; 55
     140:	bd 6d       	ori	r27, 0xDD	; 221
     142:	ed fd       	.word	0xfded	; ????
     144:	75 3e       	cpi	r23, 0xE5	; 229
     146:	f6 17       	cp	r31, r22
     148:	72 31       	cpi	r23, 0x12	; 18
     14a:	bf 00       	.word	0x00bf	; ????
     14c:	00 00       	nop
     14e:	80 3f       	cpi	r24, 0xF0	; 240
     150:	08 00       	.word	0x0008	; ????
     152:	00 00       	nop
     154:	be 92       	st	-X, r11
     156:	24 49       	sbci	r18, 0x94	; 148
     158:	12 3e       	cpi	r17, 0xE2	; 226
     15a:	ab aa       	std	Y+51, r10	; 0x33
     15c:	aa 2a       	or	r10, r26
     15e:	be cd       	rjmp	.-1156   	; 0xfffffcdc <__eeprom_end+0xff7efcdc>
     160:	cc cc       	rjmp	.-1640   	; 0xfffffafa <__eeprom_end+0xff7efafa>
     162:	4c 3e       	cpi	r20, 0xEC	; 236
     164:	00 00       	nop
     166:	00 80       	ld	r0, Z
     168:	be ab       	std	Y+54, r27	; 0x36
     16a:	aa aa       	std	Y+50, r10	; 0x32
     16c:	aa 3e       	cpi	r26, 0xEA	; 234
     16e:	00 00       	nop
     170:	00 00       	nop
     172:	bf 00       	.word	0x00bf	; ????
     174:	00 00       	nop
     176:	80 3f       	cpi	r24, 0xF0	; 240
     178:	00 00       	nop
     17a:	00 00       	nop
     17c:	00 08       	sbc	r0, r0
     17e:	41 78       	andi	r20, 0x81	; 129
     180:	d3 bb       	out	0x13, r29	; 19
     182:	43 87       	std	Z+11, r20	; 0x0b
     184:	d1 13       	cpse	r29, r17
     186:	3d 19       	sub	r19, r13
     188:	0e 3c       	cpi	r16, 0xCE	; 206
     18a:	c3 bd       	out	0x23, r28	; 35
     18c:	42 82       	std	Z+2, r4	; 0x02
     18e:	ad 2b       	or	r26, r29
     190:	3e 68       	ori	r19, 0x8E	; 142
     192:	ec 82       	std	Y+4, r14	; 0x04
     194:	76 be       	out	0x36, r7	; 54
     196:	d9 8f       	std	Y+25, r29	; 0x19
     198:	e1 a9       	ldd	r30, Z+49	; 0x31
     19a:	3e 4c       	sbci	r19, 0xCE	; 206
     19c:	80 ef       	ldi	r24, 0xF0	; 240
     19e:	ff be       	out	0x3f, r15	; 63
     1a0:	01 c4       	rjmp	.+2050   	; 0x9a4 <INTERRUPT_set+0x224>
     1a2:	ff 7f       	andi	r31, 0xFF	; 255
     1a4:	3f 00       	.word	0x003f	; ????
     1a6:	00 00       	nop
	...

000001aa <__ctors_end>:
     1aa:	11 24       	eor	r1, r1
     1ac:	1f be       	out	0x3f, r1	; 63
     1ae:	cf ef       	ldi	r28, 0xFF	; 255
     1b0:	d0 e1       	ldi	r29, 0x10	; 16
     1b2:	de bf       	out	0x3e, r29	; 62
     1b4:	cd bf       	out	0x3d, r28	; 61

000001b6 <__do_copy_data>:
     1b6:	11 e0       	ldi	r17, 0x01	; 1
     1b8:	a0 e0       	ldi	r26, 0x00	; 0
     1ba:	b1 e0       	ldi	r27, 0x01	; 1
     1bc:	e8 e3       	ldi	r30, 0x38	; 56
     1be:	f2 e6       	ldi	r31, 0x62	; 98
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0b bf       	out	0x3b, r16	; 59
     1c4:	02 c0       	rjmp	.+4      	; 0x1ca <__do_copy_data+0x14>
     1c6:	07 90       	elpm	r0, Z+
     1c8:	0d 92       	st	X+, r0
     1ca:	a2 35       	cpi	r26, 0x52	; 82
     1cc:	b1 07       	cpc	r27, r17
     1ce:	d9 f7       	brne	.-10     	; 0x1c6 <__do_copy_data+0x10>

000001d0 <__do_clear_bss>:
     1d0:	24 e0       	ldi	r18, 0x04	; 4
     1d2:	a2 e5       	ldi	r26, 0x52	; 82
     1d4:	b1 e0       	ldi	r27, 0x01	; 1
     1d6:	01 c0       	rjmp	.+2      	; 0x1da <.do_clear_bss_start>

000001d8 <.do_clear_bss_loop>:
     1d8:	1d 92       	st	X+, r1

000001da <.do_clear_bss_start>:
     1da:	ae 30       	cpi	r26, 0x0E	; 14
     1dc:	b2 07       	cpc	r27, r18
     1de:	e1 f7       	brne	.-8      	; 0x1d8 <.do_clear_bss_loop>
     1e0:	0e 94 54 25 	call	0x4aa8	; 0x4aa8 <main>
     1e4:	0c 94 1a 31 	jmp	0x6234	; 0x6234 <_exit>

000001e8 <__bad_interrupt>:
     1e8:	0b cf       	rjmp	.-490    	; 0x0 <__vectors>

000001ea <HC595_shift_bit>:
	
	return hc595;
}
void HC595_shift_bit(uint8_t bool)
{
	if (bool)
     1ea:	88 23       	and	r24, r24
     1ec:	89 f0       	breq	.+34     	; 0x210 <HC595_shift_bit+0x26>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
     1ee:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     1f2:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     1f6:	20 81       	ld	r18, Z
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	00 90 41 02 	lds	r0, 0x0241	; 0x800241 <HC595_datapin>
     200:	02 c0       	rjmp	.+4      	; 0x206 <HC595_shift_bit+0x1c>
     202:	88 0f       	add	r24, r24
     204:	99 1f       	adc	r25, r25
     206:	0a 94       	dec	r0
     208:	e2 f7       	brpl	.-8      	; 0x202 <HC595_shift_bit+0x18>
     20a:	82 2b       	or	r24, r18
     20c:	80 83       	st	Z, r24
     20e:	11 c0       	rjmp	.+34     	; 0x232 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
     210:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     214:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     218:	20 81       	ld	r18, Z
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	90 e0       	ldi	r25, 0x00	; 0
     21e:	00 90 41 02 	lds	r0, 0x0241	; 0x800241 <HC595_datapin>
     222:	02 c0       	rjmp	.+4      	; 0x228 <HC595_shift_bit+0x3e>
     224:	88 0f       	add	r24, r24
     226:	99 1f       	adc	r25, r25
     228:	0a 94       	dec	r0
     22a:	e2 f7       	brpl	.-8      	; 0x224 <HC595_shift_bit+0x3a>
     22c:	80 95       	com	r24
     22e:	82 23       	and	r24, r18
     230:	80 83       	st	Z, r24
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
     232:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     236:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     23a:	40 81       	ld	r20, Z
     23c:	81 e0       	ldi	r24, 0x01	; 1
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	9c 01       	movw	r18, r24
     242:	00 90 43 02 	lds	r0, 0x0243	; 0x800243 <HC595_clkpin>
     246:	02 c0       	rjmp	.+4      	; 0x24c <HC595_shift_bit+0x62>
     248:	22 0f       	add	r18, r18
     24a:	33 1f       	adc	r19, r19
     24c:	0a 94       	dec	r0
     24e:	e2 f7       	brpl	.-8      	; 0x248 <HC595_shift_bit+0x5e>
     250:	24 2b       	or	r18, r20
     252:	20 83       	st	Z, r18
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
     254:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     258:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     25c:	20 81       	ld	r18, Z
     25e:	00 90 43 02 	lds	r0, 0x0243	; 0x800243 <HC595_clkpin>
     262:	02 c0       	rjmp	.+4      	; 0x268 <HC595_shift_bit+0x7e>
     264:	88 0f       	add	r24, r24
     266:	99 1f       	adc	r25, r25
     268:	0a 94       	dec	r0
     26a:	e2 f7       	brpl	.-8      	; 0x264 <HC595_shift_bit+0x7a>
     26c:	80 95       	com	r24
     26e:	82 23       	and	r24, r18
     270:	80 83       	st	Z, r24
     272:	08 95       	ret

00000274 <HC595_shift_out>:
		HC595_shift_bit(byte & (1 << i));
	HC595_shift_out();
}
void HC595_shift_out(void)
{
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
     274:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     278:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     27c:	40 81       	ld	r20, Z
     27e:	81 e0       	ldi	r24, 0x01	; 1
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	9c 01       	movw	r18, r24
     284:	00 90 42 02 	lds	r0, 0x0242	; 0x800242 <HC595_outpin>
     288:	02 c0       	rjmp	.+4      	; 0x28e <HC595_shift_out+0x1a>
     28a:	22 0f       	add	r18, r18
     28c:	33 1f       	adc	r19, r19
     28e:	0a 94       	dec	r0
     290:	e2 f7       	brpl	.-8      	; 0x28a <HC595_shift_out+0x16>
     292:	24 2b       	or	r18, r20
     294:	20 83       	st	Z, r18
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
     296:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     29a:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     29e:	20 81       	ld	r18, Z
     2a0:	00 90 42 02 	lds	r0, 0x0242	; 0x800242 <HC595_outpin>
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <HC595_shift_out+0x36>
     2a6:	88 0f       	add	r24, r24
     2a8:	99 1f       	adc	r25, r25
     2aa:	0a 94       	dec	r0
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <HC595_shift_out+0x32>
     2ae:	80 95       	com	r24
     2b0:	82 23       	and	r24, r18
     2b2:	80 83       	st	Z, r24
     2b4:	08 95       	ret

000002b6 <HC595_shift_byte>:
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
}
void HC595_shift_byte(uint8_t byte)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	f8 2e       	mov	r15, r24
     2c2:	c0 e0       	ldi	r28, 0x00	; 0
     2c4:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i = 0; i < 8; i++)
		HC595_shift_bit(byte & (1 << i));
     2c6:	01 e0       	ldi	r16, 0x01	; 1
     2c8:	10 e0       	ldi	r17, 0x00	; 0
     2ca:	c8 01       	movw	r24, r16
     2cc:	0c 2e       	mov	r0, r28
     2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <HC595_shift_byte+0x1e>
     2d0:	88 0f       	add	r24, r24
     2d2:	99 1f       	adc	r25, r25
     2d4:	0a 94       	dec	r0
     2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <HC595_shift_byte+0x1a>
     2d8:	8f 21       	and	r24, r15
     2da:	87 df       	rcall	.-242    	; 0x1ea <HC595_shift_bit>
     2dc:	21 96       	adiw	r28, 0x01	; 1
	*hc595_PORT &= ~(1 << HC595_clkpin); // Shift disable
}
void HC595_shift_byte(uint8_t byte)
{
	uint8_t i;
	for(i = 0; i < 8; i++)
     2de:	c8 30       	cpi	r28, 0x08	; 8
     2e0:	d1 05       	cpc	r29, r1
		HC595_shift_bit(byte & (1 << i));
	HC595_shift_out();
     2e2:	99 f7       	brne	.-26     	; 0x2ca <HC595_shift_byte+0x14>
     2e4:	c7 df       	rcall	.-114    	; 0x274 <HC595_shift_out>
}
     2e6:	df 91       	pop	r29
     2e8:	cf 91       	pop	r28
     2ea:	1f 91       	pop	r17
     2ec:	0f 91       	pop	r16
     2ee:	ff 90       	pop	r15
     2f0:	08 95       	ret

000002f2 <HC595enable>:
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);

/*** Procedure & Function ***/
HC595 HC595enable(volatile uint8_t *ddr, volatile uint8_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
     2f2:	0f 93       	push	r16
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	00 d0       	rcall	.+0      	; 0x2fa <HC595enable+0x8>
     2fa:	00 d0       	rcall	.+0      	; 0x2fc <HC595enable+0xa>
     2fc:	00 d0       	rcall	.+0      	; 0x2fe <HC595enable+0xc>
     2fe:	cd b7       	in	r28, 0x3d	; 61
     300:	de b7       	in	r29, 0x3e	; 62
	// LOCAL VARIABLES
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	HC595 hc595;
	// import parametros
	hc595_DDR = ddr;
     302:	90 93 3e 02 	sts	0x023E, r25	; 0x80023e <hc595_DDR+0x1>
     306:	80 93 3d 02 	sts	0x023D, r24	; 0x80023d <hc595_DDR>
	hc595_PORT = port;
     30a:	70 93 40 02 	sts	0x0240, r23	; 0x800240 <hc595_PORT+0x1>
     30e:	60 93 3f 02 	sts	0x023F, r22	; 0x80023f <hc595_PORT>
	HC595_datapin = datapin;
     312:	40 93 41 02 	sts	0x0241, r20	; 0x800241 <HC595_datapin>
	HC595_clkpin = clkpin;
     316:	20 93 43 02 	sts	0x0243, r18	; 0x800243 <HC595_clkpin>
	HC595_outpin = outpin;
     31a:	00 93 42 02 	sts	0x0242, r16	; 0x800242 <HC595_outpin>
	// inic variables
    *hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
     31e:	fc 01       	movw	r30, r24
     320:	30 81       	ld	r19, Z
     322:	61 e0       	ldi	r22, 0x01	; 1
     324:	70 e0       	ldi	r23, 0x00	; 0
     326:	db 01       	movw	r26, r22
     328:	02 c0       	rjmp	.+4      	; 0x32e <HC595enable+0x3c>
     32a:	aa 0f       	add	r26, r26
     32c:	bb 1f       	adc	r27, r27
     32e:	2a 95       	dec	r18
     330:	e2 f7       	brpl	.-8      	; 0x32a <HC595enable+0x38>
     332:	fb 01       	movw	r30, r22
     334:	02 c0       	rjmp	.+4      	; 0x33a <HC595enable+0x48>
     336:	ee 0f       	add	r30, r30
     338:	ff 1f       	adc	r31, r31
     33a:	0a 95       	dec	r16
     33c:	e2 f7       	brpl	.-8      	; 0x336 <HC595enable+0x44>
     33e:	ea 2b       	or	r30, r26
     340:	02 c0       	rjmp	.+4      	; 0x346 <HC595enable+0x54>
     342:	66 0f       	add	r22, r22
     344:	77 1f       	adc	r23, r23
     346:	4a 95       	dec	r20
     348:	e2 f7       	brpl	.-8      	; 0x342 <HC595enable+0x50>
     34a:	6e 2b       	or	r22, r30
     34c:	23 2f       	mov	r18, r19
     34e:	26 2b       	or	r18, r22
     350:	fc 01       	movw	r30, r24
     352:	20 83       	st	Z, r18
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
     354:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <hc595_PORT>
     358:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <hc595_PORT+0x1>
     35c:	80 81       	ld	r24, Z
     35e:	60 95       	com	r22
     360:	68 23       	and	r22, r24
     362:	60 83       	st	Z, r22
	// Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
	hc595.byte = HC595_shift_byte;
	hc595.out = HC595_shift_out;
	
	return hc595;
     364:	25 ef       	ldi	r18, 0xF5	; 245
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	3a 83       	std	Y+2, r19	; 0x02
     36a:	29 83       	std	Y+1, r18	; 0x01
     36c:	4b e5       	ldi	r20, 0x5B	; 91
     36e:	51 e0       	ldi	r21, 0x01	; 1
     370:	5c 83       	std	Y+4, r21	; 0x04
     372:	4b 83       	std	Y+3, r20	; 0x03
     374:	6a e3       	ldi	r22, 0x3A	; 58
     376:	71 e0       	ldi	r23, 0x01	; 1
     378:	7e 83       	std	Y+6, r23	; 0x06
     37a:	6d 83       	std	Y+5, r22	; 0x05
     37c:	3a 81       	ldd	r19, Y+2	; 0x02
     37e:	5c 81       	ldd	r21, Y+4	; 0x04
     380:	7e 81       	ldd	r23, Y+6	; 0x06
}
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	90 e0       	ldi	r25, 0x00	; 0
     386:	26 96       	adiw	r28, 0x06	; 6
     388:	0f b6       	in	r0, 0x3f	; 63
     38a:	f8 94       	cli
     38c:	de bf       	out	0x3e, r29	; 62
     38e:	0f be       	out	0x3f, r0	; 63
     390:	cd bf       	out	0x3d, r28	; 61
     392:	df 91       	pop	r29
     394:	cf 91       	pop	r28
     396:	0f 91       	pop	r16
     398:	08 95       	ret

0000039a <ANALOG_read>:
int ANALOG_read(int selection)
// Returns selected Channel ADC_VALUE
{
	uint8_t ADSC_FLAG;
	ADSC_FLAG = (1 << ADSC);
	if( !(m.adc.reg->adcsra & ADSC_FLAG) ){
     39a:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     39e:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     3a2:	22 81       	ldd	r18, Z+2	; 0x02
     3a4:	26 fd       	sbrc	r18, 6
     3a6:	02 c0       	rjmp	.+4      	; 0x3ac <ANALOG_read+0x12>
		// ADC_SELECT
		
		m.adc.reg->adcsra |= (1 << ADSC);
     3a8:	20 64       	ori	r18, 0x40	; 64
     3aa:	22 83       	std	Z+2, r18	; 0x02
	}	
	return ADC_VALUE[selection];
     3ac:	fc 01       	movw	r30, r24
     3ae:	ee 0f       	add	r30, r30
     3b0:	ff 1f       	adc	r31, r31
     3b2:	e9 56       	subi	r30, 0x69	; 105
     3b4:	fe 4f       	sbci	r31, 0xFE	; 254
     3b6:	80 81       	ld	r24, Z
     3b8:	91 81       	ldd	r25, Z+1	; 0x01
}
     3ba:	08 95       	ret

000003bc <ANALOGenable>:
int ANALOG_read(int selection);

/*** Procedure & Function ***/
ANALOG ANALOGenable( uint8_t Vreff, uint8_t Divfactor, int n_channel, ... )
// Interrupt running mode setup, and list of channels to be probed
{
     3bc:	ef 92       	push	r14
     3be:	ff 92       	push	r15
     3c0:	0f 93       	push	r16
     3c2:	1f 93       	push	r17
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
     3c8:	cd b7       	in	r28, 0x3d	; 61
     3ca:	de b7       	in	r29, 0x3e	; 62
     3cc:	c2 55       	subi	r28, 0x52	; 82
     3ce:	d1 09       	sbc	r29, r1
     3d0:	0f b6       	in	r0, 0x3f	; 63
     3d2:	f8 94       	cli
     3d4:	de bf       	out	0x3e, r29	; 62
     3d6:	0f be       	out	0x3f, r0	; 63
     3d8:	cd bf       	out	0x3d, r28	; 61
     3da:	6c 96       	adiw	r28, 0x1c	; 28
     3dc:	0f ad       	ldd	r16, Y+63	; 0x3f
     3de:	6c 97       	sbiw	r28, 0x1c	; 28
     3e0:	6d 96       	adiw	r28, 0x1d	; 29
     3e2:	1f ad       	ldd	r17, Y+63	; 0x3f
     3e4:	6d 97       	sbiw	r28, 0x1d	; 29
     3e6:	6f 96       	adiw	r28, 0x1f	; 31
     3e8:	ee ac       	ldd	r14, Y+62	; 0x3e
     3ea:	ff ac       	ldd	r15, Y+63	; 0x3f
     3ec:	6f 97       	sbiw	r28, 0x1f	; 31
	// LOCAL VARIABLES
	va_list list;
	int i;
	// initialize variables
	// GLOBAL VARIABLES INICIALIZE
	ADC_N_CHANNEL = (n_channel & MUX_MASK);
     3ee:	c7 01       	movw	r24, r14
     3f0:	8f 71       	andi	r24, 0x1F	; 31
     3f2:	99 27       	eor	r25, r25
     3f4:	90 93 45 02 	sts	0x0245, r25	; 0x800245 <ADC_N_CHANNEL+0x1>
     3f8:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <ADC_N_CHANNEL>
	ADC_SELECTOR = 0;
     3fc:	10 92 56 01 	sts	0x0156, r1	; 0x800156 <ADC_SELECTOR+0x1>
     400:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <ADC_SELECTOR>
	adc_n_sample = 0;
     404:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>
	// PROTOTIPOS
	// int ANALOG_read(int channel);
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	ANALOG analog;
	m = ATMEGA128enable();
     408:	ce 01       	movw	r24, r28
     40a:	01 96       	adiw	r24, 0x01	; 1
     40c:	8a d4       	rcall	.+2324   	; 0xd22 <ATMEGA128enable>
     40e:	82 e5       	ldi	r24, 0x52	; 82
     410:	fe 01       	movw	r30, r28
     412:	31 96       	adiw	r30, 0x01	; 1
     414:	a8 e4       	ldi	r26, 0x48	; 72
     416:	b2 e0       	ldi	r27, 0x02	; 2
     418:	01 90       	ld	r0, Z+
     41a:	0d 92       	st	X+, r0
     41c:	8a 95       	dec	r24
     41e:	e1 f7       	brne	.-8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
	// import parameters
	// initialize parameters
	// Direccionar apontadores para PROTOTIPOS
	analog.read = ANALOG_read;
		
		m.adc.reg->admux &= ~(3 << REFS0);
     420:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     424:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     428:	83 81       	ldd	r24, Z+3	; 0x03
     42a:	8f 73       	andi	r24, 0x3F	; 63
     42c:	83 83       	std	Z+3, r24	; 0x03
		switch( Vreff ){
     42e:	01 30       	cpi	r16, 0x01	; 1
     430:	19 f0       	breq	.+6      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     432:	03 30       	cpi	r16, 0x03	; 3
     434:	51 f0       	breq	.+20     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     436:	12 c0       	rjmp	.+36     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
			case 0:
				analog.VREFF = 0;
			break;
			case 1:
				m.adc.reg->admux |= (1 << REFS0);
     438:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     43c:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     440:	83 81       	ldd	r24, Z+3	; 0x03
     442:	80 64       	ori	r24, 0x40	; 64
     444:	83 83       	std	Z+3, r24	; 0x03
				analog.VREFF = 1;
     446:	41 e0       	ldi	r20, 0x01	; 1
			break;
     448:	0a c0       	rjmp	.+20     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
			case 3:
				m.adc.reg->admux |= (3 << REFS0);
     44a:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     44e:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     452:	83 81       	ldd	r24, Z+3	; 0x03
     454:	80 6c       	ori	r24, 0xC0	; 192
     456:	83 83       	std	Z+3, r24	; 0x03
				analog.VREFF = 3;
     458:	43 e0       	ldi	r20, 0x03	; 3
			break;
     45a:	01 c0       	rjmp	.+2      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
	analog.read = ANALOG_read;
		
		m.adc.reg->admux &= ~(3 << REFS0);
		switch( Vreff ){
			case 0:
				analog.VREFF = 0;
     45c:	40 e0       	ldi	r20, 0x00	; 0
			default:
				analog.VREFF = 0;
			break;
		}
		
		m.adc.reg->admux &= ~(1 << ADLAR);
     45e:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     462:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     466:	83 81       	ldd	r24, Z+3	; 0x03
     468:	8f 7d       	andi	r24, 0xDF	; 223
     46a:	83 83       	std	Z+3, r24	; 0x03
		// m.adc->admux |= (1 << ADLAR);
		
		va_start(list, n_channel);
		for(i = 0; i < n_channel; i++){
     46c:	1e 14       	cp	r1, r14
     46e:	1f 04       	cpc	r1, r15
     470:	94 f4       	brge	.+36     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     472:	de 01       	movw	r26, r28
     474:	a1 5a       	subi	r26, 0xA1	; 161
     476:	bf 4f       	sbci	r27, 0xFF	; 255
     478:	80 e0       	ldi	r24, 0x00	; 0
     47a:	90 e0       	ldi	r25, 0x00	; 0
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
     47c:	2d 91       	ld	r18, X+
     47e:	3d 91       	ld	r19, X+
     480:	fc 01       	movw	r30, r24
     482:	ee 0f       	add	r30, r30
     484:	ff 1f       	adc	r31, r31
     486:	e9 5a       	subi	r30, 0xA9	; 169
     488:	fe 4f       	sbci	r31, 0xFE	; 254
     48a:	31 83       	std	Z+1, r19	; 0x01
     48c:	20 83       	st	Z, r18
		
		m.adc.reg->admux &= ~(1 << ADLAR);
		// m.adc->admux |= (1 << ADLAR);
		
		va_start(list, n_channel);
		for(i = 0; i < n_channel; i++){
     48e:	01 96       	adiw	r24, 0x01	; 1
     490:	e8 16       	cp	r14, r24
     492:	f9 06       	cpc	r15, r25
     494:	99 f7       	brne	.-26     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
		}
		va_end(list);
		m.adc.reg->admux &= ~MUX_MASK;
     496:	e8 e4       	ldi	r30, 0x48	; 72
     498:	f2 e0       	ldi	r31, 0x02	; 2
     49a:	a4 81       	ldd	r26, Z+4	; 0x04
     49c:	b5 81       	ldd	r27, Z+5	; 0x05
     49e:	13 96       	adiw	r26, 0x03	; 3
     4a0:	8c 91       	ld	r24, X
     4a2:	13 97       	sbiw	r26, 0x03	; 3
     4a4:	80 7e       	andi	r24, 0xE0	; 224
     4a6:	13 96       	adiw	r26, 0x03	; 3
     4a8:	8c 93       	st	X, r24
		m.adc.reg->admux |= (MUX_MASK & ADC_CHANNEL_GAIN[ADC_SELECTOR]);
     4aa:	a0 91 55 01 	lds	r26, 0x0155	; 0x800155 <ADC_SELECTOR>
     4ae:	b0 91 56 01 	lds	r27, 0x0156	; 0x800156 <ADC_SELECTOR+0x1>
     4b2:	aa 0f       	add	r26, r26
     4b4:	bb 1f       	adc	r27, r27
     4b6:	a9 5a       	subi	r26, 0xA9	; 169
     4b8:	be 4f       	sbci	r27, 0xFE	; 254
     4ba:	8d 91       	ld	r24, X+
     4bc:	9c 91       	ld	r25, X
     4be:	a4 81       	ldd	r26, Z+4	; 0x04
     4c0:	b5 81       	ldd	r27, Z+5	; 0x05
     4c2:	8f 71       	andi	r24, 0x1F	; 31
     4c4:	99 27       	eor	r25, r25
     4c6:	13 96       	adiw	r26, 0x03	; 3
     4c8:	9c 91       	ld	r25, X
     4ca:	13 97       	sbiw	r26, 0x03	; 3
     4cc:	89 2b       	or	r24, r25
     4ce:	13 96       	adiw	r26, 0x03	; 3
     4d0:	8c 93       	st	X, r24
		
		m.adc.reg->adcsra |= (1 << ADEN);
     4d2:	a4 81       	ldd	r26, Z+4	; 0x04
     4d4:	b5 81       	ldd	r27, Z+5	; 0x05
     4d6:	12 96       	adiw	r26, 0x02	; 2
     4d8:	8c 91       	ld	r24, X
     4da:	12 97       	sbiw	r26, 0x02	; 2
     4dc:	80 68       	ori	r24, 0x80	; 128
     4de:	12 96       	adiw	r26, 0x02	; 2
     4e0:	8c 93       	st	X, r24
		m.adc.reg->adcsra |= (1 << ADSC);
     4e2:	a4 81       	ldd	r26, Z+4	; 0x04
     4e4:	b5 81       	ldd	r27, Z+5	; 0x05
     4e6:	12 96       	adiw	r26, 0x02	; 2
     4e8:	8c 91       	ld	r24, X
     4ea:	12 97       	sbiw	r26, 0x02	; 2
     4ec:	80 64       	ori	r24, 0x40	; 64
     4ee:	12 96       	adiw	r26, 0x02	; 2
     4f0:	8c 93       	st	X, r24
		m.adc.reg->adcsra &= ~(1 << ADFR);
     4f2:	a4 81       	ldd	r26, Z+4	; 0x04
     4f4:	b5 81       	ldd	r27, Z+5	; 0x05
     4f6:	12 96       	adiw	r26, 0x02	; 2
     4f8:	8c 91       	ld	r24, X
     4fa:	12 97       	sbiw	r26, 0x02	; 2
     4fc:	8f 7d       	andi	r24, 0xDF	; 223
     4fe:	12 96       	adiw	r26, 0x02	; 2
     500:	8c 93       	st	X, r24
		m.adc.reg->adcsra |= (1 << ADIE);
     502:	a4 81       	ldd	r26, Z+4	; 0x04
     504:	b5 81       	ldd	r27, Z+5	; 0x05
     506:	12 96       	adiw	r26, 0x02	; 2
     508:	8c 91       	ld	r24, X
     50a:	12 97       	sbiw	r26, 0x02	; 2
     50c:	88 60       	ori	r24, 0x08	; 8
     50e:	12 96       	adiw	r26, 0x02	; 2
     510:	8c 93       	st	X, r24
		
		m.adc.reg->adcsra &= ~(7 << ADPS0);
     512:	04 80       	ldd	r0, Z+4	; 0x04
     514:	f5 81       	ldd	r31, Z+5	; 0x05
     516:	e0 2d       	mov	r30, r0
     518:	82 81       	ldd	r24, Z+2	; 0x02
     51a:	88 7f       	andi	r24, 0xF8	; 248
     51c:	82 83       	std	Z+2, r24	; 0x02
		switch( Divfactor ){
     51e:	10 31       	cpi	r17, 0x10	; 16
     520:	61 f1       	breq	.+88     	; 0x57a <__LOCK_REGION_LENGTH__+0x17a>
     522:	40 f4       	brcc	.+16     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
     524:	14 30       	cpi	r17, 0x04	; 4
     526:	b9 f0       	breq	.+46     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
     528:	18 30       	cpi	r17, 0x08	; 8
     52a:	f1 f0       	breq	.+60     	; 0x568 <__LOCK_REGION_LENGTH__+0x168>
     52c:	12 30       	cpi	r17, 0x02	; 2
     52e:	09 f0       	breq	.+2      	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
     530:	48 c0       	rjmp	.+144    	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     532:	08 c0       	rjmp	.+16     	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     534:	10 34       	cpi	r17, 0x40	; 64
     536:	99 f1       	breq	.+102    	; 0x59e <__LOCK_REGION_LENGTH__+0x19e>
     538:	10 38       	cpi	r17, 0x80	; 128
     53a:	d1 f1       	breq	.+116    	; 0x5b0 <__LOCK_REGION_LENGTH__+0x1b0>
     53c:	10 32       	cpi	r17, 0x20	; 32
     53e:	09 f0       	breq	.+2      	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
     540:	40 c0       	rjmp	.+128    	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     542:	24 c0       	rjmp	.+72     	; 0x58c <__LOCK_REGION_LENGTH__+0x18c>
			case 2: // 1
				m.adc.reg->adcsra |= (1 << ADPS0);
     544:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     548:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     54c:	82 81       	ldd	r24, Z+2	; 0x02
     54e:	81 60       	ori	r24, 0x01	; 1
     550:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 2;
     552:	22 e0       	ldi	r18, 0x02	; 2
			break;
     554:	3e c0       	rjmp	.+124    	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 4: // 2
				m.adc.reg->adcsra |= (1 << ADPS1);
     556:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     55a:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     55e:	82 81       	ldd	r24, Z+2	; 0x02
     560:	82 60       	ori	r24, 0x02	; 2
     562:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 4;
     564:	24 e0       	ldi	r18, 0x04	; 4
			break;
     566:	35 c0       	rjmp	.+106    	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 8: // 3
				m.adc.reg->adcsra |= (3 << ADPS0);
     568:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     56c:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     570:	82 81       	ldd	r24, Z+2	; 0x02
     572:	83 60       	ori	r24, 0x03	; 3
     574:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 8;
     576:	28 e0       	ldi	r18, 0x08	; 8
				break;
     578:	2c c0       	rjmp	.+88     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 16: // 4
				m.adc.reg->adcsra |= (1 << ADPS2);
     57a:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     57e:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     582:	82 81       	ldd	r24, Z+2	; 0x02
     584:	84 60       	ori	r24, 0x04	; 4
     586:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 16;
     588:	20 e1       	ldi	r18, 0x10	; 16
			break;
     58a:	23 c0       	rjmp	.+70     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 32: // 5
				m.adc.reg->adcsra |= (5 << ADPS0);
     58c:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     590:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     594:	82 81       	ldd	r24, Z+2	; 0x02
     596:	85 60       	ori	r24, 0x05	; 5
     598:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 32;
     59a:	20 e2       	ldi	r18, 0x20	; 32
			break;
     59c:	1a c0       	rjmp	.+52     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 64: // 6
				m.adc.reg->adcsra |= (6 << ADPS0);
     59e:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     5a2:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     5a6:	82 81       	ldd	r24, Z+2	; 0x02
     5a8:	86 60       	ori	r24, 0x06	; 6
     5aa:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 64;
     5ac:	20 e4       	ldi	r18, 0x40	; 64
			break;
     5ae:	11 c0       	rjmp	.+34     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			case 128: // 7
				m.adc.reg->adcsra |= (7 << ADPS0);
     5b0:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     5b4:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     5b8:	82 81       	ldd	r24, Z+2	; 0x02
     5ba:	87 60       	ori	r24, 0x07	; 7
     5bc:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 128;
     5be:	20 e8       	ldi	r18, 0x80	; 128
			break;
     5c0:	08 c0       	rjmp	.+16     	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
			default:
				m.adc.reg->adcsra |= (7 << ADPS0);
     5c2:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     5c6:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     5ca:	82 81       	ldd	r24, Z+2	; 0x02
     5cc:	87 60       	ori	r24, 0x07	; 7
     5ce:	82 83       	std	Z+2, r24	; 0x02
				analog.DIVISION_FACTOR = 128;
     5d0:	20 e8       	ldi	r18, 0x80	; 128
			break;
		}
	
	m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     5d2:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     5d6:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     5da:	83 85       	ldd	r24, Z+11	; 0x0b
     5dc:	80 68       	ori	r24, 0x80	; 128
     5de:	83 87       	std	Z+11, r24	; 0x0b
	return analog;
     5e0:	64 2f       	mov	r22, r20
     5e2:	72 2f       	mov	r23, r18
     5e4:	8d ec       	ldi	r24, 0xCD	; 205
     5e6:	91 e0       	ldi	r25, 0x01	; 1
}
     5e8:	ce 5a       	subi	r28, 0xAE	; 174
     5ea:	df 4f       	sbci	r29, 0xFF	; 255
     5ec:	0f b6       	in	r0, 0x3f	; 63
     5ee:	f8 94       	cli
     5f0:	de bf       	out	0x3e, r29	; 62
     5f2:	0f be       	out	0x3f, r0	; 63
     5f4:	cd bf       	out	0x3d, r28	; 61
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	1f 91       	pop	r17
     5fc:	0f 91       	pop	r16
     5fe:	ff 90       	pop	r15
     600:	ef 90       	pop	r14
     602:	08 95       	ret

00000604 <__vector_21>:

/*** File Interrupt ***/
ISR(ADC_vect)
// Function: ANALOG interrupt
// Purpose:  Read Analog Input
{
     604:	1f 92       	push	r1
     606:	0f 92       	push	r0
     608:	0f b6       	in	r0, 0x3f	; 63
     60a:	0f 92       	push	r0
     60c:	11 24       	eor	r1, r1
     60e:	0b b6       	in	r0, 0x3b	; 59
     610:	0f 92       	push	r0
     612:	2f 93       	push	r18
     614:	3f 93       	push	r19
     616:	4f 93       	push	r20
     618:	5f 93       	push	r21
     61a:	6f 93       	push	r22
     61c:	7f 93       	push	r23
     61e:	8f 93       	push	r24
     620:	9f 93       	push	r25
     622:	af 93       	push	r26
     624:	bf 93       	push	r27
     626:	ef 93       	push	r30
     628:	ff 93       	push	r31
	// adc_tmp = m.adc->adc.L; // ADCL
	// adc_tmp |= (m.adc->adc.H << 8); // (ADCH << 8);
	// adc_tmp = *((uint16_t*)&m.adc->adc); // more then one way to skin a rabbit.
	adc_tmp = ReadHLByte(m.adc.reg->adc);
     62a:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <m+0x4>
     62e:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <m+0x5>
     632:	80 81       	ld	r24, Z
     634:	91 81       	ldd	r25, Z+1	; 0x01
     636:	5c d3       	rcall	.+1720   	; 0xcf0 <ReadHLByte>
     638:	90 93 47 02 	sts	0x0247, r25	; 0x800247 <adc_tmp+0x1>
     63c:	80 93 46 02 	sts	0x0246, r24	; 0x800246 <adc_tmp>
	if(adc_n_sample < (1 << ADC_NUMBER_SAMPLE)){
     640:	20 91 52 01 	lds	r18, 0x0152	; 0x800152 <__data_end>
     644:	24 30       	cpi	r18, 0x04	; 4
     646:	80 f4       	brcc	.+32     	; 0x668 <__vector_21+0x64>
		adc_n_sample++;
     648:	20 91 52 01 	lds	r18, 0x0152	; 0x800152 <__data_end>
     64c:	2f 5f       	subi	r18, 0xFF	; 255
     64e:	20 93 52 01 	sts	0x0152, r18	; 0x800152 <__data_end>
		adc_sample += adc_tmp;
     652:	20 91 53 01 	lds	r18, 0x0153	; 0x800153 <adc_sample>
     656:	30 91 54 01 	lds	r19, 0x0154	; 0x800154 <adc_sample+0x1>
     65a:	82 0f       	add	r24, r18
     65c:	93 1f       	adc	r25, r19
     65e:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <adc_sample+0x1>
     662:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <adc_sample>
     666:	4d c0       	rjmp	.+154    	; 0x702 <__vector_21+0xfe>
	}else{
		ADC_VALUE[ADC_SELECTOR] = adc_sample >> ADC_NUMBER_SAMPLE;
     668:	e0 91 55 01 	lds	r30, 0x0155	; 0x800155 <ADC_SELECTOR>
     66c:	f0 91 56 01 	lds	r31, 0x0156	; 0x800156 <ADC_SELECTOR+0x1>
     670:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <adc_sample>
     674:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <adc_sample+0x1>
     678:	95 95       	asr	r25
     67a:	87 95       	ror	r24
     67c:	95 95       	asr	r25
     67e:	87 95       	ror	r24
     680:	ee 0f       	add	r30, r30
     682:	ff 1f       	adc	r31, r31
     684:	e9 56       	subi	r30, 0x69	; 105
     686:	fe 4f       	sbci	r31, 0xFE	; 254
     688:	91 83       	std	Z+1, r25	; 0x01
     68a:	80 83       	st	Z, r24
		adc_n_sample = adc_sample = 0;
     68c:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <adc_sample+0x1>
     690:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <adc_sample>
     694:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>
		
		if(ADC_SELECTOR < ADC_N_CHANNEL)
     698:	20 91 55 01 	lds	r18, 0x0155	; 0x800155 <ADC_SELECTOR>
     69c:	30 91 56 01 	lds	r19, 0x0156	; 0x800156 <ADC_SELECTOR+0x1>
     6a0:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <ADC_N_CHANNEL>
     6a4:	90 91 45 02 	lds	r25, 0x0245	; 0x800245 <ADC_N_CHANNEL+0x1>
     6a8:	28 17       	cp	r18, r24
     6aa:	39 07       	cpc	r19, r25
     6ac:	54 f4       	brge	.+20     	; 0x6c2 <__vector_21+0xbe>
			ADC_SELECTOR++;
     6ae:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <ADC_SELECTOR>
     6b2:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <ADC_SELECTOR+0x1>
     6b6:	01 96       	adiw	r24, 0x01	; 1
     6b8:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <ADC_SELECTOR+0x1>
     6bc:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <ADC_SELECTOR>
     6c0:	04 c0       	rjmp	.+8      	; 0x6ca <__vector_21+0xc6>
		else
			ADC_SELECTOR = 0;
     6c2:	10 92 56 01 	sts	0x0156, r1	; 0x800156 <ADC_SELECTOR+0x1>
     6c6:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <ADC_SELECTOR>
		m.adc.reg->admux &= ~MUX_MASK;
     6ca:	a8 e4       	ldi	r26, 0x48	; 72
     6cc:	b2 e0       	ldi	r27, 0x02	; 2
     6ce:	14 96       	adiw	r26, 0x04	; 4
     6d0:	ed 91       	ld	r30, X+
     6d2:	fc 91       	ld	r31, X
     6d4:	15 97       	sbiw	r26, 0x05	; 5
     6d6:	83 81       	ldd	r24, Z+3	; 0x03
     6d8:	80 7e       	andi	r24, 0xE0	; 224
     6da:	83 83       	std	Z+3, r24	; 0x03
		m.adc.reg->admux |= (ADC_CHANNEL_GAIN[ADC_SELECTOR] & MUX_MASK);
     6dc:	e0 91 55 01 	lds	r30, 0x0155	; 0x800155 <ADC_SELECTOR>
     6e0:	f0 91 56 01 	lds	r31, 0x0156	; 0x800156 <ADC_SELECTOR+0x1>
     6e4:	ee 0f       	add	r30, r30
     6e6:	ff 1f       	adc	r31, r31
     6e8:	e9 5a       	subi	r30, 0xA9	; 169
     6ea:	fe 4f       	sbci	r31, 0xFE	; 254
     6ec:	80 81       	ld	r24, Z
     6ee:	91 81       	ldd	r25, Z+1	; 0x01
     6f0:	14 96       	adiw	r26, 0x04	; 4
     6f2:	ed 91       	ld	r30, X+
     6f4:	fc 91       	ld	r31, X
     6f6:	15 97       	sbiw	r26, 0x05	; 5
     6f8:	8f 71       	andi	r24, 0x1F	; 31
     6fa:	99 27       	eor	r25, r25
     6fc:	93 81       	ldd	r25, Z+3	; 0x03
     6fe:	89 2b       	or	r24, r25
     700:	83 83       	std	Z+3, r24	; 0x03
	}
}
     702:	ff 91       	pop	r31
     704:	ef 91       	pop	r30
     706:	bf 91       	pop	r27
     708:	af 91       	pop	r26
     70a:	9f 91       	pop	r25
     70c:	8f 91       	pop	r24
     70e:	7f 91       	pop	r23
     710:	6f 91       	pop	r22
     712:	5f 91       	pop	r21
     714:	4f 91       	pop	r20
     716:	3f 91       	pop	r19
     718:	2f 91       	pop	r18
     71a:	0f 90       	pop	r0
     71c:	0b be       	out	0x3b, r0	; 59
     71e:	0f 90       	pop	r0
     720:	0f be       	out	0x3f, r0	; 63
     722:	0f 90       	pop	r0
     724:	1f 90       	pop	r1
     726:	18 95       	reti

00000728 <INTERRUPT_reset_status>:
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
	reset = (m.cpu.reg->mcucsr & 0x1F);
     728:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     72c:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     730:	80 81       	ld	r24, Z
	switch(reset){
     732:	98 2f       	mov	r25, r24
     734:	9f 71       	andi	r25, 0x1F	; 31
     736:	94 30       	cpi	r25, 0x04	; 4
     738:	99 f0       	breq	.+38     	; 0x760 <INTERRUPT_reset_status+0x38>
     73a:	28 f4       	brcc	.+10     	; 0x746 <INTERRUPT_reset_status+0x1e>
     73c:	91 30       	cpi	r25, 0x01	; 1
     73e:	41 f0       	breq	.+16     	; 0x750 <INTERRUPT_reset_status+0x28>
     740:	92 30       	cpi	r25, 0x02	; 2
     742:	51 f0       	breq	.+20     	; 0x758 <INTERRUPT_reset_status+0x30>
     744:	19 c0       	rjmp	.+50     	; 0x778 <INTERRUPT_reset_status+0x50>
     746:	98 30       	cpi	r25, 0x08	; 8
     748:	79 f0       	breq	.+30     	; 0x768 <INTERRUPT_reset_status+0x40>
     74a:	90 31       	cpi	r25, 0x10	; 16
     74c:	89 f0       	breq	.+34     	; 0x770 <INTERRUPT_reset_status+0x48>
     74e:	14 c0       	rjmp	.+40     	; 0x778 <INTERRUPT_reset_status+0x50>
		case 1: // Power-On Reset Flag
			ret = 0;
			m.cpu.reg->mcucsr &= ~(1 << PORF);
     750:	8e 7f       	andi	r24, 0xFE	; 254
     752:	80 83       	st	Z, r24
{
	uint8_t reset, ret = 0;
	reset = (m.cpu.reg->mcucsr & 0x1F);
	switch(reset){
		case 1: // Power-On Reset Flag
			ret = 0;
     754:	80 e0       	ldi	r24, 0x00	; 0
			m.cpu.reg->mcucsr &= ~(1 << PORF);
		break;
     756:	08 95       	ret
		case 2: // External Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << EXTRF);
     758:	8d 7f       	andi	r24, 0xFD	; 253
     75a:	80 83       	st	Z, r24
			ret = 1;
     75c:	81 e0       	ldi	r24, 0x01	; 1
		break;
     75e:	08 95       	ret
		case 4: // Brown-out Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << BORF);
     760:	8b 7f       	andi	r24, 0xFB	; 251
     762:	80 83       	st	Z, r24
			ret=2;
     764:	82 e0       	ldi	r24, 0x02	; 2
		break;
     766:	08 95       	ret
		case 8: // Watchdog Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << WDRF);
     768:	87 7f       	andi	r24, 0xF7	; 247
     76a:	80 83       	st	Z, r24
			ret = 3;
     76c:	83 e0       	ldi	r24, 0x03	; 3
		break;
     76e:	08 95       	ret
		case 16: // JTAG Reset Flag
			m.cpu.reg->mcucsr &= ~(1 << JTRF);
     770:	8f 7e       	andi	r24, 0xEF	; 239
     772:	80 83       	st	Z, r24
			ret = 4;
     774:	84 e0       	ldi	r24, 0x04	; 4
		break;
     776:	08 95       	ret
		default: // clear all status
			m.cpu.reg->mcucsr &= ~(0x1F);
     778:	80 7e       	andi	r24, 0xE0	; 224
     77a:	80 83       	st	Z, r24
	interrupt.reset_status = INTERRUPT_reset_status;
	return interrupt;
}
uint8_t INTERRUPT_reset_status(void)
{
	uint8_t reset, ret = 0;
     77c:	80 e0       	ldi	r24, 0x00	; 0
		default: // clear all status
			m.cpu.reg->mcucsr &= ~(0x1F);
		break;
	}
	return ret;
}
     77e:	08 95       	ret

00000780 <INTERRUPT_set>:
void INTERRUPT_set(uint8_t channel, uint8_t sense)
{
	switch( channel ){
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	88 30       	cpi	r24, 0x08	; 8
     784:	91 05       	cpc	r25, r1
     786:	08 f0       	brcs	.+2      	; 0x78a <INTERRUPT_set+0xa>
     788:	91 c1       	rjmp	.+802    	; 0xaac <INTERRUPT_set+0x32c>
     78a:	fc 01       	movw	r30, r24
     78c:	ea 5b       	subi	r30, 0xBA	; 186
     78e:	ff 4f       	sbci	r31, 0xFF	; 255
     790:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0: // PD0
			m.exint.reg->eimsk &= ~(1 << INT0);
     794:	e8 e4       	ldi	r30, 0x48	; 72
     796:	f2 e0       	ldi	r31, 0x02	; 2
     798:	a6 85       	ldd	r26, Z+14	; 0x0e
     79a:	b7 85       	ldd	r27, Z+15	; 0x0f
     79c:	11 96       	adiw	r26, 0x01	; 1
     79e:	8c 91       	ld	r24, X
     7a0:	11 97       	sbiw	r26, 0x01	; 1
     7a2:	8e 7f       	andi	r24, 0xFE	; 254
     7a4:	11 96       	adiw	r26, 0x01	; 1
     7a6:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC01) | (1 << ISC00));
     7a8:	06 84       	ldd	r0, Z+14	; 0x0e
     7aa:	f7 85       	ldd	r31, Z+15	; 0x0f
     7ac:	e0 2d       	mov	r30, r0
     7ae:	82 89       	ldd	r24, Z+18	; 0x12
     7b0:	8c 7f       	andi	r24, 0xFC	; 252
			switch(sense){
     7b2:	62 30       	cpi	r22, 0x02	; 2
     7b4:	21 f0       	breq	.+8      	; 0x7be <INTERRUPT_set+0x3e>
     7b6:	63 30       	cpi	r22, 0x03	; 3
     7b8:	29 f0       	breq	.+10     	; 0x7c4 <INTERRUPT_set+0x44>
void INTERRUPT_set(uint8_t channel, uint8_t sense)
{
	switch( channel ){
		case 0: // PD0
			m.exint.reg->eimsk &= ~(1 << INT0);
			m.exint.reg->eicra &= ~((1 << ISC01) | (1 << ISC00));
     7ba:	82 8b       	std	Z+18, r24	; 0x12
     7bc:	05 c0       	rjmp	.+10     	; 0x7c8 <INTERRUPT_set+0x48>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC01);
     7be:	82 60       	ori	r24, 0x02	; 2
     7c0:	82 8b       	std	Z+18, r24	; 0x12
				break;
     7c2:	02 c0       	rjmp	.+4      	; 0x7c8 <INTERRUPT_set+0x48>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC01) | (1 << ISC00));
     7c4:	83 60       	ori	r24, 0x03	; 3
     7c6:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT0);
     7c8:	81 81       	ldd	r24, Z+1	; 0x01
     7ca:	81 60       	ori	r24, 0x01	; 1
     7cc:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     7ce:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     7d2:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     7d6:	83 85       	ldd	r24, Z+11	; 0x0b
     7d8:	80 68       	ori	r24, 0x80	; 128
     7da:	83 87       	std	Z+11, r24	; 0x0b
		break;
     7dc:	08 95       	ret
		case 1: // PD1
			m.exint.reg->eimsk &= ~(1 << INT1);
     7de:	e8 e4       	ldi	r30, 0x48	; 72
     7e0:	f2 e0       	ldi	r31, 0x02	; 2
     7e2:	a6 85       	ldd	r26, Z+14	; 0x0e
     7e4:	b7 85       	ldd	r27, Z+15	; 0x0f
     7e6:	11 96       	adiw	r26, 0x01	; 1
     7e8:	8c 91       	ld	r24, X
     7ea:	11 97       	sbiw	r26, 0x01	; 1
     7ec:	8d 7f       	andi	r24, 0xFD	; 253
     7ee:	11 96       	adiw	r26, 0x01	; 1
     7f0:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC11) | (1 << ISC10));
     7f2:	06 84       	ldd	r0, Z+14	; 0x0e
     7f4:	f7 85       	ldd	r31, Z+15	; 0x0f
     7f6:	e0 2d       	mov	r30, r0
     7f8:	82 89       	ldd	r24, Z+18	; 0x12
     7fa:	83 7f       	andi	r24, 0xF3	; 243
			switch(sense){
     7fc:	62 30       	cpi	r22, 0x02	; 2
     7fe:	21 f0       	breq	.+8      	; 0x808 <INTERRUPT_set+0x88>
     800:	63 30       	cpi	r22, 0x03	; 3
     802:	29 f0       	breq	.+10     	; 0x80e <INTERRUPT_set+0x8e>
			m.exint.reg->eimsk |= (1 << INT0);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 1: // PD1
			m.exint.reg->eimsk &= ~(1 << INT1);
			m.exint.reg->eicra &= ~((1 << ISC11) | (1 << ISC10));
     804:	82 8b       	std	Z+18, r24	; 0x12
     806:	05 c0       	rjmp	.+10     	; 0x812 <INTERRUPT_set+0x92>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC11);
     808:	88 60       	ori	r24, 0x08	; 8
     80a:	82 8b       	std	Z+18, r24	; 0x12
				break;
     80c:	02 c0       	rjmp	.+4      	; 0x812 <INTERRUPT_set+0x92>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC11) | (1 << ISC10));
     80e:	8c 60       	ori	r24, 0x0C	; 12
     810:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT1);
     812:	81 81       	ldd	r24, Z+1	; 0x01
     814:	82 60       	ori	r24, 0x02	; 2
     816:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     818:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     81c:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     820:	83 85       	ldd	r24, Z+11	; 0x0b
     822:	80 68       	ori	r24, 0x80	; 128
     824:	83 87       	std	Z+11, r24	; 0x0b
		break;
     826:	08 95       	ret
		case 2: // PD2
			m.exint.reg->eimsk &= ~(1 << INT2);
     828:	e8 e4       	ldi	r30, 0x48	; 72
     82a:	f2 e0       	ldi	r31, 0x02	; 2
     82c:	a6 85       	ldd	r26, Z+14	; 0x0e
     82e:	b7 85       	ldd	r27, Z+15	; 0x0f
     830:	11 96       	adiw	r26, 0x01	; 1
     832:	8c 91       	ld	r24, X
     834:	11 97       	sbiw	r26, 0x01	; 1
     836:	8b 7f       	andi	r24, 0xFB	; 251
     838:	11 96       	adiw	r26, 0x01	; 1
     83a:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC21) | (1 << ISC20));
     83c:	06 84       	ldd	r0, Z+14	; 0x0e
     83e:	f7 85       	ldd	r31, Z+15	; 0x0f
     840:	e0 2d       	mov	r30, r0
     842:	82 89       	ldd	r24, Z+18	; 0x12
     844:	8f 7c       	andi	r24, 0xCF	; 207
			switch(sense){
     846:	62 30       	cpi	r22, 0x02	; 2
     848:	21 f0       	breq	.+8      	; 0x852 <INTERRUPT_set+0xd2>
     84a:	63 30       	cpi	r22, 0x03	; 3
     84c:	29 f0       	breq	.+10     	; 0x858 <INTERRUPT_set+0xd8>
			m.exint.reg->eimsk |= (1 << INT1);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 2: // PD2
			m.exint.reg->eimsk &= ~(1 << INT2);
			m.exint.reg->eicra &= ~((1 << ISC21) | (1 << ISC20));
     84e:	82 8b       	std	Z+18, r24	; 0x12
     850:	05 c0       	rjmp	.+10     	; 0x85c <INTERRUPT_set+0xdc>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC21);
     852:	80 62       	ori	r24, 0x20	; 32
     854:	82 8b       	std	Z+18, r24	; 0x12
				break;
     856:	02 c0       	rjmp	.+4      	; 0x85c <INTERRUPT_set+0xdc>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC21) | (1 << ISC20));
     858:	80 63       	ori	r24, 0x30	; 48
     85a:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT2);
     85c:	81 81       	ldd	r24, Z+1	; 0x01
     85e:	84 60       	ori	r24, 0x04	; 4
     860:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     862:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     866:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     86a:	83 85       	ldd	r24, Z+11	; 0x0b
     86c:	80 68       	ori	r24, 0x80	; 128
     86e:	83 87       	std	Z+11, r24	; 0x0b
		break;
     870:	08 95       	ret
		case 3: // PD3
			m.exint.reg->eimsk &= ~(1 << INT3);
     872:	e8 e4       	ldi	r30, 0x48	; 72
     874:	f2 e0       	ldi	r31, 0x02	; 2
     876:	a6 85       	ldd	r26, Z+14	; 0x0e
     878:	b7 85       	ldd	r27, Z+15	; 0x0f
     87a:	11 96       	adiw	r26, 0x01	; 1
     87c:	8c 91       	ld	r24, X
     87e:	11 97       	sbiw	r26, 0x01	; 1
     880:	87 7f       	andi	r24, 0xF7	; 247
     882:	11 96       	adiw	r26, 0x01	; 1
     884:	8c 93       	st	X, r24
			m.exint.reg->eicra &= ~((1 << ISC31) | (1 << ISC30));
     886:	06 84       	ldd	r0, Z+14	; 0x0e
     888:	f7 85       	ldd	r31, Z+15	; 0x0f
     88a:	e0 2d       	mov	r30, r0
     88c:	82 89       	ldd	r24, Z+18	; 0x12
     88e:	8f 73       	andi	r24, 0x3F	; 63
			switch(sense){
     890:	62 30       	cpi	r22, 0x02	; 2
     892:	21 f0       	breq	.+8      	; 0x89c <INTERRUPT_set+0x11c>
     894:	63 30       	cpi	r22, 0x03	; 3
     896:	29 f0       	breq	.+10     	; 0x8a2 <INTERRUPT_set+0x122>
			m.exint.reg->eimsk |= (1 << INT2);
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
		break;
		case 3: // PD3
			m.exint.reg->eimsk &= ~(1 << INT3);
			m.exint.reg->eicra &= ~((1 << ISC31) | (1 << ISC30));
     898:	82 8b       	std	Z+18, r24	; 0x12
     89a:	05 c0       	rjmp	.+10     	; 0x8a6 <INTERRUPT_set+0x126>
			switch(sense){
				case 0: // The low level of INTn generates an interrupt request.
				case 1: // The low level of INTn generates an interrupt request.
				break;
				case 2: // The falling edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= (1 << ISC31);
     89c:	80 68       	ori	r24, 0x80	; 128
     89e:	82 8b       	std	Z+18, r24	; 0x12
				break;
     8a0:	02 c0       	rjmp	.+4      	; 0x8a6 <INTERRUPT_set+0x126>
				case 3: // The rising edge of INTn generates asynchronously an interrupt request.
					m.exint.reg->eicra |= ((1 << ISC31) | (1 << ISC30));
     8a2:	80 6c       	ori	r24, 0xC0	; 192
     8a4:	82 8b       	std	Z+18, r24	; 0x12
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT3);
     8a6:	81 81       	ldd	r24, Z+1	; 0x01
     8a8:	88 60       	ori	r24, 0x08	; 8
     8aa:	81 83       	std	Z+1, r24	; 0x01
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     8ac:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
     8b0:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
     8b4:	83 85       	ldd	r24, Z+11	; 0x0b
     8b6:	80 68       	ori	r24, 0x80	; 128
     8b8:	83 87       	std	Z+11, r24	; 0x0b
		break;
     8ba:	08 95       	ret
		case 4: // PE4
			m.exint.reg->eimsk &= ~(1 << INT4);
     8bc:	e8 e4       	ldi	r30, 0x48	; 72
     8be:	f2 e0       	ldi	r31, 0x02	; 2
     8c0:	a6 85       	ldd	r26, Z+14	; 0x0e
     8c2:	b7 85       	ldd	r27, Z+15	; 0x0f
     8c4:	11 96       	adiw	r26, 0x01	; 1
     8c6:	8c 91       	ld	r24, X
     8c8:	11 97       	sbiw	r26, 0x01	; 1
     8ca:	8f 7e       	andi	r24, 0xEF	; 239
     8cc:	11 96       	adiw	r26, 0x01	; 1
     8ce:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC41) | (1 << ISC40));
     8d0:	06 84       	ldd	r0, Z+14	; 0x0e
     8d2:	f7 85       	ldd	r31, Z+15	; 0x0f
     8d4:	e0 2d       	mov	r30, r0
     8d6:	82 81       	ldd	r24, Z+2	; 0x02
     8d8:	8c 7f       	andi	r24, 0xFC	; 252
     8da:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     8dc:	62 30       	cpi	r22, 0x02	; 2
     8de:	61 f0       	breq	.+24     	; 0x8f8 <INTERRUPT_set+0x178>
     8e0:	63 30       	cpi	r22, 0x03	; 3
     8e2:	91 f0       	breq	.+36     	; 0x908 <INTERRUPT_set+0x188>
     8e4:	61 30       	cpi	r22, 0x01	; 1
     8e6:	b9 f4       	brne	.+46     	; 0x916 <INTERRUPT_set+0x196>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC40);
     8e8:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     8ec:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     8f0:	82 81       	ldd	r24, Z+2	; 0x02
     8f2:	81 60       	ori	r24, 0x01	; 1
     8f4:	82 83       	std	Z+2, r24	; 0x02
				break;
     8f6:	0f c0       	rjmp	.+30     	; 0x916 <INTERRUPT_set+0x196>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC41);
     8f8:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     8fc:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     900:	82 81       	ldd	r24, Z+2	; 0x02
     902:	82 60       	ori	r24, 0x02	; 2
     904:	82 83       	std	Z+2, r24	; 0x02
				break;
     906:	07 c0       	rjmp	.+14     	; 0x916 <INTERRUPT_set+0x196>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC41) | (1 << ISC40));
     908:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     90c:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     910:	82 81       	ldd	r24, Z+2	; 0x02
     912:	83 60       	ori	r24, 0x03	; 3
     914:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT4);
     916:	e8 e4       	ldi	r30, 0x48	; 72
     918:	f2 e0       	ldi	r31, 0x02	; 2
     91a:	a6 85       	ldd	r26, Z+14	; 0x0e
     91c:	b7 85       	ldd	r27, Z+15	; 0x0f
     91e:	11 96       	adiw	r26, 0x01	; 1
     920:	8c 91       	ld	r24, X
     922:	11 97       	sbiw	r26, 0x01	; 1
     924:	80 61       	ori	r24, 0x10	; 16
     926:	11 96       	adiw	r26, 0x01	; 1
     928:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     92a:	02 84       	ldd	r0, Z+10	; 0x0a
     92c:	f3 85       	ldd	r31, Z+11	; 0x0b
     92e:	e0 2d       	mov	r30, r0
     930:	83 85       	ldd	r24, Z+11	; 0x0b
     932:	80 68       	ori	r24, 0x80	; 128
     934:	83 87       	std	Z+11, r24	; 0x0b
		break;
     936:	08 95       	ret
		case 5: // PE5
			m.exint.reg->eimsk &= ~(1 << INT5);
     938:	e8 e4       	ldi	r30, 0x48	; 72
     93a:	f2 e0       	ldi	r31, 0x02	; 2
     93c:	a6 85       	ldd	r26, Z+14	; 0x0e
     93e:	b7 85       	ldd	r27, Z+15	; 0x0f
     940:	11 96       	adiw	r26, 0x01	; 1
     942:	8c 91       	ld	r24, X
     944:	11 97       	sbiw	r26, 0x01	; 1
     946:	8f 7d       	andi	r24, 0xDF	; 223
     948:	11 96       	adiw	r26, 0x01	; 1
     94a:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC51) | (1 << ISC50));
     94c:	06 84       	ldd	r0, Z+14	; 0x0e
     94e:	f7 85       	ldd	r31, Z+15	; 0x0f
     950:	e0 2d       	mov	r30, r0
     952:	82 81       	ldd	r24, Z+2	; 0x02
     954:	83 7f       	andi	r24, 0xF3	; 243
     956:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     958:	62 30       	cpi	r22, 0x02	; 2
     95a:	61 f0       	breq	.+24     	; 0x974 <INTERRUPT_set+0x1f4>
     95c:	63 30       	cpi	r22, 0x03	; 3
     95e:	91 f0       	breq	.+36     	; 0x984 <INTERRUPT_set+0x204>
     960:	61 30       	cpi	r22, 0x01	; 1
     962:	b9 f4       	brne	.+46     	; 0x992 <INTERRUPT_set+0x212>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC50);
     964:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     968:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     96c:	82 81       	ldd	r24, Z+2	; 0x02
     96e:	84 60       	ori	r24, 0x04	; 4
     970:	82 83       	std	Z+2, r24	; 0x02
				break;
     972:	0f c0       	rjmp	.+30     	; 0x992 <INTERRUPT_set+0x212>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC51);
     974:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     978:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     97c:	82 81       	ldd	r24, Z+2	; 0x02
     97e:	88 60       	ori	r24, 0x08	; 8
     980:	82 83       	std	Z+2, r24	; 0x02
				break;
     982:	07 c0       	rjmp	.+14     	; 0x992 <INTERRUPT_set+0x212>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC51) | (1 << ISC50));
     984:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     988:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     98c:	82 81       	ldd	r24, Z+2	; 0x02
     98e:	8c 60       	ori	r24, 0x0C	; 12
     990:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT5);
     992:	e8 e4       	ldi	r30, 0x48	; 72
     994:	f2 e0       	ldi	r31, 0x02	; 2
     996:	a6 85       	ldd	r26, Z+14	; 0x0e
     998:	b7 85       	ldd	r27, Z+15	; 0x0f
     99a:	11 96       	adiw	r26, 0x01	; 1
     99c:	8c 91       	ld	r24, X
     99e:	11 97       	sbiw	r26, 0x01	; 1
     9a0:	80 62       	ori	r24, 0x20	; 32
     9a2:	11 96       	adiw	r26, 0x01	; 1
     9a4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     9a6:	02 84       	ldd	r0, Z+10	; 0x0a
     9a8:	f3 85       	ldd	r31, Z+11	; 0x0b
     9aa:	e0 2d       	mov	r30, r0
     9ac:	83 85       	ldd	r24, Z+11	; 0x0b
     9ae:	80 68       	ori	r24, 0x80	; 128
     9b0:	83 87       	std	Z+11, r24	; 0x0b
		break;
     9b2:	08 95       	ret
		case 6: // PE6
			m.exint.reg->eimsk &= ~(1 << INT6);
     9b4:	e8 e4       	ldi	r30, 0x48	; 72
     9b6:	f2 e0       	ldi	r31, 0x02	; 2
     9b8:	a6 85       	ldd	r26, Z+14	; 0x0e
     9ba:	b7 85       	ldd	r27, Z+15	; 0x0f
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	8c 91       	ld	r24, X
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	8f 7b       	andi	r24, 0xBF	; 191
     9c4:	11 96       	adiw	r26, 0x01	; 1
     9c6:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC61) | (1 << ISC60));
     9c8:	06 84       	ldd	r0, Z+14	; 0x0e
     9ca:	f7 85       	ldd	r31, Z+15	; 0x0f
     9cc:	e0 2d       	mov	r30, r0
     9ce:	82 81       	ldd	r24, Z+2	; 0x02
     9d0:	8f 7c       	andi	r24, 0xCF	; 207
     9d2:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     9d4:	62 30       	cpi	r22, 0x02	; 2
     9d6:	61 f0       	breq	.+24     	; 0x9f0 <INTERRUPT_set+0x270>
     9d8:	63 30       	cpi	r22, 0x03	; 3
     9da:	91 f0       	breq	.+36     	; 0xa00 <INTERRUPT_set+0x280>
     9dc:	61 30       	cpi	r22, 0x01	; 1
     9de:	b9 f4       	brne	.+46     	; 0xa0e <INTERRUPT_set+0x28e>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC60);
     9e0:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     9e4:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     9e8:	82 81       	ldd	r24, Z+2	; 0x02
     9ea:	80 61       	ori	r24, 0x10	; 16
     9ec:	82 83       	std	Z+2, r24	; 0x02
				break;
     9ee:	0f c0       	rjmp	.+30     	; 0xa0e <INTERRUPT_set+0x28e>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC61);
     9f0:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     9f4:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     9f8:	82 81       	ldd	r24, Z+2	; 0x02
     9fa:	80 62       	ori	r24, 0x20	; 32
     9fc:	82 83       	std	Z+2, r24	; 0x02
				break;
     9fe:	07 c0       	rjmp	.+14     	; 0xa0e <INTERRUPT_set+0x28e>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC61) | (1 << ISC60));
     a00:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     a04:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     a08:	82 81       	ldd	r24, Z+2	; 0x02
     a0a:	80 63       	ori	r24, 0x30	; 48
     a0c:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT6);
     a0e:	e8 e4       	ldi	r30, 0x48	; 72
     a10:	f2 e0       	ldi	r31, 0x02	; 2
     a12:	a6 85       	ldd	r26, Z+14	; 0x0e
     a14:	b7 85       	ldd	r27, Z+15	; 0x0f
     a16:	11 96       	adiw	r26, 0x01	; 1
     a18:	8c 91       	ld	r24, X
     a1a:	11 97       	sbiw	r26, 0x01	; 1
     a1c:	80 64       	ori	r24, 0x40	; 64
     a1e:	11 96       	adiw	r26, 0x01	; 1
     a20:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     a22:	02 84       	ldd	r0, Z+10	; 0x0a
     a24:	f3 85       	ldd	r31, Z+11	; 0x0b
     a26:	e0 2d       	mov	r30, r0
     a28:	83 85       	ldd	r24, Z+11	; 0x0b
     a2a:	80 68       	ori	r24, 0x80	; 128
     a2c:	83 87       	std	Z+11, r24	; 0x0b
		break;
     a2e:	08 95       	ret
		case 7: // PE7
			m.exint.reg->eimsk &= ~(1 << INT7);
     a30:	e8 e4       	ldi	r30, 0x48	; 72
     a32:	f2 e0       	ldi	r31, 0x02	; 2
     a34:	a6 85       	ldd	r26, Z+14	; 0x0e
     a36:	b7 85       	ldd	r27, Z+15	; 0x0f
     a38:	11 96       	adiw	r26, 0x01	; 1
     a3a:	8c 91       	ld	r24, X
     a3c:	11 97       	sbiw	r26, 0x01	; 1
     a3e:	8f 77       	andi	r24, 0x7F	; 127
     a40:	11 96       	adiw	r26, 0x01	; 1
     a42:	8c 93       	st	X, r24
			m.exint.reg->eicrb &= ~((1 << ISC71) | (1 << ISC70));
     a44:	06 84       	ldd	r0, Z+14	; 0x0e
     a46:	f7 85       	ldd	r31, Z+15	; 0x0f
     a48:	e0 2d       	mov	r30, r0
     a4a:	82 81       	ldd	r24, Z+2	; 0x02
     a4c:	8f 73       	andi	r24, 0x3F	; 63
     a4e:	82 83       	std	Z+2, r24	; 0x02
			switch(sense){
     a50:	62 30       	cpi	r22, 0x02	; 2
     a52:	61 f0       	breq	.+24     	; 0xa6c <INTERRUPT_set+0x2ec>
     a54:	63 30       	cpi	r22, 0x03	; 3
     a56:	91 f0       	breq	.+36     	; 0xa7c <INTERRUPT_set+0x2fc>
     a58:	61 30       	cpi	r22, 0x01	; 1
     a5a:	b9 f4       	brne	.+46     	; 0xa8a <INTERRUPT_set+0x30a>
				case 0: // The low level of INTn generates an interrupt request.
				break;
				case 1: // Any logical change on INTn generates an interrupt request
					m.exint.reg->eicrb |= (1 << ISC70);
     a5c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     a60:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     a64:	82 81       	ldd	r24, Z+2	; 0x02
     a66:	80 64       	ori	r24, 0x40	; 64
     a68:	82 83       	std	Z+2, r24	; 0x02
				break;
     a6a:	0f c0       	rjmp	.+30     	; 0xa8a <INTERRUPT_set+0x30a>
				case 2: // The falling edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= (1 << ISC71);
     a6c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     a70:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     a74:	82 81       	ldd	r24, Z+2	; 0x02
     a76:	80 68       	ori	r24, 0x80	; 128
     a78:	82 83       	std	Z+2, r24	; 0x02
				break;
     a7a:	07 c0       	rjmp	.+14     	; 0xa8a <INTERRUPT_set+0x30a>
				case 3: // The rising edge between two samples of INTn generates an interrupt request.
					m.exint.reg->eicrb |= ((1 << ISC71) | (1 << ISC70));
     a7c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     a80:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     a84:	82 81       	ldd	r24, Z+2	; 0x02
     a86:	80 6c       	ori	r24, 0xC0	; 192
     a88:	82 83       	std	Z+2, r24	; 0x02
				break;
				default: // The low level of INTn generates an interrupt request.
				break;
			}
			m.exint.reg->eimsk |= (1 << INT7);
     a8a:	e8 e4       	ldi	r30, 0x48	; 72
     a8c:	f2 e0       	ldi	r31, 0x02	; 2
     a8e:	a6 85       	ldd	r26, Z+14	; 0x0e
     a90:	b7 85       	ldd	r27, Z+15	; 0x0f
     a92:	11 96       	adiw	r26, 0x01	; 1
     a94:	8c 91       	ld	r24, X
     a96:	11 97       	sbiw	r26, 0x01	; 1
     a98:	80 68       	ori	r24, 0x80	; 128
     a9a:	11 96       	adiw	r26, 0x01	; 1
     a9c:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     a9e:	02 84       	ldd	r0, Z+10	; 0x0a
     aa0:	f3 85       	ldd	r31, Z+11	; 0x0b
     aa2:	e0 2d       	mov	r30, r0
     aa4:	83 85       	ldd	r24, Z+11	; 0x0b
     aa6:	80 68       	ori	r24, 0x80	; 128
     aa8:	83 87       	std	Z+11, r24	; 0x0b
		break;
     aaa:	08 95       	ret
		default:
			m.exint.reg->eimsk = 0X00;
     aac:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     ab0:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     ab4:	11 82       	std	Z+1, r1	; 0x01
     ab6:	08 95       	ret

00000ab8 <INTERRUPT_off>:
		break;
	}
}
void INTERRUPT_off(uint8_t channel)
{
	switch( channel ){
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	88 30       	cpi	r24, 0x08	; 8
     abc:	91 05       	cpc	r25, r1
     abe:	08 f0       	brcs	.+2      	; 0xac2 <INTERRUPT_off+0xa>
     ac0:	45 c0       	rjmp	.+138    	; 0xb4c <INTERRUPT_off+0x94>
     ac2:	fc 01       	movw	r30, r24
     ac4:	e2 5b       	subi	r30, 0xB2	; 178
     ac6:	ff 4f       	sbci	r31, 0xFF	; 255
     ac8:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0: // disable
			m.exint.reg->eimsk &= ~(1 << INT0);
     acc:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     ad0:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     ad4:	81 81       	ldd	r24, Z+1	; 0x01
     ad6:	8e 7f       	andi	r24, 0xFE	; 254
     ad8:	81 83       	std	Z+1, r24	; 0x01
		break;
     ada:	08 95       	ret
		case 1: // disable
			m.exint.reg->eimsk &= ~(1 << INT1);
     adc:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     ae0:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     ae4:	81 81       	ldd	r24, Z+1	; 0x01
     ae6:	8d 7f       	andi	r24, 0xFD	; 253
     ae8:	81 83       	std	Z+1, r24	; 0x01
		break;
     aea:	08 95       	ret
		case 2: // disable
			m.exint.reg->eimsk &= ~(1 << INT2);
     aec:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     af0:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     af4:	81 81       	ldd	r24, Z+1	; 0x01
     af6:	8b 7f       	andi	r24, 0xFB	; 251
     af8:	81 83       	std	Z+1, r24	; 0x01
		break;
     afa:	08 95       	ret
		case 3: // disable
			m.exint.reg->eimsk &= ~(1 << INT3);
     afc:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b00:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b04:	81 81       	ldd	r24, Z+1	; 0x01
     b06:	87 7f       	andi	r24, 0xF7	; 247
     b08:	81 83       	std	Z+1, r24	; 0x01
		break;
     b0a:	08 95       	ret
		case 4: // disable
			m.exint.reg->eimsk &= ~(1 <<INT4);
     b0c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b10:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b14:	81 81       	ldd	r24, Z+1	; 0x01
     b16:	8f 7e       	andi	r24, 0xEF	; 239
     b18:	81 83       	std	Z+1, r24	; 0x01
		break;
     b1a:	08 95       	ret
		case 5: // disable
			m.exint.reg->eimsk &= ~(1 << INT5);
     b1c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b20:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b24:	81 81       	ldd	r24, Z+1	; 0x01
     b26:	8f 7d       	andi	r24, 0xDF	; 223
     b28:	81 83       	std	Z+1, r24	; 0x01
		break;
     b2a:	08 95       	ret
		case 6: // disable
			m.exint.reg->eimsk &= ~(1 << INT6);
     b2c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b30:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b34:	81 81       	ldd	r24, Z+1	; 0x01
     b36:	8f 7b       	andi	r24, 0xBF	; 191
     b38:	81 83       	std	Z+1, r24	; 0x01
		break;
     b3a:	08 95       	ret
		case 7: // disable
			m.exint.reg->eimsk &= ~(1 << INT7);
     b3c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b40:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b44:	81 81       	ldd	r24, Z+1	; 0x01
     b46:	8f 77       	andi	r24, 0x7F	; 127
     b48:	81 83       	std	Z+1, r24	; 0x01
		break;
     b4a:	08 95       	ret
		default: // all disable
			m.exint.reg->eimsk = 0X00;
     b4c:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     b50:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     b54:	11 82       	std	Z+1, r1	; 0x01
     b56:	08 95       	ret

00000b58 <INTERRUPT_on>:
		break;
	}
}
void INTERRUPT_on(uint8_t channel)
{
	switch( channel ){
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	88 30       	cpi	r24, 0x08	; 8
     b5c:	91 05       	cpc	r25, r1
     b5e:	08 f0       	brcs	.+2      	; 0xb62 <INTERRUPT_on+0xa>
     b60:	8c c0       	rjmp	.+280    	; 0xc7a <INTERRUPT_on+0x122>
     b62:	fc 01       	movw	r30, r24
     b64:	ea 5a       	subi	r30, 0xAA	; 170
     b66:	ff 4f       	sbci	r31, 0xFF	; 255
     b68:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0:
			m.exint.reg->eimsk |= (1<<INT0);
     b6c:	e8 e4       	ldi	r30, 0x48	; 72
     b6e:	f2 e0       	ldi	r31, 0x02	; 2
     b70:	a6 85       	ldd	r26, Z+14	; 0x0e
     b72:	b7 85       	ldd	r27, Z+15	; 0x0f
     b74:	11 96       	adiw	r26, 0x01	; 1
     b76:	8c 91       	ld	r24, X
     b78:	11 97       	sbiw	r26, 0x01	; 1
     b7a:	81 60       	ori	r24, 0x01	; 1
     b7c:	11 96       	adiw	r26, 0x01	; 1
     b7e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     b80:	02 84       	ldd	r0, Z+10	; 0x0a
     b82:	f3 85       	ldd	r31, Z+11	; 0x0b
     b84:	e0 2d       	mov	r30, r0
     b86:	83 85       	ldd	r24, Z+11	; 0x0b
     b88:	80 68       	ori	r24, 0x80	; 128
     b8a:	83 87       	std	Z+11, r24	; 0x0b
		break;
     b8c:	08 95       	ret
		case 1:
			m.exint.reg->eimsk |= (1 << INT1);
     b8e:	e8 e4       	ldi	r30, 0x48	; 72
     b90:	f2 e0       	ldi	r31, 0x02	; 2
     b92:	a6 85       	ldd	r26, Z+14	; 0x0e
     b94:	b7 85       	ldd	r27, Z+15	; 0x0f
     b96:	11 96       	adiw	r26, 0x01	; 1
     b98:	8c 91       	ld	r24, X
     b9a:	11 97       	sbiw	r26, 0x01	; 1
     b9c:	82 60       	ori	r24, 0x02	; 2
     b9e:	11 96       	adiw	r26, 0x01	; 1
     ba0:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     ba2:	02 84       	ldd	r0, Z+10	; 0x0a
     ba4:	f3 85       	ldd	r31, Z+11	; 0x0b
     ba6:	e0 2d       	mov	r30, r0
     ba8:	83 85       	ldd	r24, Z+11	; 0x0b
     baa:	80 68       	ori	r24, 0x80	; 128
     bac:	83 87       	std	Z+11, r24	; 0x0b
		break;
     bae:	08 95       	ret
		case 2:
			m.exint.reg->eimsk |= (1 << INT2);
     bb0:	e8 e4       	ldi	r30, 0x48	; 72
     bb2:	f2 e0       	ldi	r31, 0x02	; 2
     bb4:	a6 85       	ldd	r26, Z+14	; 0x0e
     bb6:	b7 85       	ldd	r27, Z+15	; 0x0f
     bb8:	11 96       	adiw	r26, 0x01	; 1
     bba:	8c 91       	ld	r24, X
     bbc:	11 97       	sbiw	r26, 0x01	; 1
     bbe:	84 60       	ori	r24, 0x04	; 4
     bc0:	11 96       	adiw	r26, 0x01	; 1
     bc2:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     bc4:	02 84       	ldd	r0, Z+10	; 0x0a
     bc6:	f3 85       	ldd	r31, Z+11	; 0x0b
     bc8:	e0 2d       	mov	r30, r0
     bca:	83 85       	ldd	r24, Z+11	; 0x0b
     bcc:	80 68       	ori	r24, 0x80	; 128
     bce:	83 87       	std	Z+11, r24	; 0x0b
		break;
     bd0:	08 95       	ret
		case 3:
			m.exint.reg->eimsk |= (1 << INT3);
     bd2:	e8 e4       	ldi	r30, 0x48	; 72
     bd4:	f2 e0       	ldi	r31, 0x02	; 2
     bd6:	a6 85       	ldd	r26, Z+14	; 0x0e
     bd8:	b7 85       	ldd	r27, Z+15	; 0x0f
     bda:	11 96       	adiw	r26, 0x01	; 1
     bdc:	8c 91       	ld	r24, X
     bde:	11 97       	sbiw	r26, 0x01	; 1
     be0:	88 60       	ori	r24, 0x08	; 8
     be2:	11 96       	adiw	r26, 0x01	; 1
     be4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     be6:	02 84       	ldd	r0, Z+10	; 0x0a
     be8:	f3 85       	ldd	r31, Z+11	; 0x0b
     bea:	e0 2d       	mov	r30, r0
     bec:	83 85       	ldd	r24, Z+11	; 0x0b
     bee:	80 68       	ori	r24, 0x80	; 128
     bf0:	83 87       	std	Z+11, r24	; 0x0b
		break;
     bf2:	08 95       	ret
		case 4:
			m.exint.reg->eimsk |= (1 << INT4);
     bf4:	e8 e4       	ldi	r30, 0x48	; 72
     bf6:	f2 e0       	ldi	r31, 0x02	; 2
     bf8:	a6 85       	ldd	r26, Z+14	; 0x0e
     bfa:	b7 85       	ldd	r27, Z+15	; 0x0f
     bfc:	11 96       	adiw	r26, 0x01	; 1
     bfe:	8c 91       	ld	r24, X
     c00:	11 97       	sbiw	r26, 0x01	; 1
     c02:	80 61       	ori	r24, 0x10	; 16
     c04:	11 96       	adiw	r26, 0x01	; 1
     c06:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c08:	02 84       	ldd	r0, Z+10	; 0x0a
     c0a:	f3 85       	ldd	r31, Z+11	; 0x0b
     c0c:	e0 2d       	mov	r30, r0
     c0e:	83 85       	ldd	r24, Z+11	; 0x0b
     c10:	80 68       	ori	r24, 0x80	; 128
     c12:	83 87       	std	Z+11, r24	; 0x0b
		break;
     c14:	08 95       	ret
		case 5:
			m.exint.reg->eimsk |= (1 << INT5);
     c16:	e8 e4       	ldi	r30, 0x48	; 72
     c18:	f2 e0       	ldi	r31, 0x02	; 2
     c1a:	a6 85       	ldd	r26, Z+14	; 0x0e
     c1c:	b7 85       	ldd	r27, Z+15	; 0x0f
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	8c 91       	ld	r24, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	80 62       	ori	r24, 0x20	; 32
     c26:	11 96       	adiw	r26, 0x01	; 1
     c28:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c2a:	02 84       	ldd	r0, Z+10	; 0x0a
     c2c:	f3 85       	ldd	r31, Z+11	; 0x0b
     c2e:	e0 2d       	mov	r30, r0
     c30:	83 85       	ldd	r24, Z+11	; 0x0b
     c32:	80 68       	ori	r24, 0x80	; 128
     c34:	83 87       	std	Z+11, r24	; 0x0b
		break;
     c36:	08 95       	ret
		case 6:
			m.exint.reg->eimsk |= (1 << INT6);
     c38:	e8 e4       	ldi	r30, 0x48	; 72
     c3a:	f2 e0       	ldi	r31, 0x02	; 2
     c3c:	a6 85       	ldd	r26, Z+14	; 0x0e
     c3e:	b7 85       	ldd	r27, Z+15	; 0x0f
     c40:	11 96       	adiw	r26, 0x01	; 1
     c42:	8c 91       	ld	r24, X
     c44:	11 97       	sbiw	r26, 0x01	; 1
     c46:	80 64       	ori	r24, 0x40	; 64
     c48:	11 96       	adiw	r26, 0x01	; 1
     c4a:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c4c:	02 84       	ldd	r0, Z+10	; 0x0a
     c4e:	f3 85       	ldd	r31, Z+11	; 0x0b
     c50:	e0 2d       	mov	r30, r0
     c52:	83 85       	ldd	r24, Z+11	; 0x0b
     c54:	80 68       	ori	r24, 0x80	; 128
     c56:	83 87       	std	Z+11, r24	; 0x0b
		break;
     c58:	08 95       	ret
		case 7:
			m.exint.reg->eimsk |= (1 << INT7);
     c5a:	e8 e4       	ldi	r30, 0x48	; 72
     c5c:	f2 e0       	ldi	r31, 0x02	; 2
     c5e:	a6 85       	ldd	r26, Z+14	; 0x0e
     c60:	b7 85       	ldd	r27, Z+15	; 0x0f
     c62:	11 96       	adiw	r26, 0x01	; 1
     c64:	8c 91       	ld	r24, X
     c66:	11 97       	sbiw	r26, 0x01	; 1
     c68:	80 68       	ori	r24, 0x80	; 128
     c6a:	11 96       	adiw	r26, 0x01	; 1
     c6c:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= (1 << GLOBAL_INTERRUPT_ENABLE);
     c6e:	02 84       	ldd	r0, Z+10	; 0x0a
     c70:	f3 85       	ldd	r31, Z+11	; 0x0b
     c72:	e0 2d       	mov	r30, r0
     c74:	83 85       	ldd	r24, Z+11	; 0x0b
     c76:	80 68       	ori	r24, 0x80	; 128
     c78:	83 87       	std	Z+11, r24	; 0x0b
     c7a:	08 95       	ret

00000c7c <INTERRUPTenable>:

/*** Procedure & Function ***/
INTERRUPT INTERRUPTenable(void)
// Setup blank

{
     c7c:	cf 93       	push	r28
     c7e:	df 93       	push	r29
     c80:	cd b7       	in	r28, 0x3d	; 61
     c82:	de b7       	in	r29, 0x3e	; 62
     c84:	ca 55       	subi	r28, 0x5A	; 90
     c86:	d1 09       	sbc	r29, r1
     c88:	0f b6       	in	r0, 0x3f	; 63
     c8a:	f8 94       	cli
     c8c:	de bf       	out	0x3e, r29	; 62
     c8e:	0f be       	out	0x3f, r0	; 63
     c90:	cd bf       	out	0x3d, r28	; 61
	INTERRUPT interrupt;
	m = ATMEGA128enable();
     c92:	ce 01       	movw	r24, r28
     c94:	09 96       	adiw	r24, 0x09	; 9
     c96:	45 d0       	rcall	.+138    	; 0xd22 <ATMEGA128enable>
     c98:	82 e5       	ldi	r24, 0x52	; 82
     c9a:	fe 01       	movw	r30, r28
     c9c:	39 96       	adiw	r30, 0x09	; 9
     c9e:	a8 e4       	ldi	r26, 0x48	; 72
     ca0:	b2 e0       	ldi	r27, 0x02	; 2
     ca2:	01 90       	ld	r0, Z+
     ca4:	0d 92       	st	X+, r0
     ca6:	8a 95       	dec	r24
     ca8:	e1 f7       	brne	.-8      	; 0xca2 <INTERRUPTenable+0x26>
	
	m.exint.reg->eimsk = 0x00;
     caa:	e0 91 56 02 	lds	r30, 0x0256	; 0x800256 <m+0xe>
     cae:	f0 91 57 02 	lds	r31, 0x0257	; 0x800257 <m+0xf>
     cb2:	11 82       	std	Z+1, r1	; 0x01
	
	interrupt.set = INTERRUPT_set;
	interrupt.off = INTERRUPT_off;
	interrupt.on = INTERRUPT_on;
	interrupt.reset_status = INTERRUPT_reset_status;
	return interrupt;
     cb4:	20 ec       	ldi	r18, 0xC0	; 192
     cb6:	33 e0       	ldi	r19, 0x03	; 3
     cb8:	3a 83       	std	Y+2, r19	; 0x02
     cba:	29 83       	std	Y+1, r18	; 0x01
     cbc:	4c e5       	ldi	r20, 0x5C	; 92
     cbe:	55 e0       	ldi	r21, 0x05	; 5
     cc0:	5c 83       	std	Y+4, r21	; 0x04
     cc2:	4b 83       	std	Y+3, r20	; 0x03
     cc4:	6c ea       	ldi	r22, 0xAC	; 172
     cc6:	75 e0       	ldi	r23, 0x05	; 5
     cc8:	7e 83       	std	Y+6, r23	; 0x06
     cca:	6d 83       	std	Y+5, r22	; 0x05
     ccc:	84 e9       	ldi	r24, 0x94	; 148
     cce:	93 e0       	ldi	r25, 0x03	; 3
     cd0:	98 87       	std	Y+8, r25	; 0x08
     cd2:	8f 83       	std	Y+7, r24	; 0x07
     cd4:	3a 81       	ldd	r19, Y+2	; 0x02
     cd6:	5c 81       	ldd	r21, Y+4	; 0x04
     cd8:	7e 81       	ldd	r23, Y+6	; 0x06
}
     cda:	98 85       	ldd	r25, Y+8	; 0x08
     cdc:	c6 5a       	subi	r28, 0xA6	; 166
     cde:	df 4f       	sbci	r29, 0xFF	; 255
     ce0:	0f b6       	in	r0, 0x3f	; 63
     ce2:	f8 94       	cli
     ce4:	de bf       	out	0x3e, r29	; 62
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	cd bf       	out	0x3d, r28	; 61
     cea:	df 91       	pop	r29
     cec:	cf 91       	pop	r28
     cee:	08 95       	ret

00000cf0 <ReadHLByte>:
}

// COMMON
uint16_t ReadHLByte(HighLowByte reg)
{
	return (reg.H << 8) | reg.L;
     cf0:	29 2f       	mov	r18, r25
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	32 2f       	mov	r19, r18
     cf6:	22 27       	eor	r18, r18
}
     cf8:	a9 01       	movw	r20, r18
     cfa:	48 2b       	or	r20, r24
     cfc:	ca 01       	movw	r24, r20
     cfe:	08 95       	ret

00000d00 <ReadLHByte>:

uint16_t ReadLHByte(HighLowByte reg)
{
	return (reg.L << 8) | reg.H;
     d00:	28 2f       	mov	r18, r24
     d02:	30 e0       	ldi	r19, 0x00	; 0
     d04:	32 2f       	mov	r19, r18
     d06:	22 27       	eor	r18, r18
}
     d08:	a9 01       	movw	r20, r18
     d0a:	49 2b       	or	r20, r25
     d0c:	ca 01       	movw	r24, r20
     d0e:	08 95       	ret

00000d10 <WriteHLByte>:

HighLowByte WriteHLByte(uint16_t val)
{
	HighLowByte reg; reg.H = (val >> 8); reg.L = val;
	return reg;
}
     d10:	08 95       	ret

00000d12 <WriteLHByte>:

HighLowByte WriteLHByte(uint16_t val)
{
     d12:	28 2f       	mov	r18, r24
	HighLowByte reg; reg.L = (val >> 8); reg.H = val;
	return reg;
}
     d14:	89 2f       	mov	r24, r25
     d16:	92 2f       	mov	r25, r18
     d18:	08 95       	ret

00000d1a <SwapByte>:
uint16_t SwapByte(uint16_t num)
{
	uint16_t tp;
	tp = (num << 8);
	return (num >> 8) | tp;
}
     d1a:	98 27       	eor	r25, r24
     d1c:	89 27       	eor	r24, r25
     d1e:	98 27       	eor	r25, r24
     d20:	08 95       	ret

00000d22 <ATMEGA128enable>:
HighLowByte WriteHLByte(uint16_t val);
HighLowByte WriteLHByte(uint16_t val);
uint16_t SwapByte(uint16_t num);

/*** Procedure & Function ***/
ATMEGA128 ATMEGA128enable(void){ 
     d22:	fc 01       	movw	r30, r24
	ret.readhlbyte = ReadHLByte;
	ret.readlhbyte = ReadLHByte;
	ret.writehlbyte = WriteHLByte;
	ret.writelhbyte = WriteLHByte;
	ret.swapbyte = SwapByte;
	return ret;
     d24:	11 82       	std	Z+1, r1	; 0x01
     d26:	10 82       	st	Z, r1
     d28:	88 e2       	ldi	r24, 0x28	; 40
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	93 83       	std	Z+3, r25	; 0x03
     d2e:	82 83       	std	Z+2, r24	; 0x02
     d30:	84 e2       	ldi	r24, 0x24	; 36
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	95 83       	std	Z+5, r25	; 0x05
     d36:	84 83       	std	Z+4, r24	; 0x04
     d38:	8e ed       	ldi	r24, 0xDE	; 222
     d3a:	91 e0       	ldi	r25, 0x01	; 1
     d3c:	97 83       	std	Z+7, r25	; 0x07
     d3e:	86 83       	std	Z+6, r24	; 0x06
     d40:	88 e6       	ldi	r24, 0x68	; 104
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	91 87       	std	Z+9, r25	; 0x09
     d46:	80 87       	std	Z+8, r24	; 0x08
     d48:	84 e5       	ldi	r24, 0x54	; 84
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	93 87       	std	Z+11, r25	; 0x0b
     d4e:	82 87       	std	Z+10, r24	; 0x0a
     d50:	8c e3       	ldi	r24, 0x3C	; 60
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	95 87       	std	Z+13, r25	; 0x0d
     d56:	84 87       	std	Z+12, r24	; 0x0c
     d58:	88 e5       	ldi	r24, 0x58	; 88
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	97 87       	std	Z+15, r25	; 0x0f
     d5e:	86 87       	std	Z+14, r24	; 0x0e
     d60:	8e e3       	ldi	r24, 0x3E	; 62
     d62:	96 e0       	ldi	r25, 0x06	; 6
     d64:	91 8b       	std	Z+17, r25	; 0x11
     d66:	80 8b       	std	Z+16, r24	; 0x10
     d68:	89 e3       	ldi	r24, 0x39	; 57
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	93 8b       	std	Z+19, r25	; 0x13
     d6e:	82 8b       	std	Z+18, r24	; 0x12
     d70:	86 e3       	ldi	r24, 0x36	; 54
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	95 8b       	std	Z+21, r25	; 0x15
     d76:	84 8b       	std	Z+20, r24	; 0x14
     d78:	83 e3       	ldi	r24, 0x33	; 51
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	97 8b       	std	Z+23, r25	; 0x17
     d7e:	86 8b       	std	Z+22, r24	; 0x16
     d80:	80 e3       	ldi	r24, 0x30	; 48
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	91 8f       	std	Z+25, r25	; 0x19
     d86:	80 8f       	std	Z+24, r24	; 0x18
     d88:	81 e2       	ldi	r24, 0x21	; 33
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	93 8f       	std	Z+27, r25	; 0x1b
     d8e:	82 8f       	std	Z+26, r24	; 0x1a
     d90:	80 e2       	ldi	r24, 0x20	; 32
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	95 8f       	std	Z+29, r25	; 0x1d
     d96:	84 8f       	std	Z+28, r24	; 0x1c
     d98:	83 e6       	ldi	r24, 0x63	; 99
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	97 8f       	std	Z+31, r25	; 0x1f
     d9e:	86 8f       	std	Z+30, r24	; 0x1e
     da0:	82 e4       	ldi	r24, 0x42	; 66
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	91 a3       	std	Z+33, r25	; 0x21
     da6:	80 a3       	std	Z+32, r24	; 0x20
     da8:	80 e4       	ldi	r24, 0x40	; 64
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	93 a3       	std	Z+35, r25	; 0x23
     dae:	82 a3       	std	Z+34, r24	; 0x22
     db0:	2d e2       	ldi	r18, 0x2D	; 45
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	35 a3       	std	Z+37, r19	; 0x25
     db6:	24 a3       	std	Z+36, r18	; 0x24
     db8:	20 ea       	ldi	r18, 0xA0	; 160
     dba:	37 e0       	ldi	r19, 0x07	; 7
     dbc:	37 a3       	std	Z+39, r19	; 0x27
     dbe:	26 a3       	std	Z+38, r18	; 0x26
     dc0:	91 a7       	std	Z+41, r25	; 0x29
     dc2:	80 a7       	std	Z+40, r24	; 0x28
     dc4:	27 e0       	ldi	r18, 0x07	; 7
     dc6:	3e e0       	ldi	r19, 0x0E	; 14
     dc8:	33 a7       	std	Z+43, r19	; 0x2b
     dca:	22 a7       	std	Z+42, r18	; 0x2a
     dcc:	95 a7       	std	Z+45, r25	; 0x2d
     dce:	84 a7       	std	Z+44, r24	; 0x2c
     dd0:	26 e2       	ldi	r18, 0x26	; 38
     dd2:	31 e1       	ldi	r19, 0x11	; 17
     dd4:	37 a7       	std	Z+47, r19	; 0x2f
     dd6:	26 a7       	std	Z+46, r18	; 0x2e
     dd8:	23 e4       	ldi	r18, 0x43	; 67
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	31 ab       	std	Z+49, r19	; 0x31
     dde:	20 ab       	std	Z+48, r18	; 0x30
     de0:	2e e6       	ldi	r18, 0x6E	; 110
     de2:	30 e1       	ldi	r19, 0x10	; 16
     de4:	33 ab       	std	Z+51, r19	; 0x33
     de6:	22 ab       	std	Z+50, r18	; 0x32
     de8:	95 ab       	std	Z+53, r25	; 0x35
     dea:	84 ab       	std	Z+52, r24	; 0x34
     dec:	8f e4       	ldi	r24, 0x4F	; 79
     dee:	9d e0       	ldi	r25, 0x0D	; 13
     df0:	97 ab       	std	Z+55, r25	; 0x37
     df2:	86 ab       	std	Z+54, r24	; 0x36
     df4:	80 e7       	ldi	r24, 0x70	; 112
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	91 af       	std	Z+57, r25	; 0x39
     dfa:	80 af       	std	Z+56, r24	; 0x38
     dfc:	85 e7       	ldi	r24, 0x75	; 117
     dfe:	93 e1       	ldi	r25, 0x13	; 19
     e00:	93 af       	std	Z+59, r25	; 0x3b
     e02:	82 af       	std	Z+58, r24	; 0x3a
     e04:	89 e2       	ldi	r24, 0x29	; 41
     e06:	90 e0       	ldi	r25, 0x00	; 0
     e08:	95 af       	std	Z+61, r25	; 0x3d
     e0a:	84 af       	std	Z+60, r24	; 0x3c
     e0c:	83 ea       	ldi	r24, 0xA3	; 163
     e0e:	94 e1       	ldi	r25, 0x14	; 20
     e10:	97 af       	std	Z+63, r25	; 0x3f
     e12:	86 af       	std	Z+62, r24	; 0x3e
     e14:	df 01       	movw	r26, r30
     e16:	a0 5c       	subi	r26, 0xC0	; 192
     e18:	bf 4f       	sbci	r27, 0xFF	; 255
     e1a:	88 e9       	ldi	r24, 0x98	; 152
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	11 96       	adiw	r26, 0x01	; 1
     e20:	9c 93       	st	X, r25
     e22:	8e 93       	st	-X, r24
     e24:	12 96       	adiw	r26, 0x02	; 2
     e26:	85 e3       	ldi	r24, 0x35	; 53
     e28:	96 e1       	ldi	r25, 0x16	; 22
     e2a:	11 96       	adiw	r26, 0x01	; 1
     e2c:	9c 93       	st	X, r25
     e2e:	8e 93       	st	-X, r24
     e30:	12 96       	adiw	r26, 0x02	; 2
     e32:	81 e4       	ldi	r24, 0x41	; 65
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	11 96       	adiw	r26, 0x01	; 1
     e38:	9c 93       	st	X, r25
     e3a:	8e 93       	st	-X, r24
     e3c:	12 96       	adiw	r26, 0x02	; 2
     e3e:	80 e0       	ldi	r24, 0x00	; 0
     e40:	91 e0       	ldi	r25, 0x01	; 1
     e42:	11 96       	adiw	r26, 0x01	; 1
     e44:	9c 93       	st	X, r25
     e46:	8e 93       	st	-X, r24
     e48:	12 96       	adiw	r26, 0x02	; 2
     e4a:	88 e7       	ldi	r24, 0x78	; 120
     e4c:	96 e0       	ldi	r25, 0x06	; 6
     e4e:	11 96       	adiw	r26, 0x01	; 1
     e50:	9c 93       	st	X, r25
     e52:	8e 93       	st	-X, r24
     e54:	12 96       	adiw	r26, 0x02	; 2
     e56:	80 e8       	ldi	r24, 0x80	; 128
     e58:	96 e0       	ldi	r25, 0x06	; 6
     e5a:	11 96       	adiw	r26, 0x01	; 1
     e5c:	9c 93       	st	X, r25
     e5e:	8e 93       	st	-X, r24
     e60:	12 96       	adiw	r26, 0x02	; 2
     e62:	88 e8       	ldi	r24, 0x88	; 136
     e64:	96 e0       	ldi	r25, 0x06	; 6
     e66:	11 96       	adiw	r26, 0x01	; 1
     e68:	9c 93       	st	X, r25
     e6a:	8e 93       	st	-X, r24
     e6c:	12 96       	adiw	r26, 0x02	; 2
     e6e:	89 e8       	ldi	r24, 0x89	; 137
     e70:	96 e0       	ldi	r25, 0x06	; 6
     e72:	11 96       	adiw	r26, 0x01	; 1
     e74:	9c 93       	st	X, r25
     e76:	8e 93       	st	-X, r24
     e78:	12 96       	adiw	r26, 0x02	; 2
     e7a:	8d e8       	ldi	r24, 0x8D	; 141
     e7c:	96 e0       	ldi	r25, 0x06	; 6
     e7e:	8d 93       	st	X+, r24
     e80:	9c 93       	st	X, r25
}
     e82:	cf 01       	movw	r24, r30
     e84:	08 95       	ret

00000e86 <spi_transfer_sync>:
						(0 << CPHA));				// Clock Phase (0:leading / 1:trailing edge sampling)
    m.spi.reg->spsr	=	(1 << SPI2X);				// Double Clock Rate  
}
void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
     e86:	0f 93       	push	r16
     e88:	1f 93       	push	r17
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
	uint8_t i;      
	for (i = 0; i < len; i++) {
     e8e:	44 23       	and	r20, r20
     e90:	19 f1       	breq	.+70     	; 0xed8 <spi_transfer_sync+0x52>
     e92:	fc 01       	movw	r30, r24
     e94:	06 2f       	mov	r16, r22
     e96:	17 2f       	mov	r17, r23
     e98:	41 50       	subi	r20, 0x01	; 1
     e9a:	50 e0       	ldi	r21, 0x00	; 0
     e9c:	4f 5f       	subi	r20, 0xFF	; 255
     e9e:	5f 4f       	sbci	r21, 0xFF	; 255
     ea0:	48 0f       	add	r20, r24
     ea2:	59 1f       	adc	r21, r25
		m.spi.reg->spdr = dataout[i];
     ea4:	28 e4       	ldi	r18, 0x48	; 72
     ea6:	32 e0       	ldi	r19, 0x02	; 2
     ea8:	d9 01       	movw	r26, r18
     eaa:	94 96       	adiw	r26, 0x24	; 36
     eac:	cd 91       	ld	r28, X+
     eae:	dc 91       	ld	r29, X
     eb0:	95 97       	sbiw	r26, 0x25	; 37
     eb2:	91 91       	ld	r25, Z+
     eb4:	9a 83       	std	Y+2, r25	; 0x02
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
     eb6:	94 96       	adiw	r26, 0x24	; 36
     eb8:	0d 90       	ld	r0, X+
     eba:	bc 91       	ld	r27, X
     ebc:	a0 2d       	mov	r26, r0
     ebe:	11 96       	adiw	r26, 0x01	; 1
     ec0:	9c 91       	ld	r25, X
     ec2:	11 97       	sbiw	r26, 0x01	; 1
     ec4:	99 23       	and	r25, r25
     ec6:	f4 f7       	brge	.-4      	; 0xec4 <spi_transfer_sync+0x3e>
		datain[i] = m.spi.reg->spdr;
     ec8:	12 96       	adiw	r26, 0x02	; 2
     eca:	9c 91       	ld	r25, X
     ecc:	e8 01       	movw	r28, r16
     ece:	99 93       	st	Y+, r25
     ed0:	8e 01       	movw	r16, r28
}
void spi_transfer_sync (uint8_t * dataout, uint8_t * datain, uint8_t len)
// Shift full array through target device
{
	uint8_t i;      
	for (i = 0; i < len; i++) {
     ed2:	e4 17       	cp	r30, r20
     ed4:	f5 07       	cpc	r31, r21
     ed6:	41 f7       	brne	.-48     	; 0xea8 <spi_transfer_sync+0x22>
		m.spi.reg->spdr = dataout[i];
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
		datain[i] = m.spi.reg->spdr;
	}
}
     ed8:	df 91       	pop	r29
     eda:	cf 91       	pop	r28
     edc:	1f 91       	pop	r17
     ede:	0f 91       	pop	r16
     ee0:	08 95       	ret

00000ee2 <spi_transmit_sync>:
void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
     ee2:	cf 93       	push	r28
     ee4:	df 93       	push	r29
	uint8_t i;      
	for (i = 0; i < len; i++) {
     ee6:	66 23       	and	r22, r22
     ee8:	d1 f0       	breq	.+52     	; 0xf1e <spi_transmit_sync+0x3c>
     eea:	fc 01       	movw	r30, r24
     eec:	61 50       	subi	r22, 0x01	; 1
     eee:	26 2f       	mov	r18, r22
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	2f 5f       	subi	r18, 0xFF	; 255
     ef4:	3f 4f       	sbci	r19, 0xFF	; 255
     ef6:	28 0f       	add	r18, r24
     ef8:	39 1f       	adc	r19, r25
		m.spi.reg->spdr = dataout[i];
     efa:	a8 e4       	ldi	r26, 0x48	; 72
     efc:	b2 e0       	ldi	r27, 0x02	; 2
     efe:	94 96       	adiw	r26, 0x24	; 36
     f00:	cd 91       	ld	r28, X+
     f02:	dc 91       	ld	r29, X
     f04:	95 97       	sbiw	r26, 0x25	; 37
     f06:	91 91       	ld	r25, Z+
     f08:	9a 83       	std	Y+2, r25	; 0x02
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
     f0a:	94 96       	adiw	r26, 0x24	; 36
     f0c:	cd 91       	ld	r28, X+
     f0e:	dc 91       	ld	r29, X
     f10:	95 97       	sbiw	r26, 0x25	; 37
     f12:	99 81       	ldd	r25, Y+1	; 0x01
     f14:	99 23       	and	r25, r25
     f16:	f4 f7       	brge	.-4      	; 0xf14 <spi_transmit_sync+0x32>
}
void spi_transmit_sync (uint8_t * dataout, uint8_t len)
// Shift full array to target device without receiving any byte
{
	uint8_t i;      
	for (i = 0; i < len; i++) {
     f18:	e2 17       	cp	r30, r18
     f1a:	f3 07       	cpc	r31, r19
     f1c:	81 f7       	brne	.-32     	; 0xefe <spi_transmit_sync+0x1c>
		m.spi.reg->spdr = dataout[i];
		while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
	}
}
     f1e:	df 91       	pop	r29
     f20:	cf 91       	pop	r28
     f22:	08 95       	ret

00000f24 <spi_fast_shift>:
uint8_t spi_fast_shift (uint8_t data)
// Clocks only one byte to target device and returns the received one
{
	m.spi.reg->spdr = data;
     f24:	e8 e4       	ldi	r30, 0x48	; 72
     f26:	f2 e0       	ldi	r31, 0x02	; 2
     f28:	a4 a1       	ldd	r26, Z+36	; 0x24
     f2a:	b5 a1       	ldd	r27, Z+37	; 0x25
     f2c:	12 96       	adiw	r26, 0x02	; 2
     f2e:	8c 93       	st	X, r24
	while((m.spi.reg->spsr & (1 << SPIF)) == 0) ; // polling, serial transfer is complete interrupt.
     f30:	04 a0       	ldd	r0, Z+36	; 0x24
     f32:	f5 a1       	ldd	r31, Z+37	; 0x25
     f34:	e0 2d       	mov	r30, r0
     f36:	81 81       	ldd	r24, Z+1	; 0x01
     f38:	88 23       	and	r24, r24
     f3a:	f4 f7       	brge	.-4      	; 0xf38 <spi_fast_shift+0x14>
	return m.spi.reg->spdr;
}
     f3c:	82 81       	ldd	r24, Z+2	; 0x02
     f3e:	08 95       	ret

00000f40 <SPIenable>:
void spi_transmit_sync (uint8_t * dataout, uint8_t len);
uint8_t spi_fast_shift (uint8_t data);

/*** Procedure & Function ***/
SPI SPIenable(uint8_t master_slave_select, uint8_t data_order,  uint8_t data_modes, uint8_t prescaler)
{
     f40:	ef 92       	push	r14
     f42:	ff 92       	push	r15
     f44:	0f 93       	push	r16
     f46:	1f 93       	push	r17
     f48:	cf 93       	push	r28
     f4a:	df 93       	push	r29
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	c8 55       	subi	r28, 0x58	; 88
     f52:	d1 09       	sbc	r29, r1
     f54:	0f b6       	in	r0, 0x3f	; 63
     f56:	f8 94       	cli
     f58:	de bf       	out	0x3e, r29	; 62
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	cd bf       	out	0x3d, r28	; 61
     f5e:	f8 2e       	mov	r15, r24
     f60:	e6 2e       	mov	r14, r22
     f62:	04 2f       	mov	r16, r20
     f64:	12 2f       	mov	r17, r18
	SPI spi;
	m = ATMEGA128enable();
     f66:	ce 01       	movw	r24, r28
     f68:	07 96       	adiw	r24, 0x07	; 7
     f6a:	db de       	rcall	.-586    	; 0xd22 <ATMEGA128enable>
     f6c:	82 e5       	ldi	r24, 0x52	; 82
     f6e:	fe 01       	movw	r30, r28
     f70:	37 96       	adiw	r30, 0x07	; 7
     f72:	a8 e4       	ldi	r26, 0x48	; 72
     f74:	b2 e0       	ldi	r27, 0x02	; 2
     f76:	01 90       	ld	r0, Z+
     f78:	0d 92       	st	X+, r0
     f7a:	8a 95       	dec	r24
     f7c:	e1 f7       	brne	.-8      	; 0xf76 <SPIenable+0x36>
	spi.transfer_sync = spi_transfer_sync;
	spi.transmit_sync = spi_transmit_sync;
	spi.fast_shift = spi_fast_shift;
	
	m.portb.reg->ddr &= ~((1 << DD_MOSI) | (1 << DD_MISO) | (1 << DD_SS) | (1 << DD_SCK));
     f7e:	e0 91 5c 02 	lds	r30, 0x025C	; 0x80025c <m+0x14>
     f82:	f0 91 5d 02 	lds	r31, 0x025D	; 0x80025d <m+0x15>
     f86:	81 81       	ldd	r24, Z+1	; 0x01
     f88:	80 7f       	andi	r24, 0xF0	; 240
     f8a:	81 83       	std	Z+1, r24	; 0x01
	switch(master_slave_select){
     f8c:	ff 20       	and	r15, r15
     f8e:	c9 f0       	breq	.+50     	; 0xfc2 <SPIenable+0x82>
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	f8 12       	cpse	r15, r24
     f94:	24 c0       	rjmp	.+72     	; 0xfde <SPIenable+0x9e>
		case SPI_MASTER_MODE:
			m.spi.reg->spcr |= (1 << MSTR);
     f96:	e8 e4       	ldi	r30, 0x48	; 72
     f98:	f2 e0       	ldi	r31, 0x02	; 2
     f9a:	a4 a1       	ldd	r26, Z+36	; 0x24
     f9c:	b5 a1       	ldd	r27, Z+37	; 0x25
     f9e:	8c 91       	ld	r24, X
     fa0:	80 61       	ori	r24, 0x10	; 16
     fa2:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_SS) | (1 << DD_MOSI) | (1 << DD_SCK);
     fa4:	a4 89       	ldd	r26, Z+20	; 0x14
     fa6:	b5 89       	ldd	r27, Z+21	; 0x15
     fa8:	11 96       	adiw	r26, 0x01	; 1
     faa:	8c 91       	ld	r24, X
     fac:	11 97       	sbiw	r26, 0x01	; 1
     fae:	87 60       	ori	r24, 0x07	; 7
     fb0:	11 96       	adiw	r26, 0x01	; 1
     fb2:	8c 93       	st	X, r24
			m.portb.reg->port |= (1 << DD_SS);
     fb4:	04 88       	ldd	r0, Z+20	; 0x14
     fb6:	f5 89       	ldd	r31, Z+21	; 0x15
     fb8:	e0 2d       	mov	r30, r0
     fba:	82 81       	ldd	r24, Z+2	; 0x02
     fbc:	81 60       	ori	r24, 0x01	; 1
     fbe:	82 83       	std	Z+2, r24	; 0x02
		break;
     fc0:	1b c0       	rjmp	.+54     	; 0xff8 <SPIenable+0xb8>
		case SPI_SLAVE_MODE:
			m.spi.reg->spcr |= (1 << MSTR);
     fc2:	e8 e4       	ldi	r30, 0x48	; 72
     fc4:	f2 e0       	ldi	r31, 0x02	; 2
     fc6:	a4 a1       	ldd	r26, Z+36	; 0x24
     fc8:	b5 a1       	ldd	r27, Z+37	; 0x25
     fca:	8c 91       	ld	r24, X
     fcc:	80 61       	ori	r24, 0x10	; 16
     fce:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_MISO);
     fd0:	04 88       	ldd	r0, Z+20	; 0x14
     fd2:	f5 89       	ldd	r31, Z+21	; 0x15
     fd4:	e0 2d       	mov	r30, r0
     fd6:	81 81       	ldd	r24, Z+1	; 0x01
     fd8:	88 60       	ori	r24, 0x08	; 8
     fda:	81 83       	std	Z+1, r24	; 0x01
		break;
     fdc:	0d c0       	rjmp	.+26     	; 0xff8 <SPIenable+0xb8>
		default:
			m.spi.reg->spcr |= (1 << MSTR);
     fde:	e8 e4       	ldi	r30, 0x48	; 72
     fe0:	f2 e0       	ldi	r31, 0x02	; 2
     fe2:	a4 a1       	ldd	r26, Z+36	; 0x24
     fe4:	b5 a1       	ldd	r27, Z+37	; 0x25
     fe6:	8c 91       	ld	r24, X
     fe8:	80 61       	ori	r24, 0x10	; 16
     fea:	8c 93       	st	X, r24
			m.portb.reg->ddr |= (1 << DD_SS) | (1 << DD_MOSI) | (1 << DD_SCK);
     fec:	04 88       	ldd	r0, Z+20	; 0x14
     fee:	f5 89       	ldd	r31, Z+21	; 0x15
     ff0:	e0 2d       	mov	r30, r0
     ff2:	81 81       	ldd	r24, Z+1	; 0x01
     ff4:	87 60       	ori	r24, 0x07	; 7
     ff6:	81 83       	std	Z+1, r24	; 0x01
		break;
	}
	switch(data_order){
     ff8:	ee 20       	and	r14, r14
     ffa:	59 f0       	breq	.+22     	; 0x1012 <SPIenable+0xd2>
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	e8 12       	cpse	r14, r24
    1000:	10 c0       	rjmp	.+32     	; 0x1022 <SPIenable+0xe2>
		case SPI_LSB_DATA_ORDER:
			m.spi.reg->spcr |= (1 << DORD);
    1002:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1006:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    100a:	80 81       	ld	r24, Z
    100c:	80 62       	ori	r24, 0x20	; 32
    100e:	80 83       	st	Z, r24
		break;
    1010:	0f c0       	rjmp	.+30     	; 0x1030 <SPIenable+0xf0>
		case SPI_MSB_DATA_ORDER:
			m.spi.reg->spcr &= ~(1 << DORD);
    1012:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1016:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    101a:	80 81       	ld	r24, Z
    101c:	8f 7d       	andi	r24, 0xDF	; 223
    101e:	80 83       	st	Z, r24
		break;
    1020:	07 c0       	rjmp	.+14     	; 0x1030 <SPIenable+0xf0>
		default:
			m.spi.reg->spcr &= ~(1 << DORD);
    1022:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1026:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    102a:	80 81       	ld	r24, Z
    102c:	8f 7d       	andi	r24, 0xDF	; 223
    102e:	80 83       	st	Z, r24
		break;
	}
	switch(data_modes){
    1030:	01 30       	cpi	r16, 0x01	; 1
    1032:	71 f0       	breq	.+28     	; 0x1050 <SPIenable+0x110>
    1034:	28 f0       	brcs	.+10     	; 0x1040 <SPIenable+0x100>
    1036:	02 30       	cpi	r16, 0x02	; 2
    1038:	99 f0       	breq	.+38     	; 0x1060 <SPIenable+0x120>
    103a:	03 30       	cpi	r16, 0x03	; 3
    103c:	c9 f0       	breq	.+50     	; 0x1070 <SPIenable+0x130>
    103e:	20 c0       	rjmp	.+64     	; 0x1080 <SPIenable+0x140>
		case 0:
			m.spi.reg->spcr &= ~((1 << CPOL) | (1 << CPHA));
    1040:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1044:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    1048:	80 81       	ld	r24, Z
    104a:	83 7f       	andi	r24, 0xF3	; 243
    104c:	80 83       	st	Z, r24
		break;
    104e:	1f c0       	rjmp	.+62     	; 0x108e <SPIenable+0x14e>
		case 1:
			m.spi.reg->spcr |= (1 << CPHA);
    1050:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1054:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    1058:	80 81       	ld	r24, Z
    105a:	84 60       	ori	r24, 0x04	; 4
    105c:	80 83       	st	Z, r24
		break;
    105e:	17 c0       	rjmp	.+46     	; 0x108e <SPIenable+0x14e>
		case 2:
			m.spi.reg->spcr |= (1 << CPOL);
    1060:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1064:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    1068:	80 81       	ld	r24, Z
    106a:	88 60       	ori	r24, 0x08	; 8
    106c:	80 83       	st	Z, r24
		break;
    106e:	0f c0       	rjmp	.+30     	; 0x108e <SPIenable+0x14e>
		case 3:
			m.spi.reg->spcr |= (1 << CPOL) | (1 << CPHA);
    1070:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1074:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    1078:	80 81       	ld	r24, Z
    107a:	8c 60       	ori	r24, 0x0C	; 12
    107c:	80 83       	st	Z, r24
		break;
    107e:	07 c0       	rjmp	.+14     	; 0x108e <SPIenable+0x14e>
		default:
			m.spi.reg->spcr &= ~((1 << CPOL) | (1 << CPHA));
    1080:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    1084:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    1088:	80 81       	ld	r24, Z
    108a:	83 7f       	andi	r24, 0xF3	; 243
    108c:	80 83       	st	Z, r24
		break;
	}
	switch(prescaler){
    108e:	10 31       	cpi	r17, 0x10	; 16
    1090:	09 f4       	brne	.+2      	; 0x1094 <SPIenable+0x154>
    1092:	46 c0       	rjmp	.+140    	; 0x1120 <__stack+0x21>
    1094:	40 f4       	brcc	.+16     	; 0x10a6 <SPIenable+0x166>
    1096:	14 30       	cpi	r17, 0x04	; 4
    1098:	09 f1       	breq	.+66     	; 0x10dc <SPIenable+0x19c>
    109a:	18 30       	cpi	r17, 0x08	; 8
    109c:	81 f1       	breq	.+96     	; 0x10fe <SPIenable+0x1be>
    109e:	12 30       	cpi	r17, 0x02	; 2
    10a0:	09 f0       	breq	.+2      	; 0x10a4 <SPIenable+0x164>
    10a2:	82 c0       	rjmp	.+260    	; 0x11a8 <__stack+0xa9>
    10a4:	0a c0       	rjmp	.+20     	; 0x10ba <SPIenable+0x17a>
    10a6:	10 34       	cpi	r17, 0x40	; 64
    10a8:	09 f4       	brne	.+2      	; 0x10ac <SPIenable+0x16c>
    10aa:	5c c0       	rjmp	.+184    	; 0x1164 <__stack+0x65>
    10ac:	10 38       	cpi	r17, 0x80	; 128
    10ae:	09 f4       	brne	.+2      	; 0x10b2 <SPIenable+0x172>
    10b0:	6a c0       	rjmp	.+212    	; 0x1186 <__stack+0x87>
    10b2:	10 32       	cpi	r17, 0x20	; 32
    10b4:	09 f0       	breq	.+2      	; 0x10b8 <SPIenable+0x178>
    10b6:	78 c0       	rjmp	.+240    	; 0x11a8 <__stack+0xa9>
    10b8:	44 c0       	rjmp	.+136    	; 0x1142 <__stack+0x43>
		case 2:
			m.spi.reg->spsr |= (1 << SPI2X);
    10ba:	e8 e4       	ldi	r30, 0x48	; 72
    10bc:	f2 e0       	ldi	r31, 0x02	; 2
    10be:	a4 a1       	ldd	r26, Z+36	; 0x24
    10c0:	b5 a1       	ldd	r27, Z+37	; 0x25
    10c2:	11 96       	adiw	r26, 0x01	; 1
    10c4:	8c 91       	ld	r24, X
    10c6:	11 97       	sbiw	r26, 0x01	; 1
    10c8:	81 60       	ori	r24, 0x01	; 1
    10ca:	11 96       	adiw	r26, 0x01	; 1
    10cc:	8c 93       	st	X, r24
			m.spi.reg->spcr &= ~((1 << SPR1) | (1 << SPR0));
    10ce:	04 a0       	ldd	r0, Z+36	; 0x24
    10d0:	f5 a1       	ldd	r31, Z+37	; 0x25
    10d2:	e0 2d       	mov	r30, r0
    10d4:	80 81       	ld	r24, Z
    10d6:	8c 7f       	andi	r24, 0xFC	; 252
    10d8:	80 83       	st	Z, r24
		break;
    10da:	76 c0       	rjmp	.+236    	; 0x11c8 <__stack+0xc9>
		case 4:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    10dc:	e8 e4       	ldi	r30, 0x48	; 72
    10de:	f2 e0       	ldi	r31, 0x02	; 2
    10e0:	a4 a1       	ldd	r26, Z+36	; 0x24
    10e2:	b5 a1       	ldd	r27, Z+37	; 0x25
    10e4:	11 96       	adiw	r26, 0x01	; 1
    10e6:	8c 91       	ld	r24, X
    10e8:	11 97       	sbiw	r26, 0x01	; 1
    10ea:	8e 7f       	andi	r24, 0xFE	; 254
    10ec:	11 96       	adiw	r26, 0x01	; 1
    10ee:	8c 93       	st	X, r24
			m.spi.reg->spcr &= ~((1 << SPR1) | (1 << SPR0));
    10f0:	04 a0       	ldd	r0, Z+36	; 0x24
    10f2:	f5 a1       	ldd	r31, Z+37	; 0x25
    10f4:	e0 2d       	mov	r30, r0
    10f6:	80 81       	ld	r24, Z
    10f8:	8c 7f       	andi	r24, 0xFC	; 252
    10fa:	80 83       	st	Z, r24
		break;
    10fc:	65 c0       	rjmp	.+202    	; 0x11c8 <__stack+0xc9>
		case 8:
			m.spi.reg->spsr |= (1 << SPI2X);
    10fe:	e8 e4       	ldi	r30, 0x48	; 72
    1100:	f2 e0       	ldi	r31, 0x02	; 2
    1102:	a4 a1       	ldd	r26, Z+36	; 0x24
    1104:	b5 a1       	ldd	r27, Z+37	; 0x25
    1106:	11 96       	adiw	r26, 0x01	; 1
    1108:	8c 91       	ld	r24, X
    110a:	11 97       	sbiw	r26, 0x01	; 1
    110c:	81 60       	ori	r24, 0x01	; 1
    110e:	11 96       	adiw	r26, 0x01	; 1
    1110:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    1112:	04 a0       	ldd	r0, Z+36	; 0x24
    1114:	f5 a1       	ldd	r31, Z+37	; 0x25
    1116:	e0 2d       	mov	r30, r0
    1118:	80 81       	ld	r24, Z
    111a:	81 60       	ori	r24, 0x01	; 1
    111c:	80 83       	st	Z, r24
		break;
    111e:	54 c0       	rjmp	.+168    	; 0x11c8 <__stack+0xc9>
		case 16:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    1120:	e8 e4       	ldi	r30, 0x48	; 72
    1122:	f2 e0       	ldi	r31, 0x02	; 2
    1124:	a4 a1       	ldd	r26, Z+36	; 0x24
    1126:	b5 a1       	ldd	r27, Z+37	; 0x25
    1128:	11 96       	adiw	r26, 0x01	; 1
    112a:	8c 91       	ld	r24, X
    112c:	11 97       	sbiw	r26, 0x01	; 1
    112e:	8e 7f       	andi	r24, 0xFE	; 254
    1130:	11 96       	adiw	r26, 0x01	; 1
    1132:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    1134:	04 a0       	ldd	r0, Z+36	; 0x24
    1136:	f5 a1       	ldd	r31, Z+37	; 0x25
    1138:	e0 2d       	mov	r30, r0
    113a:	80 81       	ld	r24, Z
    113c:	81 60       	ori	r24, 0x01	; 1
    113e:	80 83       	st	Z, r24
		break;
    1140:	43 c0       	rjmp	.+134    	; 0x11c8 <__stack+0xc9>
		case 32:
			m.spi.reg->spsr |= (1 << SPI2X);
    1142:	e8 e4       	ldi	r30, 0x48	; 72
    1144:	f2 e0       	ldi	r31, 0x02	; 2
    1146:	a4 a1       	ldd	r26, Z+36	; 0x24
    1148:	b5 a1       	ldd	r27, Z+37	; 0x25
    114a:	11 96       	adiw	r26, 0x01	; 1
    114c:	8c 91       	ld	r24, X
    114e:	11 97       	sbiw	r26, 0x01	; 1
    1150:	81 60       	ori	r24, 0x01	; 1
    1152:	11 96       	adiw	r26, 0x01	; 1
    1154:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1);
    1156:	04 a0       	ldd	r0, Z+36	; 0x24
    1158:	f5 a1       	ldd	r31, Z+37	; 0x25
    115a:	e0 2d       	mov	r30, r0
    115c:	80 81       	ld	r24, Z
    115e:	82 60       	ori	r24, 0x02	; 2
    1160:	80 83       	st	Z, r24
		break;
    1162:	32 c0       	rjmp	.+100    	; 0x11c8 <__stack+0xc9>
		case 64:
			m.spi.reg->spsr &= ~(1 << SPI2X);
    1164:	e8 e4       	ldi	r30, 0x48	; 72
    1166:	f2 e0       	ldi	r31, 0x02	; 2
    1168:	a4 a1       	ldd	r26, Z+36	; 0x24
    116a:	b5 a1       	ldd	r27, Z+37	; 0x25
    116c:	11 96       	adiw	r26, 0x01	; 1
    116e:	8c 91       	ld	r24, X
    1170:	11 97       	sbiw	r26, 0x01	; 1
    1172:	8e 7f       	andi	r24, 0xFE	; 254
    1174:	11 96       	adiw	r26, 0x01	; 1
    1176:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1);
    1178:	04 a0       	ldd	r0, Z+36	; 0x24
    117a:	f5 a1       	ldd	r31, Z+37	; 0x25
    117c:	e0 2d       	mov	r30, r0
    117e:	80 81       	ld	r24, Z
    1180:	82 60       	ori	r24, 0x02	; 2
    1182:	80 83       	st	Z, r24
		break;
    1184:	21 c0       	rjmp	.+66     	; 0x11c8 <__stack+0xc9>
		case 128:
			m.spi.reg->spsr &= (1 << SPI2X);
    1186:	e8 e4       	ldi	r30, 0x48	; 72
    1188:	f2 e0       	ldi	r31, 0x02	; 2
    118a:	a4 a1       	ldd	r26, Z+36	; 0x24
    118c:	b5 a1       	ldd	r27, Z+37	; 0x25
    118e:	11 96       	adiw	r26, 0x01	; 1
    1190:	8c 91       	ld	r24, X
    1192:	11 97       	sbiw	r26, 0x01	; 1
    1194:	81 70       	andi	r24, 0x01	; 1
    1196:	11 96       	adiw	r26, 0x01	; 1
    1198:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR1) | (1 << SPR0);
    119a:	04 a0       	ldd	r0, Z+36	; 0x24
    119c:	f5 a1       	ldd	r31, Z+37	; 0x25
    119e:	e0 2d       	mov	r30, r0
    11a0:	80 81       	ld	r24, Z
    11a2:	83 60       	ori	r24, 0x03	; 3
    11a4:	80 83       	st	Z, r24
		break;
    11a6:	10 c0       	rjmp	.+32     	; 0x11c8 <__stack+0xc9>
		default:
			m.spi.reg->spsr |= (1 << SPI2X);
    11a8:	e8 e4       	ldi	r30, 0x48	; 72
    11aa:	f2 e0       	ldi	r31, 0x02	; 2
    11ac:	a4 a1       	ldd	r26, Z+36	; 0x24
    11ae:	b5 a1       	ldd	r27, Z+37	; 0x25
    11b0:	11 96       	adiw	r26, 0x01	; 1
    11b2:	8c 91       	ld	r24, X
    11b4:	11 97       	sbiw	r26, 0x01	; 1
    11b6:	81 60       	ori	r24, 0x01	; 1
    11b8:	11 96       	adiw	r26, 0x01	; 1
    11ba:	8c 93       	st	X, r24
			m.spi.reg->spcr |= (1 << SPR0);
    11bc:	04 a0       	ldd	r0, Z+36	; 0x24
    11be:	f5 a1       	ldd	r31, Z+37	; 0x25
    11c0:	e0 2d       	mov	r30, r0
    11c2:	80 81       	ld	r24, Z
    11c4:	81 60       	ori	r24, 0x01	; 1
    11c6:	80 83       	st	Z, r24
		break;
	}
	m.spi.reg->spcr |= (1 << SPE);
    11c8:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <m+0x24>
    11cc:	f0 91 6d 02 	lds	r31, 0x026D	; 0x80026d <m+0x25>
    11d0:	80 81       	ld	r24, Z
    11d2:	80 64       	ori	r24, 0x40	; 64
    11d4:	80 83       	st	Z, r24
	return spi;
    11d6:	23 e4       	ldi	r18, 0x43	; 67
    11d8:	37 e0       	ldi	r19, 0x07	; 7
    11da:	3a 83       	std	Y+2, r19	; 0x02
    11dc:	29 83       	std	Y+1, r18	; 0x01
    11de:	41 e7       	ldi	r20, 0x71	; 113
    11e0:	57 e0       	ldi	r21, 0x07	; 7
    11e2:	5c 83       	std	Y+4, r21	; 0x04
    11e4:	4b 83       	std	Y+3, r20	; 0x03
    11e6:	62 e9       	ldi	r22, 0x92	; 146
    11e8:	77 e0       	ldi	r23, 0x07	; 7
    11ea:	7e 83       	std	Y+6, r23	; 0x06
    11ec:	6d 83       	std	Y+5, r22	; 0x05
    11ee:	3a 81       	ldd	r19, Y+2	; 0x02
    11f0:	5c 81       	ldd	r21, Y+4	; 0x04
    11f2:	7e 81       	ldd	r23, Y+6	; 0x06
}
    11f4:	80 e0       	ldi	r24, 0x00	; 0
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	c8 5a       	subi	r28, 0xA8	; 168
    11fa:	df 4f       	sbci	r29, 0xFF	; 255
    11fc:	0f b6       	in	r0, 0x3f	; 63
    11fe:	f8 94       	cli
    1200:	de bf       	out	0x3e, r29	; 62
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	cd bf       	out	0x3d, r28	; 61
    1206:	df 91       	pop	r29
    1208:	cf 91       	pop	r28
    120a:	1f 91       	pop	r17
    120c:	0f 91       	pop	r16
    120e:	ff 90       	pop	r15
    1210:	ef 90       	pop	r14
    1212:	08 95       	ret

00001214 <TIMER_COUNTER0_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /32 (From prescaler);
// clk T0S /64 (From prescaler); clk T0S /128 (From prescaler); clk T 0 S /256 (From prescaler);
// clk T 0 S /1024 (From prescaler); default - clk T 0 S /1024 (From prescaler).
{
	if(!timer0_state){ // one shot
    1214:	20 91 9d 02 	lds	r18, 0x029D	; 0x80029d <timer0_state>
    1218:	21 11       	cpse	r18, r1
    121a:	63 c0       	rjmp	.+198    	; 0x12e2 <TIMER_COUNTER0_start+0xce>
		m.tc0.reg->tccr0 &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
    121c:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1220:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1224:	23 89       	ldd	r18, Z+19	; 0x13
    1226:	28 7f       	andi	r18, 0xF8	; 248
    1228:	23 8b       	std	Z+19, r18	; 0x13
		switch(prescaler){
    122a:	80 34       	cpi	r24, 0x40	; 64
    122c:	91 05       	cpc	r25, r1
    122e:	79 f1       	breq	.+94     	; 0x128e <TIMER_COUNTER0_start+0x7a>
    1230:	50 f4       	brcc	.+20     	; 0x1246 <TIMER_COUNTER0_start+0x32>
    1232:	88 30       	cpi	r24, 0x08	; 8
    1234:	91 05       	cpc	r25, r1
    1236:	d9 f0       	breq	.+54     	; 0x126e <TIMER_COUNTER0_start+0x5a>
    1238:	80 32       	cpi	r24, 0x20	; 32
    123a:	91 05       	cpc	r25, r1
    123c:	01 f1       	breq	.+64     	; 0x127e <TIMER_COUNTER0_start+0x6a>
    123e:	01 97       	sbiw	r24, 0x01	; 1
    1240:	09 f0       	breq	.+2      	; 0x1244 <TIMER_COUNTER0_start+0x30>
    1242:	45 c0       	rjmp	.+138    	; 0x12ce <TIMER_COUNTER0_start+0xba>
    1244:	0c c0       	rjmp	.+24     	; 0x125e <TIMER_COUNTER0_start+0x4a>
    1246:	81 15       	cp	r24, r1
    1248:	21 e0       	ldi	r18, 0x01	; 1
    124a:	92 07       	cpc	r25, r18
    124c:	81 f1       	breq	.+96     	; 0x12ae <TIMER_COUNTER0_start+0x9a>
    124e:	81 15       	cp	r24, r1
    1250:	24 e0       	ldi	r18, 0x04	; 4
    1252:	92 07       	cpc	r25, r18
    1254:	a1 f1       	breq	.+104    	; 0x12be <TIMER_COUNTER0_start+0xaa>
    1256:	80 38       	cpi	r24, 0x80	; 128
    1258:	91 05       	cpc	r25, r1
    125a:	c9 f5       	brne	.+114    	; 0x12ce <TIMER_COUNTER0_start+0xba>
    125c:	20 c0       	rjmp	.+64     	; 0x129e <TIMER_COUNTER0_start+0x8a>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clk T0S /(No prescaler)
				m.tc0.reg->tccr0 |= (1 << CS00);
    125e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1262:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1266:	83 89       	ldd	r24, Z+19	; 0x13
    1268:	81 60       	ori	r24, 0x01	; 1
    126a:	83 8b       	std	Z+19, r24	; 0x13
			break;
    126c:	37 c0       	rjmp	.+110    	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 8: // clk T0S /8 (From prescaler)
				m.tc0.reg->tccr0 |= (1 << CS01);
    126e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1272:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1276:	83 89       	ldd	r24, Z+19	; 0x13
    1278:	82 60       	ori	r24, 0x02	; 2
    127a:	83 8b       	std	Z+19, r24	; 0x13
			break;
    127c:	2f c0       	rjmp	.+94     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 32: // clk T0S /32 (From prescaler)
				m.tc0.reg->tccr0 |=(3 << CS00);
    127e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1282:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1286:	83 89       	ldd	r24, Z+19	; 0x13
    1288:	83 60       	ori	r24, 0x03	; 3
    128a:	83 8b       	std	Z+19, r24	; 0x13
			break;
    128c:	27 c0       	rjmp	.+78     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 64: // clk T0S /64 (From prescaler)
				m.tc0.reg->tccr0 |= (4 << CS00);
    128e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1292:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1296:	83 89       	ldd	r24, Z+19	; 0x13
    1298:	84 60       	ori	r24, 0x04	; 4
    129a:	83 8b       	std	Z+19, r24	; 0x13
			break;
    129c:	1f c0       	rjmp	.+62     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 128: // clk T0S /128 (From prescaler)
				m.tc0.reg->tccr0 |= (5 << CS00);
    129e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    12a2:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    12a6:	83 89       	ldd	r24, Z+19	; 0x13
    12a8:	85 60       	ori	r24, 0x05	; 5
    12aa:	83 8b       	std	Z+19, r24	; 0x13
			break;
    12ac:	17 c0       	rjmp	.+46     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 256: // clk T 0 S /256 (From prescaler)
				m.tc0.reg->tccr0 |= (6 << CS00);
    12ae:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    12b2:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    12b6:	83 89       	ldd	r24, Z+19	; 0x13
    12b8:	86 60       	ori	r24, 0x06	; 6
    12ba:	83 8b       	std	Z+19, r24	; 0x13
			break;
    12bc:	0f c0       	rjmp	.+30     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			case 1024: // clk T 0 S /1024 (From prescaler)
				m.tc0.reg->tccr0 |= (7 << CS00);
    12be:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    12c2:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    12c6:	83 89       	ldd	r24, Z+19	; 0x13
    12c8:	87 60       	ori	r24, 0x07	; 7
    12ca:	83 8b       	std	Z+19, r24	; 0x13
			break;
    12cc:	07 c0       	rjmp	.+14     	; 0x12dc <TIMER_COUNTER0_start+0xc8>
			default:
				m.tc0.reg->tccr0 |= (7 << CS00);
    12ce:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    12d2:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    12d6:	83 89       	ldd	r24, Z+19	; 0x13
    12d8:	87 60       	ori	r24, 0x07	; 7
    12da:	83 8b       	std	Z+19, r24	; 0x13
			break;
		}
		timer0_state = 85;
    12dc:	85 e5       	ldi	r24, 0x55	; 85
    12de:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <timer0_state>
	}
	return timer0_state;
}
    12e2:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <timer0_state>
    12e6:	08 95       	ret

000012e8 <TIMER_COUNTER0_compoutmode>:
// compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match;
// Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
// Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
// default-Normal port operation, OC0 disconnected.
{
	m.tc0.reg->tccr0 &= ~((1 << COM00) | (1 << COM01));
    12e8:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    12ec:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    12f0:	93 89       	ldd	r25, Z+19	; 0x13
    12f2:	9f 7c       	andi	r25, 0xCF	; 207
    12f4:	93 8b       	std	Z+19, r25	; 0x13
	switch(compoutmode){ // OC0  -->  PB4
    12f6:	82 30       	cpi	r24, 0x02	; 2
    12f8:	91 f0       	breq	.+36     	; 0x131e <TIMER_COUNTER0_compoutmode+0x36>
    12fa:	83 30       	cpi	r24, 0x03	; 3
    12fc:	f1 f0       	breq	.+60     	; 0x133a <TIMER_COUNTER0_compoutmode+0x52>
    12fe:	81 30       	cpi	r24, 0x01	; 1
    1300:	49 f5       	brne	.+82     	; 0x1354 <TIMER_COUNTER0_compoutmode+0x6c>
		case 0: // Normal port operation, OC0 disconnected.
		break;
		case 1: // Reserved
			// Toggle OC0 on compare match
			m.portb.reg->ddr = 0x10;
    1302:	e8 e4       	ldi	r30, 0x48	; 72
    1304:	f2 e0       	ldi	r31, 0x02	; 2
    1306:	a4 89       	ldd	r26, Z+20	; 0x14
    1308:	b5 89       	ldd	r27, Z+21	; 0x15
    130a:	80 e1       	ldi	r24, 0x10	; 16
    130c:	11 96       	adiw	r26, 0x01	; 1
    130e:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM00);
    1310:	04 a8       	ldd	r0, Z+52	; 0x34
    1312:	f5 a9       	ldd	r31, Z+53	; 0x35
    1314:	e0 2d       	mov	r30, r0
    1316:	83 89       	ldd	r24, Z+19	; 0x13
    1318:	80 61       	ori	r24, 0x10	; 16
    131a:	83 8b       	std	Z+19, r24	; 0x13
		break;
    131c:	08 95       	ret
		case 2: // Clear OC0 on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.portb.reg->ddr = 0x10;
    131e:	e8 e4       	ldi	r30, 0x48	; 72
    1320:	f2 e0       	ldi	r31, 0x02	; 2
    1322:	a4 89       	ldd	r26, Z+20	; 0x14
    1324:	b5 89       	ldd	r27, Z+21	; 0x15
    1326:	80 e1       	ldi	r24, 0x10	; 16
    1328:	11 96       	adiw	r26, 0x01	; 1
    132a:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM01);
    132c:	04 a8       	ldd	r0, Z+52	; 0x34
    132e:	f5 a9       	ldd	r31, Z+53	; 0x35
    1330:	e0 2d       	mov	r30, r0
    1332:	83 89       	ldd	r24, Z+19	; 0x13
    1334:	80 62       	ori	r24, 0x20	; 32
    1336:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1338:	08 95       	ret
		case 3: // Set OC0 on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.portb.reg->ddr = 0x10;
    133a:	e8 e4       	ldi	r30, 0x48	; 72
    133c:	f2 e0       	ldi	r31, 0x02	; 2
    133e:	a4 89       	ldd	r26, Z+20	; 0x14
    1340:	b5 89       	ldd	r27, Z+21	; 0x15
    1342:	80 e1       	ldi	r24, 0x10	; 16
    1344:	11 96       	adiw	r26, 0x01	; 1
    1346:	8c 93       	st	X, r24
			m.tc0.reg->tccr0 |= (1 << COM00) | (1 << COM01);
    1348:	04 a8       	ldd	r0, Z+52	; 0x34
    134a:	f5 a9       	ldd	r31, Z+53	; 0x35
    134c:	e0 2d       	mov	r30, r0
    134e:	83 89       	ldd	r24, Z+19	; 0x13
    1350:	80 63       	ori	r24, 0x30	; 48
    1352:	83 8b       	std	Z+19, r24	; 0x13
    1354:	08 95       	ret

00001356 <TIMER_COUNTER0_compare>:
		break;
	}
}
void TIMER_COUNTER0_compare(unsigned char compare)
{
	m.tc0.reg->ocr0 = compare;
    1356:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    135a:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    135e:	81 8b       	std	Z+17, r24	; 0x11
    1360:	08 95       	ret

00001362 <TIMER_COUNTER0_stop>:
}
uint8_t TIMER_COUNTER0_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc0.reg->tccr0 &= ~(7 << CS00); // No clock source. (Timer/Counter stopped)
    1362:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1366:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    136a:	83 89       	ldd	r24, Z+19	; 0x13
    136c:	88 7f       	andi	r24, 0xF8	; 248
    136e:	83 8b       	std	Z+19, r24	; 0x13
	timer0_state = 0;
    1370:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <timer0_state>
	return timer0_state;
}
    1374:	80 e0       	ldi	r24, 0x00	; 0
    1376:	08 95       	ret

00001378 <TIMER_COUNTER1_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
	if(!timer1_state){ // one shot
    1378:	20 91 9a 02 	lds	r18, 0x029A	; 0x80029a <timer1_state>
    137c:	21 11       	cpse	r18, r1
    137e:	61 c0       	rjmp	.+194    	; 0x1442 <TIMER_COUNTER1_start+0xca>
		m.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
    1380:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1384:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1388:	26 85       	ldd	r18, Z+14	; 0x0e
    138a:	28 7f       	andi	r18, 0xF8	; 248
    138c:	26 87       	std	Z+14, r18	; 0x0e
		switch(prescaler){
    138e:	88 30       	cpi	r24, 0x08	; 8
    1390:	91 05       	cpc	r25, r1
    1392:	e9 f0       	breq	.+58     	; 0x13ce <TIMER_COUNTER1_start+0x56>
    1394:	40 f4       	brcc	.+16     	; 0x13a6 <TIMER_COUNTER1_start+0x2e>
    1396:	86 30       	cpi	r24, 0x06	; 6
    1398:	91 05       	cpc	r25, r1
    139a:	c9 f1       	breq	.+114    	; 0x140e <TIMER_COUNTER1_start+0x96>
    139c:	08 f0       	brcs	.+2      	; 0x13a0 <TIMER_COUNTER1_start+0x28>
    139e:	3f c0       	rjmp	.+126    	; 0x141e <TIMER_COUNTER1_start+0xa6>
    13a0:	01 97       	sbiw	r24, 0x01	; 1
    13a2:	69 f0       	breq	.+26     	; 0x13be <TIMER_COUNTER1_start+0x46>
    13a4:	44 c0       	rjmp	.+136    	; 0x142e <TIMER_COUNTER1_start+0xb6>
    13a6:	81 15       	cp	r24, r1
    13a8:	21 e0       	ldi	r18, 0x01	; 1
    13aa:	92 07       	cpc	r25, r18
    13ac:	01 f1       	breq	.+64     	; 0x13ee <TIMER_COUNTER1_start+0x76>
    13ae:	81 15       	cp	r24, r1
    13b0:	24 e0       	ldi	r18, 0x04	; 4
    13b2:	92 07       	cpc	r25, r18
    13b4:	21 f1       	breq	.+72     	; 0x13fe <TIMER_COUNTER1_start+0x86>
    13b6:	80 34       	cpi	r24, 0x40	; 64
    13b8:	91 05       	cpc	r25, r1
    13ba:	c9 f5       	brne	.+114    	; 0x142e <TIMER_COUNTER1_start+0xb6>
    13bc:	10 c0       	rjmp	.+32     	; 0x13de <TIMER_COUNTER1_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/1 (No prescaler
				m.tc1.reg->tccr1b |= (1 << CS10);
    13be:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    13c2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    13c6:	86 85       	ldd	r24, Z+14	; 0x0e
    13c8:	81 60       	ori	r24, 0x01	; 1
    13ca:	86 87       	std	Z+14, r24	; 0x0e
			break;
    13cc:	37 c0       	rjmp	.+110    	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 8: // clkI/O/8 (From prescaler)
				m.tc1.reg->tccr1b |= (1 << CS11);
    13ce:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    13d2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    13d6:	86 85       	ldd	r24, Z+14	; 0x0e
    13d8:	82 60       	ori	r24, 0x02	; 2
    13da:	86 87       	std	Z+14, r24	; 0x0e
			break;
    13dc:	2f c0       	rjmp	.+94     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 64: // clkI/O/64 (From prescaler)
				m.tc1.reg->tccr1b |= (3 << CS10);
    13de:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    13e2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    13e6:	86 85       	ldd	r24, Z+14	; 0x0e
    13e8:	83 60       	ori	r24, 0x03	; 3
    13ea:	86 87       	std	Z+14, r24	; 0x0e
			break;
    13ec:	27 c0       	rjmp	.+78     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 256: // clkI/O/256 (From prescaler)
				m.tc1.reg->tccr1b |= (1 << CS12);
    13ee:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    13f2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    13f6:	86 85       	ldd	r24, Z+14	; 0x0e
    13f8:	84 60       	ori	r24, 0x04	; 4
    13fa:	86 87       	std	Z+14, r24	; 0x0e
			break;
    13fc:	1f c0       	rjmp	.+62     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc1.reg->tccr1b |= (5 << CS10);
    13fe:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1402:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1406:	86 85       	ldd	r24, Z+14	; 0x0e
    1408:	85 60       	ori	r24, 0x05	; 5
    140a:	86 87       	std	Z+14, r24	; 0x0e
			break;
    140c:	17 c0       	rjmp	.+46     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 6: // External clock source on Tn pin. Clock on falling edge [PD6]
				m.tc1.reg->tccr1b |= (6 << CS10);
    140e:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1412:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1416:	86 85       	ldd	r24, Z+14	; 0x0e
    1418:	86 60       	ori	r24, 0x06	; 6
    141a:	86 87       	std	Z+14, r24	; 0x0e
			break;
    141c:	0f c0       	rjmp	.+30     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			case 7: // External clock source on Tn pin. Clock on rising edge [PD6]
				m.tc1.reg->tccr1b |= (7 << CS10);
    141e:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1422:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1426:	86 85       	ldd	r24, Z+14	; 0x0e
    1428:	87 60       	ori	r24, 0x07	; 7
    142a:	86 87       	std	Z+14, r24	; 0x0e
			break;
    142c:	07 c0       	rjmp	.+14     	; 0x143c <TIMER_COUNTER1_start+0xc4>
			default: // clkI/O/1024 (From prescaler)
				m.tc1.reg->tccr1b |= (5 << CS10);
    142e:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1432:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1436:	86 85       	ldd	r24, Z+14	; 0x0e
    1438:	85 60       	ori	r24, 0x05	; 5
    143a:	86 87       	std	Z+14, r24	; 0x0e
			break;
		}
		timer1_state = 85;
    143c:	85 e5       	ldi	r24, 0x55	; 85
    143e:	80 93 9a 02 	sts	0x029A, r24	; 0x80029a <timer1_state>
	}
	return timer1_state;
}
    1442:	80 91 9a 02 	lds	r24, 0x029A	; 0x80029a <timer1_state>
    1446:	08 95       	ret

00001448 <TIMER_COUNTER1_compoutmodeA>:
void TIMER_COUNTER1_compoutmodeA(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1A0);
    1448:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    144c:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1450:	97 85       	ldd	r25, Z+15	; 0x0f
    1452:	9f 73       	andi	r25, 0x3F	; 63
    1454:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1A  -->  PB5
    1456:	82 30       	cpi	r24, 0x02	; 2
    1458:	a9 f0       	breq	.+42     	; 0x1484 <TIMER_COUNTER1_compoutmodeA+0x3c>
    145a:	83 30       	cpi	r24, 0x03	; 3
    145c:	21 f1       	breq	.+72     	; 0x14a6 <TIMER_COUNTER1_compoutmodeA+0x5e>
    145e:	81 30       	cpi	r24, 0x01	; 1
    1460:	91 f5       	brne	.+100    	; 0x14c6 <TIMER_COUNTER1_compoutmodeA+0x7e>
		case 0: // Normal port operation, OC1A disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A on compare match
			m.portb.reg->ddr |= 0x20;
    1462:	e8 e4       	ldi	r30, 0x48	; 72
    1464:	f2 e0       	ldi	r31, 0x02	; 2
    1466:	a4 89       	ldd	r26, Z+20	; 0x14
    1468:	b5 89       	ldd	r27, Z+21	; 0x15
    146a:	11 96       	adiw	r26, 0x01	; 1
    146c:	8c 91       	ld	r24, X
    146e:	11 97       	sbiw	r26, 0x01	; 1
    1470:	80 62       	ori	r24, 0x20	; 32
    1472:	11 96       	adiw	r26, 0x01	; 1
    1474:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A0);
    1476:	00 a4       	ldd	r0, Z+40	; 0x28
    1478:	f1 a5       	ldd	r31, Z+41	; 0x29
    147a:	e0 2d       	mov	r30, r0
    147c:	87 85       	ldd	r24, Z+15	; 0x0f
    147e:	80 64       	ori	r24, 0x40	; 64
    1480:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1482:	08 95       	ret
		case 2: // Clear OC1A on compare match when up-counting. Set OC1A on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x20;
    1484:	e8 e4       	ldi	r30, 0x48	; 72
    1486:	f2 e0       	ldi	r31, 0x02	; 2
    1488:	a4 89       	ldd	r26, Z+20	; 0x14
    148a:	b5 89       	ldd	r27, Z+21	; 0x15
    148c:	11 96       	adiw	r26, 0x01	; 1
    148e:	8c 91       	ld	r24, X
    1490:	11 97       	sbiw	r26, 0x01	; 1
    1492:	80 62       	ori	r24, 0x20	; 32
    1494:	11 96       	adiw	r26, 0x01	; 1
    1496:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A1);
    1498:	00 a4       	ldd	r0, Z+40	; 0x28
    149a:	f1 a5       	ldd	r31, Z+41	; 0x29
    149c:	e0 2d       	mov	r30, r0
    149e:	87 85       	ldd	r24, Z+15	; 0x0f
    14a0:	80 68       	ori	r24, 0x80	; 128
    14a2:	87 87       	std	Z+15, r24	; 0x0f
		break;
    14a4:	08 95       	ret
		case 3: // Set OC1A on compare match when up-counting. Clear OC1A on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x20;
    14a6:	e8 e4       	ldi	r30, 0x48	; 72
    14a8:	f2 e0       	ldi	r31, 0x02	; 2
    14aa:	a4 89       	ldd	r26, Z+20	; 0x14
    14ac:	b5 89       	ldd	r27, Z+21	; 0x15
    14ae:	11 96       	adiw	r26, 0x01	; 1
    14b0:	8c 91       	ld	r24, X
    14b2:	11 97       	sbiw	r26, 0x01	; 1
    14b4:	80 62       	ori	r24, 0x20	; 32
    14b6:	11 96       	adiw	r26, 0x01	; 1
    14b8:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1A0) | (1 << COM1A1);
    14ba:	00 a4       	ldd	r0, Z+40	; 0x28
    14bc:	f1 a5       	ldd	r31, Z+41	; 0x29
    14be:	e0 2d       	mov	r30, r0
    14c0:	87 85       	ldd	r24, Z+15	; 0x0f
    14c2:	80 6c       	ori	r24, 0xC0	; 192
    14c4:	87 87       	std	Z+15, r24	; 0x0f
    14c6:	08 95       	ret

000014c8 <TIMER_COUNTER1_compoutmodeB>:
		break;
	}
}
void TIMER_COUNTER1_compoutmodeB(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1B0);
    14c8:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    14cc:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    14d0:	97 85       	ldd	r25, Z+15	; 0x0f
    14d2:	9f 7c       	andi	r25, 0xCF	; 207
    14d4:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1B  -->  PB6
    14d6:	82 30       	cpi	r24, 0x02	; 2
    14d8:	a9 f0       	breq	.+42     	; 0x1504 <TIMER_COUNTER1_compoutmodeB+0x3c>
    14da:	83 30       	cpi	r24, 0x03	; 3
    14dc:	21 f1       	breq	.+72     	; 0x1526 <TIMER_COUNTER1_compoutmodeB+0x5e>
    14de:	81 30       	cpi	r24, 0x01	; 1
    14e0:	91 f5       	brne	.+100    	; 0x1546 <TIMER_COUNTER1_compoutmodeB+0x7e>
		case 0: // Normal port operation, OC1B disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A or OC1B on compare match
			m.portb.reg->ddr |= 0x40;
    14e2:	e8 e4       	ldi	r30, 0x48	; 72
    14e4:	f2 e0       	ldi	r31, 0x02	; 2
    14e6:	a4 89       	ldd	r26, Z+20	; 0x14
    14e8:	b5 89       	ldd	r27, Z+21	; 0x15
    14ea:	11 96       	adiw	r26, 0x01	; 1
    14ec:	8c 91       	ld	r24, X
    14ee:	11 97       	sbiw	r26, 0x01	; 1
    14f0:	80 64       	ori	r24, 0x40	; 64
    14f2:	11 96       	adiw	r26, 0x01	; 1
    14f4:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B0);
    14f6:	00 a4       	ldd	r0, Z+40	; 0x28
    14f8:	f1 a5       	ldd	r31, Z+41	; 0x29
    14fa:	e0 2d       	mov	r30, r0
    14fc:	87 85       	ldd	r24, Z+15	; 0x0f
    14fe:	80 61       	ori	r24, 0x10	; 16
    1500:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1502:	08 95       	ret
		case 2: // Clear OC1B on compare match when up-counting. Set OC1B on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x40;
    1504:	e8 e4       	ldi	r30, 0x48	; 72
    1506:	f2 e0       	ldi	r31, 0x02	; 2
    1508:	a4 89       	ldd	r26, Z+20	; 0x14
    150a:	b5 89       	ldd	r27, Z+21	; 0x15
    150c:	11 96       	adiw	r26, 0x01	; 1
    150e:	8c 91       	ld	r24, X
    1510:	11 97       	sbiw	r26, 0x01	; 1
    1512:	80 64       	ori	r24, 0x40	; 64
    1514:	11 96       	adiw	r26, 0x01	; 1
    1516:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B1);
    1518:	00 a4       	ldd	r0, Z+40	; 0x28
    151a:	f1 a5       	ldd	r31, Z+41	; 0x29
    151c:	e0 2d       	mov	r30, r0
    151e:	87 85       	ldd	r24, Z+15	; 0x0f
    1520:	80 62       	ori	r24, 0x20	; 32
    1522:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1524:	08 95       	ret
		case 3: // Set OC1B on compare match when up-counting. Clear OC1B on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x40;
    1526:	e8 e4       	ldi	r30, 0x48	; 72
    1528:	f2 e0       	ldi	r31, 0x02	; 2
    152a:	a4 89       	ldd	r26, Z+20	; 0x14
    152c:	b5 89       	ldd	r27, Z+21	; 0x15
    152e:	11 96       	adiw	r26, 0x01	; 1
    1530:	8c 91       	ld	r24, X
    1532:	11 97       	sbiw	r26, 0x01	; 1
    1534:	80 64       	ori	r24, 0x40	; 64
    1536:	11 96       	adiw	r26, 0x01	; 1
    1538:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1B0) | (1 << COM1B1);
    153a:	00 a4       	ldd	r0, Z+40	; 0x28
    153c:	f1 a5       	ldd	r31, Z+41	; 0x29
    153e:	e0 2d       	mov	r30, r0
    1540:	87 85       	ldd	r24, Z+15	; 0x0f
    1542:	80 63       	ori	r24, 0x30	; 48
    1544:	87 87       	std	Z+15, r24	; 0x0f
    1546:	08 95       	ret

00001548 <TIMER_COUNTER1_compoutmodeC>:
		break;
	}
}
void TIMER_COUNTER1_compoutmodeC(unsigned char compoutmode)
{
	m.tc1.reg->tccr1a &= ~(3 << COM1C0);
    1548:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    154c:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1550:	97 85       	ldd	r25, Z+15	; 0x0f
    1552:	93 7f       	andi	r25, 0xF3	; 243
    1554:	97 87       	std	Z+15, r25	; 0x0f
	switch(compoutmode){ // OC1C  -->  PB7
    1556:	82 30       	cpi	r24, 0x02	; 2
    1558:	a9 f0       	breq	.+42     	; 0x1584 <TIMER_COUNTER1_compoutmodeC+0x3c>
    155a:	83 30       	cpi	r24, 0x03	; 3
    155c:	21 f1       	breq	.+72     	; 0x15a6 <TIMER_COUNTER1_compoutmodeC+0x5e>
    155e:	81 30       	cpi	r24, 0x01	; 1
    1560:	91 f5       	brne	.+100    	; 0x15c6 <TIMER_COUNTER1_compoutmodeC+0x7e>
		case 0: // Normal port operation, OC1C disconnected.
		break;
		case 1: // Reserved
			// Toggle OC1A or OC1C on compare match
			m.portb.reg->ddr |= 0x80;
    1562:	e8 e4       	ldi	r30, 0x48	; 72
    1564:	f2 e0       	ldi	r31, 0x02	; 2
    1566:	a4 89       	ldd	r26, Z+20	; 0x14
    1568:	b5 89       	ldd	r27, Z+21	; 0x15
    156a:	11 96       	adiw	r26, 0x01	; 1
    156c:	8c 91       	ld	r24, X
    156e:	11 97       	sbiw	r26, 0x01	; 1
    1570:	80 68       	ori	r24, 0x80	; 128
    1572:	11 96       	adiw	r26, 0x01	; 1
    1574:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C0);
    1576:	00 a4       	ldd	r0, Z+40	; 0x28
    1578:	f1 a5       	ldd	r31, Z+41	; 0x29
    157a:	e0 2d       	mov	r30, r0
    157c:	87 85       	ldd	r24, Z+15	; 0x0f
    157e:	84 60       	ori	r24, 0x04	; 4
    1580:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1582:	08 95       	ret
		case 2: // Clear OC1C on compare match when up-counting. Set OC1C on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    1584:	e8 e4       	ldi	r30, 0x48	; 72
    1586:	f2 e0       	ldi	r31, 0x02	; 2
    1588:	a4 89       	ldd	r26, Z+20	; 0x14
    158a:	b5 89       	ldd	r27, Z+21	; 0x15
    158c:	11 96       	adiw	r26, 0x01	; 1
    158e:	8c 91       	ld	r24, X
    1590:	11 97       	sbiw	r26, 0x01	; 1
    1592:	80 68       	ori	r24, 0x80	; 128
    1594:	11 96       	adiw	r26, 0x01	; 1
    1596:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C1);
    1598:	00 a4       	ldd	r0, Z+40	; 0x28
    159a:	f1 a5       	ldd	r31, Z+41	; 0x29
    159c:	e0 2d       	mov	r30, r0
    159e:	87 85       	ldd	r24, Z+15	; 0x0f
    15a0:	88 60       	ori	r24, 0x08	; 8
    15a2:	87 87       	std	Z+15, r24	; 0x0f
		break;
    15a4:	08 95       	ret
		case 3: // Set OC1C on compare match when up-counting. Clear OC1C on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    15a6:	e8 e4       	ldi	r30, 0x48	; 72
    15a8:	f2 e0       	ldi	r31, 0x02	; 2
    15aa:	a4 89       	ldd	r26, Z+20	; 0x14
    15ac:	b5 89       	ldd	r27, Z+21	; 0x15
    15ae:	11 96       	adiw	r26, 0x01	; 1
    15b0:	8c 91       	ld	r24, X
    15b2:	11 97       	sbiw	r26, 0x01	; 1
    15b4:	80 68       	ori	r24, 0x80	; 128
    15b6:	11 96       	adiw	r26, 0x01	; 1
    15b8:	8c 93       	st	X, r24
			m.tc1.reg->tccr1a |= (1 << COM1C0) | (1 << COM1C1);
    15ba:	00 a4       	ldd	r0, Z+40	; 0x28
    15bc:	f1 a5       	ldd	r31, Z+41	; 0x29
    15be:	e0 2d       	mov	r30, r0
    15c0:	87 85       	ldd	r24, Z+15	; 0x0f
    15c2:	8c 60       	ori	r24, 0x0C	; 12
    15c4:	87 87       	std	Z+15, r24	; 0x0f
    15c6:	08 95       	ret

000015c8 <TIMER_COUNTER1_compareA>:
		default:
		break;
	}
}
void TIMER_COUNTER1_compareA(uint16_t compare)
{
    15c8:	cf 93       	push	r28
    15ca:	df 93       	push	r29
	m.tc1.reg->ocr1a = m.writelhbyte(compare);
    15cc:	c0 91 70 02 	lds	r28, 0x0270	; 0x800270 <m+0x28>
    15d0:	d0 91 71 02 	lds	r29, 0x0271	; 0x800271 <m+0x29>
    15d4:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    15d8:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    15dc:	09 95       	icall
    15de:	9b 87       	std	Y+11, r25	; 0x0b
    15e0:	8a 87       	std	Y+10, r24	; 0x0a
}
    15e2:	df 91       	pop	r29
    15e4:	cf 91       	pop	r28
    15e6:	08 95       	ret

000015e8 <TIMER_COUNTER1_compareB>:
void TIMER_COUNTER1_compareB(uint16_t compare)
{
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
	m.tc1.reg->ocr1b = m.writelhbyte(compare);
    15ec:	c0 91 70 02 	lds	r28, 0x0270	; 0x800270 <m+0x28>
    15f0:	d0 91 71 02 	lds	r29, 0x0271	; 0x800271 <m+0x29>
    15f4:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    15f8:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    15fc:	09 95       	icall
    15fe:	99 87       	std	Y+9, r25	; 0x09
    1600:	88 87       	std	Y+8, r24	; 0x08
}
    1602:	df 91       	pop	r29
    1604:	cf 91       	pop	r28
    1606:	08 95       	ret

00001608 <TIMER_COUNTER1_compareC>:
void TIMER_COUNTER1_compareC(uint16_t compare)
{
    1608:	cf 93       	push	r28
    160a:	df 93       	push	r29
	m.tc1.reg->ocr1c = m.writelhbyte(compare);
    160c:	c0 91 70 02 	lds	r28, 0x0270	; 0x800270 <m+0x28>
    1610:	d0 91 71 02 	lds	r29, 0x0271	; 0x800271 <m+0x29>
    1614:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    1618:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    161c:	09 95       	icall
    161e:	99 af       	std	Y+57, r25	; 0x39
    1620:	88 af       	std	Y+56, r24	; 0x38
}
    1622:	df 91       	pop	r29
    1624:	cf 91       	pop	r28
    1626:	08 95       	ret

00001628 <TIMER_COUNTER1_stop>:
uint8_t TIMER_COUNTER1_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc1.reg->tccr1b &= ~(7 << CS10); // No clock source. (Timer/Counter stopped)
    1628:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    162c:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1630:	86 85       	ldd	r24, Z+14	; 0x0e
    1632:	88 7f       	andi	r24, 0xF8	; 248
    1634:	86 87       	std	Z+14, r24	; 0x0e
	timer1_state = 0;
    1636:	10 92 9a 02 	sts	0x029A, r1	; 0x80029a <timer1_state>
	return timer1_state;
}
    163a:	80 e0       	ldi	r24, 0x00	; 0
    163c:	08 95       	ret

0000163e <TIMER_COUNTER2_start>:
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
	if(!timer2_state){ // one shot
    163e:	20 91 9c 02 	lds	r18, 0x029C	; 0x80029c <timer2_state>
    1642:	21 11       	cpse	r18, r1
    1644:	61 c0       	rjmp	.+194    	; 0x1708 <TIMER_COUNTER2_start+0xca>
		m.tc2.reg->tccr2 &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
    1646:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    164a:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    164e:	22 81       	ldd	r18, Z+2	; 0x02
    1650:	28 7f       	andi	r18, 0xF8	; 248
    1652:	22 83       	std	Z+2, r18	; 0x02
		switch(prescaler){
    1654:	88 30       	cpi	r24, 0x08	; 8
    1656:	91 05       	cpc	r25, r1
    1658:	e9 f0       	breq	.+58     	; 0x1694 <TIMER_COUNTER2_start+0x56>
    165a:	40 f4       	brcc	.+16     	; 0x166c <TIMER_COUNTER2_start+0x2e>
    165c:	86 30       	cpi	r24, 0x06	; 6
    165e:	91 05       	cpc	r25, r1
    1660:	c9 f1       	breq	.+114    	; 0x16d4 <TIMER_COUNTER2_start+0x96>
    1662:	08 f0       	brcs	.+2      	; 0x1666 <TIMER_COUNTER2_start+0x28>
    1664:	3f c0       	rjmp	.+126    	; 0x16e4 <TIMER_COUNTER2_start+0xa6>
    1666:	01 97       	sbiw	r24, 0x01	; 1
    1668:	69 f0       	breq	.+26     	; 0x1684 <TIMER_COUNTER2_start+0x46>
    166a:	44 c0       	rjmp	.+136    	; 0x16f4 <TIMER_COUNTER2_start+0xb6>
    166c:	81 15       	cp	r24, r1
    166e:	21 e0       	ldi	r18, 0x01	; 1
    1670:	92 07       	cpc	r25, r18
    1672:	01 f1       	breq	.+64     	; 0x16b4 <TIMER_COUNTER2_start+0x76>
    1674:	81 15       	cp	r24, r1
    1676:	24 e0       	ldi	r18, 0x04	; 4
    1678:	92 07       	cpc	r25, r18
    167a:	21 f1       	breq	.+72     	; 0x16c4 <TIMER_COUNTER2_start+0x86>
    167c:	80 34       	cpi	r24, 0x40	; 64
    167e:	91 05       	cpc	r25, r1
    1680:	c9 f5       	brne	.+114    	; 0x16f4 <TIMER_COUNTER2_start+0xb6>
    1682:	10 c0       	rjmp	.+32     	; 0x16a4 <TIMER_COUNTER2_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/(No prescaler)
				m.tc2.reg->tccr2 |= (1 << CS20);
    1684:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    1688:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    168c:	82 81       	ldd	r24, Z+2	; 0x02
    168e:	81 60       	ori	r24, 0x01	; 1
    1690:	82 83       	std	Z+2, r24	; 0x02
			break;
    1692:	37 c0       	rjmp	.+110    	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 8: // clkI/O/8 (From prescaler)
				m.tc2.reg->tccr2 |= (1 << CS21);
    1694:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    1698:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    169c:	82 81       	ldd	r24, Z+2	; 0x02
    169e:	82 60       	ori	r24, 0x02	; 2
    16a0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16a2:	2f c0       	rjmp	.+94     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 64: // clkI/O/64 (From prescaler)
				m.tc2.reg->tccr2 |= (3 << CS20);
    16a4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16a8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16ac:	82 81       	ldd	r24, Z+2	; 0x02
    16ae:	83 60       	ori	r24, 0x03	; 3
    16b0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16b2:	27 c0       	rjmp	.+78     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 256: // clkI/O/256 (From prescaler)
				m.tc2.reg->tccr2 |= (1 << CS22);
    16b4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16b8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16bc:	82 81       	ldd	r24, Z+2	; 0x02
    16be:	84 60       	ori	r24, 0x04	; 4
    16c0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16c2:	1f c0       	rjmp	.+62     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc2.reg->tccr2 |= (5 << CS20);
    16c4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16c8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16cc:	82 81       	ldd	r24, Z+2	; 0x02
    16ce:	85 60       	ori	r24, 0x05	; 5
    16d0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16d2:	17 c0       	rjmp	.+46     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 6: // External clock source on T2 pin. Clock on falling edge [PD7]
				m.tc2.reg->tccr2 |= (6 << CS20);
    16d4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16d8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16dc:	82 81       	ldd	r24, Z+2	; 0x02
    16de:	86 60       	ori	r24, 0x06	; 6
    16e0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16e2:	0f c0       	rjmp	.+30     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			case 7: // External clock source on T2 pin. Clock on rising edge [PD7]
				m.tc2.reg->tccr2 |= (7 << CS20);
    16e4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16e8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16ec:	82 81       	ldd	r24, Z+2	; 0x02
    16ee:	87 60       	ori	r24, 0x07	; 7
    16f0:	82 83       	std	Z+2, r24	; 0x02
			break;
    16f2:	07 c0       	rjmp	.+14     	; 0x1702 <TIMER_COUNTER2_start+0xc4>
			default:
				m.tc2.reg->tccr2 |= (5 << CS20);
    16f4:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    16f8:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    16fc:	82 81       	ldd	r24, Z+2	; 0x02
    16fe:	85 60       	ori	r24, 0x05	; 5
    1700:	82 83       	std	Z+2, r24	; 0x02
			break;
		}
		timer2_state = 85;
    1702:	85 e5       	ldi	r24, 0x55	; 85
    1704:	80 93 9c 02 	sts	0x029C, r24	; 0x80029c <timer2_state>
	}
	return timer2_state;
}
    1708:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <timer2_state>
    170c:	08 95       	ret

0000170e <TIMER_COUNTER2_compoutmode>:
// compoutmode: Normal port operation, OC0 disconnected; Toggle OC0 on compare match; 
// Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting. Clear OC0 on compare match;
// Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting. Set OC0 on compare match ;
// default-Normal port operation, OC0 disconnected.
{
	m.tc2.reg->tccr2 &= ~((1 << COM20) | (1 << COM21));
    170e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    1712:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    1716:	92 81       	ldd	r25, Z+2	; 0x02
    1718:	9f 7c       	andi	r25, 0xCF	; 207
    171a:	92 83       	std	Z+2, r25	; 0x02
	switch(compoutmode){ // OC2  -->  PB7
    171c:	82 30       	cpi	r24, 0x02	; 2
    171e:	a9 f0       	breq	.+42     	; 0x174a <TIMER_COUNTER2_compoutmode+0x3c>
    1720:	83 30       	cpi	r24, 0x03	; 3
    1722:	21 f1       	breq	.+72     	; 0x176c <TIMER_COUNTER2_compoutmode+0x5e>
    1724:	81 30       	cpi	r24, 0x01	; 1
    1726:	91 f5       	brne	.+100    	; 0x178c <TIMER_COUNTER2_compoutmode+0x7e>
		case 0: // Normal port operation, OC2 disconnected.
		break;
		case 1: // Reserved
			// Toggle OC2 on compare match
			m.portb.reg->ddr |= 0x80;
    1728:	e8 e4       	ldi	r30, 0x48	; 72
    172a:	f2 e0       	ldi	r31, 0x02	; 2
    172c:	a4 89       	ldd	r26, Z+20	; 0x14
    172e:	b5 89       	ldd	r27, Z+21	; 0x15
    1730:	11 96       	adiw	r26, 0x01	; 1
    1732:	8c 91       	ld	r24, X
    1734:	11 97       	sbiw	r26, 0x01	; 1
    1736:	80 68       	ori	r24, 0x80	; 128
    1738:	11 96       	adiw	r26, 0x01	; 1
    173a:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM20);
    173c:	00 a8       	ldd	r0, Z+48	; 0x30
    173e:	f1 a9       	ldd	r31, Z+49	; 0x31
    1740:	e0 2d       	mov	r30, r0
    1742:	82 81       	ldd	r24, Z+2	; 0x02
    1744:	80 61       	ori	r24, 0x10	; 16
    1746:	82 83       	std	Z+2, r24	; 0x02
		break;
    1748:	08 95       	ret
		case 2: // Clear OC2 on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    174a:	e8 e4       	ldi	r30, 0x48	; 72
    174c:	f2 e0       	ldi	r31, 0x02	; 2
    174e:	a4 89       	ldd	r26, Z+20	; 0x14
    1750:	b5 89       	ldd	r27, Z+21	; 0x15
    1752:	11 96       	adiw	r26, 0x01	; 1
    1754:	8c 91       	ld	r24, X
    1756:	11 97       	sbiw	r26, 0x01	; 1
    1758:	80 68       	ori	r24, 0x80	; 128
    175a:	11 96       	adiw	r26, 0x01	; 1
    175c:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM21);
    175e:	00 a8       	ldd	r0, Z+48	; 0x30
    1760:	f1 a9       	ldd	r31, Z+49	; 0x31
    1762:	e0 2d       	mov	r30, r0
    1764:	82 81       	ldd	r24, Z+2	; 0x02
    1766:	80 62       	ori	r24, 0x20	; 32
    1768:	82 83       	std	Z+2, r24	; 0x02
		break;
    176a:	08 95       	ret
		case 3: // Set OC2 on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.portb.reg->ddr |= 0x80;
    176c:	e8 e4       	ldi	r30, 0x48	; 72
    176e:	f2 e0       	ldi	r31, 0x02	; 2
    1770:	a4 89       	ldd	r26, Z+20	; 0x14
    1772:	b5 89       	ldd	r27, Z+21	; 0x15
    1774:	11 96       	adiw	r26, 0x01	; 1
    1776:	8c 91       	ld	r24, X
    1778:	11 97       	sbiw	r26, 0x01	; 1
    177a:	80 68       	ori	r24, 0x80	; 128
    177c:	11 96       	adiw	r26, 0x01	; 1
    177e:	8c 93       	st	X, r24
			m.tc2.reg->tccr2 |= (1 << COM20) | (1 << COM21);
    1780:	00 a8       	ldd	r0, Z+48	; 0x30
    1782:	f1 a9       	ldd	r31, Z+49	; 0x31
    1784:	e0 2d       	mov	r30, r0
    1786:	82 81       	ldd	r24, Z+2	; 0x02
    1788:	80 63       	ori	r24, 0x30	; 48
    178a:	82 83       	std	Z+2, r24	; 0x02
    178c:	08 95       	ret

0000178e <TIMER_COUNTER2_compare>:
		break;
	}
}
void TIMER_COUNTER2_compare(unsigned char compare)
{
	m.tc2.reg->ocr2 = compare;
    178e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    1792:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    1796:	80 83       	st	Z, r24
    1798:	08 95       	ret

0000179a <TIMER_COUNTER2_stop>:
}
uint8_t TIMER_COUNTER2_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc2.reg->tccr2 &= ~(7 << CS20); // No clock source. (Timer/Counter stopped)
    179a:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    179e:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    17a2:	82 81       	ldd	r24, Z+2	; 0x02
    17a4:	88 7f       	andi	r24, 0xF8	; 248
    17a6:	82 83       	std	Z+2, r24	; 0x02
	timer2_state = 0;
    17a8:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <timer2_state>
	return timer2_state;
}
    17ac:	80 e0       	ldi	r24, 0x00	; 0
    17ae:	08 95       	ret

000017b0 <TIMER_COUNTER3_start>:
// PARAMETER SETTING
// Frequency oscillator devision factor or prescaler.
// prescaler: clk T0S /(No prescaling); clk T0S /8 (From prescaler); clk T0S /64 (From prescaler);
// clk T0S /256 (From prescaler); clk T0S /1024 (From prescaler); External clock source on Tn pin. Clock on falling edge;
// External clock source on Tn pin. Clock on rising edge; default - clk T 0 S /1024 (From prescaler).
{
    17b0:	9c 01       	movw	r18, r24
	if(!timer3_state){ // one shot
    17b2:	80 91 9b 02 	lds	r24, 0x029B	; 0x80029b <timer3_state>
    17b6:	81 11       	cpse	r24, r1
    17b8:	54 c0       	rjmp	.+168    	; 0x1862 <TIMER_COUNTER3_start+0xb2>
		m.tc3.reg->tccr3b &= ~(7 << CS30); // No clock source. (Timer/Counter stopped)
    17ba:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <m+0x2c>
    17be:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <m+0x2d>
    17c2:	fa 01       	movw	r30, r20
    17c4:	e6 5b       	subi	r30, 0xB6	; 182
    17c6:	ff 4f       	sbci	r31, 0xFF	; 255
    17c8:	90 81       	ld	r25, Z
    17ca:	98 7f       	andi	r25, 0xF8	; 248
    17cc:	90 83       	st	Z, r25
		switch(prescaler){
    17ce:	28 30       	cpi	r18, 0x08	; 8
    17d0:	31 05       	cpc	r19, r1
    17d2:	d9 f0       	breq	.+54     	; 0x180a <TIMER_COUNTER3_start+0x5a>
    17d4:	40 f4       	brcc	.+16     	; 0x17e6 <TIMER_COUNTER3_start+0x36>
    17d6:	26 30       	cpi	r18, 0x06	; 6
    17d8:	31 05       	cpc	r19, r1
    17da:	79 f1       	breq	.+94     	; 0x183a <TIMER_COUNTER3_start+0x8a>
    17dc:	a0 f5       	brcc	.+104    	; 0x1846 <TIMER_COUNTER3_start+0x96>
    17de:	21 30       	cpi	r18, 0x01	; 1
    17e0:	31 05       	cpc	r19, r1
    17e2:	69 f0       	breq	.+26     	; 0x17fe <TIMER_COUNTER3_start+0x4e>
    17e4:	36 c0       	rjmp	.+108    	; 0x1852 <TIMER_COUNTER3_start+0xa2>
    17e6:	21 15       	cp	r18, r1
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	38 07       	cpc	r19, r24
    17ec:	d1 f0       	breq	.+52     	; 0x1822 <TIMER_COUNTER3_start+0x72>
    17ee:	21 15       	cp	r18, r1
    17f0:	84 e0       	ldi	r24, 0x04	; 4
    17f2:	38 07       	cpc	r19, r24
    17f4:	e1 f0       	breq	.+56     	; 0x182e <TIMER_COUNTER3_start+0x7e>
    17f6:	20 34       	cpi	r18, 0x40	; 64
    17f8:	31 05       	cpc	r19, r1
    17fa:	59 f5       	brne	.+86     	; 0x1852 <TIMER_COUNTER3_start+0xa2>
    17fc:	0c c0       	rjmp	.+24     	; 0x1816 <TIMER_COUNTER3_start+0x66>
			//case 0: // No clock source. (Timer/Counter stopped)
			//break;
			case 1: // clkI/O/1 (No prescaler)
				m.tc3.reg->tccr3b |= (1 << CS30);
    17fe:	fa 01       	movw	r30, r20
    1800:	e6 5b       	subi	r30, 0xB6	; 182
    1802:	ff 4f       	sbci	r31, 0xFF	; 255
    1804:	91 60       	ori	r25, 0x01	; 1
    1806:	90 83       	st	Z, r25
			break;
    1808:	29 c0       	rjmp	.+82     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 8: // clkI/O/8 (From prescaler)
				m.tc3.reg->tccr3b |= (1 << CS31);
    180a:	fa 01       	movw	r30, r20
    180c:	e6 5b       	subi	r30, 0xB6	; 182
    180e:	ff 4f       	sbci	r31, 0xFF	; 255
    1810:	92 60       	ori	r25, 0x02	; 2
    1812:	90 83       	st	Z, r25
			break;
    1814:	23 c0       	rjmp	.+70     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 64: // clkI/O/64 (From prescaler)
				m.tc3.reg->tccr3b |= (3 << CS30);
    1816:	fa 01       	movw	r30, r20
    1818:	e6 5b       	subi	r30, 0xB6	; 182
    181a:	ff 4f       	sbci	r31, 0xFF	; 255
    181c:	93 60       	ori	r25, 0x03	; 3
    181e:	90 83       	st	Z, r25
			break;
    1820:	1d c0       	rjmp	.+58     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 256: // clkI/O/256 (From prescaler)
				m.tc3.reg->tccr3b |= (1 << CS32);
    1822:	fa 01       	movw	r30, r20
    1824:	e6 5b       	subi	r30, 0xB6	; 182
    1826:	ff 4f       	sbci	r31, 0xFF	; 255
    1828:	94 60       	ori	r25, 0x04	; 4
    182a:	90 83       	st	Z, r25
			break;
    182c:	17 c0       	rjmp	.+46     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 1024: // clkI/O/1024 (From prescaler)
				m.tc3.reg->tccr3b |= (5 << CS30);
    182e:	fa 01       	movw	r30, r20
    1830:	e6 5b       	subi	r30, 0xB6	; 182
    1832:	ff 4f       	sbci	r31, 0xFF	; 255
    1834:	95 60       	ori	r25, 0x05	; 5
    1836:	90 83       	st	Z, r25
			break;
    1838:	11 c0       	rjmp	.+34     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 6: // External clock source on Tn pin. Clock on falling edge [PE6]
				m.tc3.reg->tccr3b |= (6 << CS30);
    183a:	fa 01       	movw	r30, r20
    183c:	e6 5b       	subi	r30, 0xB6	; 182
    183e:	ff 4f       	sbci	r31, 0xFF	; 255
    1840:	96 60       	ori	r25, 0x06	; 6
    1842:	90 83       	st	Z, r25
			break;
    1844:	0b c0       	rjmp	.+22     	; 0x185c <TIMER_COUNTER3_start+0xac>
			case 7: // External clock source on Tn pin. Clock on rising edge [PE6]
				m.tc3.reg->tccr3b |= (7 << CS30);
    1846:	fa 01       	movw	r30, r20
    1848:	e6 5b       	subi	r30, 0xB6	; 182
    184a:	ff 4f       	sbci	r31, 0xFF	; 255
    184c:	97 60       	ori	r25, 0x07	; 7
    184e:	90 83       	st	Z, r25
			break;
    1850:	05 c0       	rjmp	.+10     	; 0x185c <TIMER_COUNTER3_start+0xac>
			default:
				m.tc3.reg->tccr3b |= (5 << CS30);
    1852:	fa 01       	movw	r30, r20
    1854:	e6 5b       	subi	r30, 0xB6	; 182
    1856:	ff 4f       	sbci	r31, 0xFF	; 255
    1858:	95 60       	ori	r25, 0x05	; 5
    185a:	90 83       	st	Z, r25
			break;
		}
		timer3_state = 85;
    185c:	85 e5       	ldi	r24, 0x55	; 85
    185e:	80 93 9b 02 	sts	0x029B, r24	; 0x80029b <timer3_state>
	}	
	return timer3_state;
}
    1862:	80 91 9b 02 	lds	r24, 0x029B	; 0x80029b <timer3_state>
    1866:	08 95       	ret

00001868 <TIMER_COUNTER3_compoutmodeA>:
void TIMER_COUNTER3_compoutmodeA(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3A0);
    1868:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <m+0x2c>
    186c:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <m+0x2d>
    1870:	e5 5b       	subi	r30, 0xB5	; 181
    1872:	ff 4f       	sbci	r31, 0xFF	; 255
    1874:	90 81       	ld	r25, Z
    1876:	9f 73       	andi	r25, 0x3F	; 63
    1878:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3A  -->  PE3
    187a:	82 30       	cpi	r24, 0x02	; 2
    187c:	b9 f0       	breq	.+46     	; 0x18ac <TIMER_COUNTER3_compoutmodeA+0x44>
    187e:	83 30       	cpi	r24, 0x03	; 3
    1880:	41 f1       	breq	.+80     	; 0x18d2 <TIMER_COUNTER3_compoutmodeA+0x6a>
    1882:	81 30       	cpi	r24, 0x01	; 1
    1884:	c1 f5       	brne	.+112    	; 0x18f6 <TIMER_COUNTER3_compoutmodeA+0x8e>
		case 0: // Normal port operation, OC3A disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A on compare match
			m.porte.reg->ddr |= 0x08;
    1886:	e8 e4       	ldi	r30, 0x48	; 72
    1888:	f2 e0       	ldi	r31, 0x02	; 2
    188a:	a2 8d       	ldd	r26, Z+26	; 0x1a
    188c:	b3 8d       	ldd	r27, Z+27	; 0x1b
    188e:	11 96       	adiw	r26, 0x01	; 1
    1890:	8c 91       	ld	r24, X
    1892:	11 97       	sbiw	r26, 0x01	; 1
    1894:	88 60       	ori	r24, 0x08	; 8
    1896:	11 96       	adiw	r26, 0x01	; 1
    1898:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A0);
    189a:	04 a4       	ldd	r0, Z+44	; 0x2c
    189c:	f5 a5       	ldd	r31, Z+45	; 0x2d
    189e:	e0 2d       	mov	r30, r0
    18a0:	e5 5b       	subi	r30, 0xB5	; 181
    18a2:	ff 4f       	sbci	r31, 0xFF	; 255
    18a4:	80 81       	ld	r24, Z
    18a6:	80 64       	ori	r24, 0x40	; 64
    18a8:	80 83       	st	Z, r24
		break;
    18aa:	08 95       	ret
		case 2: // Clear OC3A on compare match when up-counting. Set OC0 on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x08;
    18ac:	e8 e4       	ldi	r30, 0x48	; 72
    18ae:	f2 e0       	ldi	r31, 0x02	; 2
    18b0:	a2 8d       	ldd	r26, Z+26	; 0x1a
    18b2:	b3 8d       	ldd	r27, Z+27	; 0x1b
    18b4:	11 96       	adiw	r26, 0x01	; 1
    18b6:	8c 91       	ld	r24, X
    18b8:	11 97       	sbiw	r26, 0x01	; 1
    18ba:	88 60       	ori	r24, 0x08	; 8
    18bc:	11 96       	adiw	r26, 0x01	; 1
    18be:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A1);
    18c0:	04 a4       	ldd	r0, Z+44	; 0x2c
    18c2:	f5 a5       	ldd	r31, Z+45	; 0x2d
    18c4:	e0 2d       	mov	r30, r0
    18c6:	e5 5b       	subi	r30, 0xB5	; 181
    18c8:	ff 4f       	sbci	r31, 0xFF	; 255
    18ca:	80 81       	ld	r24, Z
    18cc:	80 68       	ori	r24, 0x80	; 128
    18ce:	80 83       	st	Z, r24
		break;
    18d0:	08 95       	ret
		case 3: // Set OC3A on compare match when up-counting. Clear OC0 on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x08;
    18d2:	e8 e4       	ldi	r30, 0x48	; 72
    18d4:	f2 e0       	ldi	r31, 0x02	; 2
    18d6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    18d8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    18da:	11 96       	adiw	r26, 0x01	; 1
    18dc:	8c 91       	ld	r24, X
    18de:	11 97       	sbiw	r26, 0x01	; 1
    18e0:	88 60       	ori	r24, 0x08	; 8
    18e2:	11 96       	adiw	r26, 0x01	; 1
    18e4:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3A0) | (1 << COM3A1);
    18e6:	04 a4       	ldd	r0, Z+44	; 0x2c
    18e8:	f5 a5       	ldd	r31, Z+45	; 0x2d
    18ea:	e0 2d       	mov	r30, r0
    18ec:	e5 5b       	subi	r30, 0xB5	; 181
    18ee:	ff 4f       	sbci	r31, 0xFF	; 255
    18f0:	80 81       	ld	r24, Z
    18f2:	80 6c       	ori	r24, 0xC0	; 192
    18f4:	80 83       	st	Z, r24
    18f6:	08 95       	ret

000018f8 <TIMER_COUNTER3_compoutmodeB>:
		break;
	}
}
void TIMER_COUNTER3_compoutmodeB(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3B0);
    18f8:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <m+0x2c>
    18fc:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <m+0x2d>
    1900:	e5 5b       	subi	r30, 0xB5	; 181
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	90 81       	ld	r25, Z
    1906:	9f 7c       	andi	r25, 0xCF	; 207
    1908:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3B  -->  PE4
    190a:	82 30       	cpi	r24, 0x02	; 2
    190c:	b9 f0       	breq	.+46     	; 0x193c <TIMER_COUNTER3_compoutmodeB+0x44>
    190e:	83 30       	cpi	r24, 0x03	; 3
    1910:	41 f1       	breq	.+80     	; 0x1962 <TIMER_COUNTER3_compoutmodeB+0x6a>
    1912:	81 30       	cpi	r24, 0x01	; 1
    1914:	c1 f5       	brne	.+112    	; 0x1986 <TIMER_COUNTER3_compoutmodeB+0x8e>
		case 0: // Normal port operation, OC3B disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A or OC3B on compare match
			m.porte.reg->ddr |= 0x10;
    1916:	e8 e4       	ldi	r30, 0x48	; 72
    1918:	f2 e0       	ldi	r31, 0x02	; 2
    191a:	a2 8d       	ldd	r26, Z+26	; 0x1a
    191c:	b3 8d       	ldd	r27, Z+27	; 0x1b
    191e:	11 96       	adiw	r26, 0x01	; 1
    1920:	8c 91       	ld	r24, X
    1922:	11 97       	sbiw	r26, 0x01	; 1
    1924:	80 61       	ori	r24, 0x10	; 16
    1926:	11 96       	adiw	r26, 0x01	; 1
    1928:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B0);
    192a:	04 a4       	ldd	r0, Z+44	; 0x2c
    192c:	f5 a5       	ldd	r31, Z+45	; 0x2d
    192e:	e0 2d       	mov	r30, r0
    1930:	e5 5b       	subi	r30, 0xB5	; 181
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	80 81       	ld	r24, Z
    1936:	80 61       	ori	r24, 0x10	; 16
    1938:	80 83       	st	Z, r24
		break;
    193a:	08 95       	ret
		case 2: // Clear OC3B on compare match when up-counting. Set OC3B on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x10;
    193c:	e8 e4       	ldi	r30, 0x48	; 72
    193e:	f2 e0       	ldi	r31, 0x02	; 2
    1940:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1942:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1944:	11 96       	adiw	r26, 0x01	; 1
    1946:	8c 91       	ld	r24, X
    1948:	11 97       	sbiw	r26, 0x01	; 1
    194a:	80 61       	ori	r24, 0x10	; 16
    194c:	11 96       	adiw	r26, 0x01	; 1
    194e:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B1);
    1950:	04 a4       	ldd	r0, Z+44	; 0x2c
    1952:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1954:	e0 2d       	mov	r30, r0
    1956:	e5 5b       	subi	r30, 0xB5	; 181
    1958:	ff 4f       	sbci	r31, 0xFF	; 255
    195a:	80 81       	ld	r24, Z
    195c:	80 62       	ori	r24, 0x20	; 32
    195e:	80 83       	st	Z, r24
		break;
    1960:	08 95       	ret
		case 3: // Set OC3B on compare match when up-counting. Clear OC3B on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x10;
    1962:	e8 e4       	ldi	r30, 0x48	; 72
    1964:	f2 e0       	ldi	r31, 0x02	; 2
    1966:	a2 8d       	ldd	r26, Z+26	; 0x1a
    1968:	b3 8d       	ldd	r27, Z+27	; 0x1b
    196a:	11 96       	adiw	r26, 0x01	; 1
    196c:	8c 91       	ld	r24, X
    196e:	11 97       	sbiw	r26, 0x01	; 1
    1970:	80 61       	ori	r24, 0x10	; 16
    1972:	11 96       	adiw	r26, 0x01	; 1
    1974:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3B0) | (1 << COM3B1);
    1976:	04 a4       	ldd	r0, Z+44	; 0x2c
    1978:	f5 a5       	ldd	r31, Z+45	; 0x2d
    197a:	e0 2d       	mov	r30, r0
    197c:	e5 5b       	subi	r30, 0xB5	; 181
    197e:	ff 4f       	sbci	r31, 0xFF	; 255
    1980:	80 81       	ld	r24, Z
    1982:	80 63       	ori	r24, 0x30	; 48
    1984:	80 83       	st	Z, r24
    1986:	08 95       	ret

00001988 <TIMER_COUNTER3_compoutmodeC>:
		break;
	}
}
void TIMER_COUNTER3_compoutmodeC(unsigned char compoutmode)
{
	m.tc3.reg->tccr3a &= ~(3 << COM3C0);
    1988:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <m+0x2c>
    198c:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <m+0x2d>
    1990:	e5 5b       	subi	r30, 0xB5	; 181
    1992:	ff 4f       	sbci	r31, 0xFF	; 255
    1994:	90 81       	ld	r25, Z
    1996:	93 7f       	andi	r25, 0xF3	; 243
    1998:	90 83       	st	Z, r25
	switch(compoutmode){ // OC3C  -->  PE5
    199a:	82 30       	cpi	r24, 0x02	; 2
    199c:	b9 f0       	breq	.+46     	; 0x19cc <TIMER_COUNTER3_compoutmodeC+0x44>
    199e:	83 30       	cpi	r24, 0x03	; 3
    19a0:	41 f1       	breq	.+80     	; 0x19f2 <TIMER_COUNTER3_compoutmodeC+0x6a>
    19a2:	81 30       	cpi	r24, 0x01	; 1
    19a4:	c1 f5       	brne	.+112    	; 0x1a16 <TIMER_COUNTER3_compoutmodeC+0x8e>
		case 0: // Normal port operation, OC3C disconnected.
		break;
		case 1: // Reserved
			// Toggle OC3A or OC3C on compare match
			m.porte.reg->ddr |= 0x20;
    19a6:	e8 e4       	ldi	r30, 0x48	; 72
    19a8:	f2 e0       	ldi	r31, 0x02	; 2
    19aa:	a2 8d       	ldd	r26, Z+26	; 0x1a
    19ac:	b3 8d       	ldd	r27, Z+27	; 0x1b
    19ae:	11 96       	adiw	r26, 0x01	; 1
    19b0:	8c 91       	ld	r24, X
    19b2:	11 97       	sbiw	r26, 0x01	; 1
    19b4:	80 62       	ori	r24, 0x20	; 32
    19b6:	11 96       	adiw	r26, 0x01	; 1
    19b8:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C0);
    19ba:	04 a4       	ldd	r0, Z+44	; 0x2c
    19bc:	f5 a5       	ldd	r31, Z+45	; 0x2d
    19be:	e0 2d       	mov	r30, r0
    19c0:	e5 5b       	subi	r30, 0xB5	; 181
    19c2:	ff 4f       	sbci	r31, 0xFF	; 255
    19c4:	80 81       	ld	r24, Z
    19c6:	84 60       	ori	r24, 0x04	; 4
    19c8:	80 83       	st	Z, r24
		break;
    19ca:	08 95       	ret
		case 2: // Clear OC3C on compare match when up-counting. Set OC3C on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x20;
    19cc:	e8 e4       	ldi	r30, 0x48	; 72
    19ce:	f2 e0       	ldi	r31, 0x02	; 2
    19d0:	a2 8d       	ldd	r26, Z+26	; 0x1a
    19d2:	b3 8d       	ldd	r27, Z+27	; 0x1b
    19d4:	11 96       	adiw	r26, 0x01	; 1
    19d6:	8c 91       	ld	r24, X
    19d8:	11 97       	sbiw	r26, 0x01	; 1
    19da:	80 62       	ori	r24, 0x20	; 32
    19dc:	11 96       	adiw	r26, 0x01	; 1
    19de:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C1);
    19e0:	04 a4       	ldd	r0, Z+44	; 0x2c
    19e2:	f5 a5       	ldd	r31, Z+45	; 0x2d
    19e4:	e0 2d       	mov	r30, r0
    19e6:	e5 5b       	subi	r30, 0xB5	; 181
    19e8:	ff 4f       	sbci	r31, 0xFF	; 255
    19ea:	80 81       	ld	r24, Z
    19ec:	88 60       	ori	r24, 0x08	; 8
    19ee:	80 83       	st	Z, r24
		break;
    19f0:	08 95       	ret
		case 3: // Set OC3C on compare match when up-counting. Clear OC3C on compare
			// match when down counting.
			m.porte.reg->ddr |= 0x20;
    19f2:	e8 e4       	ldi	r30, 0x48	; 72
    19f4:	f2 e0       	ldi	r31, 0x02	; 2
    19f6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    19f8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    19fa:	11 96       	adiw	r26, 0x01	; 1
    19fc:	8c 91       	ld	r24, X
    19fe:	11 97       	sbiw	r26, 0x01	; 1
    1a00:	80 62       	ori	r24, 0x20	; 32
    1a02:	11 96       	adiw	r26, 0x01	; 1
    1a04:	8c 93       	st	X, r24
			m.tc3.reg->tccr3a |= (1 << COM3C0) | (1 << COM3C1);
    1a06:	04 a4       	ldd	r0, Z+44	; 0x2c
    1a08:	f5 a5       	ldd	r31, Z+45	; 0x2d
    1a0a:	e0 2d       	mov	r30, r0
    1a0c:	e5 5b       	subi	r30, 0xB5	; 181
    1a0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a10:	80 81       	ld	r24, Z
    1a12:	8c 60       	ori	r24, 0x0C	; 12
    1a14:	80 83       	st	Z, r24
    1a16:	08 95       	ret

00001a18 <TIMER_COUNTER3_compareA>:
		default:
		break;
	}
}
void TIMER_COUNTER3_compareA(uint16_t compare)
{
    1a18:	cf 93       	push	r28
    1a1a:	df 93       	push	r29
	m.tc3.reg->ocr3a = m.writelhbyte(compare);
    1a1c:	c0 91 74 02 	lds	r28, 0x0274	; 0x800274 <m+0x2c>
    1a20:	d0 91 75 02 	lds	r29, 0x0275	; 0x800275 <m+0x2d>
    1a24:	ca 5b       	subi	r28, 0xBA	; 186
    1a26:	df 4f       	sbci	r29, 0xFF	; 255
    1a28:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    1a2c:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    1a30:	09 95       	icall
    1a32:	99 83       	std	Y+1, r25	; 0x01
    1a34:	88 83       	st	Y, r24
}
    1a36:	df 91       	pop	r29
    1a38:	cf 91       	pop	r28
    1a3a:	08 95       	ret

00001a3c <TIMER_COUNTER3_compareB>:
void TIMER_COUNTER3_compareB(uint16_t compare)
{
    1a3c:	cf 93       	push	r28
    1a3e:	df 93       	push	r29
	m.tc3.reg->ocr3b = m.writelhbyte(compare);
    1a40:	c0 91 74 02 	lds	r28, 0x0274	; 0x800274 <m+0x2c>
    1a44:	d0 91 75 02 	lds	r29, 0x0275	; 0x800275 <m+0x2d>
    1a48:	cc 5b       	subi	r28, 0xBC	; 188
    1a4a:	df 4f       	sbci	r29, 0xFF	; 255
    1a4c:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    1a50:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    1a54:	09 95       	icall
    1a56:	99 83       	std	Y+1, r25	; 0x01
    1a58:	88 83       	st	Y, r24
}
    1a5a:	df 91       	pop	r29
    1a5c:	cf 91       	pop	r28
    1a5e:	08 95       	ret

00001a60 <TIMER_COUNTER3_compareC>:
void TIMER_COUNTER3_compareC(uint16_t compare)
{
    1a60:	cf 93       	push	r28
    1a62:	df 93       	push	r29
	m.tc3.reg->ocr3c = m.writelhbyte(compare);
    1a64:	c0 91 74 02 	lds	r28, 0x0274	; 0x800274 <m+0x2c>
    1a68:	d0 91 75 02 	lds	r29, 0x0275	; 0x800275 <m+0x2d>
    1a6c:	ce 5b       	subi	r28, 0xBE	; 190
    1a6e:	df 4f       	sbci	r29, 0xFF	; 255
    1a70:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <m+0x4e>
    1a74:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <m+0x4f>
    1a78:	09 95       	icall
    1a7a:	99 83       	std	Y+1, r25	; 0x01
    1a7c:	88 83       	st	Y, r24
}
    1a7e:	df 91       	pop	r29
    1a80:	cf 91       	pop	r28
    1a82:	08 95       	ret

00001a84 <TIMER_COUNTER3_stop>:
uint8_t TIMER_COUNTER3_stop(void)
// stops timer by setting prescaler to zero
{
	m.tc3.reg->tccr3b &= ~(7 << CS30); // No clock source. (Timer/Counter stopped)
    1a84:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <m+0x2c>
    1a88:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <m+0x2d>
    1a8c:	e6 5b       	subi	r30, 0xB6	; 182
    1a8e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a90:	80 81       	ld	r24, Z
    1a92:	88 7f       	andi	r24, 0xF8	; 248
    1a94:	80 83       	st	Z, r24
	timer3_state = 0;
    1a96:	10 92 9b 02 	sts	0x029B, r1	; 0x80029b <timer3_state>
	return timer3_state;
}
    1a9a:	80 e0       	ldi	r24, 0x00	; 0
    1a9c:	08 95       	ret

00001a9e <TIMER_COUNTER0enable>:
/*** Procedure & Function ***/
TIMER_COUNTER0 TIMER_COUNTER0enable(unsigned char wavegenmode, unsigned char interrupt)
// PARAMETER SETTING
// wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
// interrupt: off; overflow; output compare; both; default - non.
{
    1a9e:	ef 92       	push	r14
    1aa0:	ff 92       	push	r15
    1aa2:	0f 93       	push	r16
    1aa4:	1f 93       	push	r17
    1aa6:	cf 93       	push	r28
    1aa8:	df 93       	push	r29
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
    1aae:	c2 55       	subi	r28, 0x52	; 82
    1ab0:	d1 09       	sbc	r29, r1
    1ab2:	0f b6       	in	r0, 0x3f	; 63
    1ab4:	f8 94       	cli
    1ab6:	de bf       	out	0x3e, r29	; 62
    1ab8:	0f be       	out	0x3f, r0	; 63
    1aba:	cd bf       	out	0x3d, r28	; 61
    1abc:	8c 01       	movw	r16, r24
    1abe:	e6 2e       	mov	r14, r22
    1ac0:	f4 2e       	mov	r15, r20
	TIMER_COUNTER0 timer0;
	m = ATMEGA128enable(); // Dependency
    1ac2:	ce 01       	movw	r24, r28
    1ac4:	01 96       	adiw	r24, 0x01	; 1
    1ac6:	2d d9       	rcall	.-3494   	; 0xd22 <ATMEGA128enable>
    1ac8:	82 e5       	ldi	r24, 0x52	; 82
    1aca:	fe 01       	movw	r30, r28
    1acc:	31 96       	adiw	r30, 0x01	; 1
    1ace:	a8 e4       	ldi	r26, 0x48	; 72
    1ad0:	b2 e0       	ldi	r27, 0x02	; 2
    1ad2:	01 90       	ld	r0, Z+
    1ad4:	0d 92       	st	X+, r0
    1ad6:	8a 95       	dec	r24
    1ad8:	e1 f7       	brne	.-8      	; 0x1ad2 <TIMER_COUNTER0enable+0x34>
	
	timer0_state = 0;
    1ada:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <timer0_state>
	m.tc0.reg->tccr0 &= ~((1 << WGM00) | (1 << WGM01));
    1ade:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1ae2:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1ae6:	83 89       	ldd	r24, Z+19	; 0x13
    1ae8:	87 7b       	andi	r24, 0xB7	; 183
    1aea:	83 8b       	std	Z+19, r24	; 0x13
	switch(wavegenmode){ // TOP -- Update of OCR0 at -- TOV0 Flag Set on
    1aec:	82 e0       	ldi	r24, 0x02	; 2
    1aee:	e8 16       	cp	r14, r24
    1af0:	71 f0       	breq	.+28     	; 0x1b0e <TIMER_COUNTER0enable+0x70>
    1af2:	e3 e0       	ldi	r30, 0x03	; 3
    1af4:	ee 16       	cp	r14, r30
    1af6:	99 f0       	breq	.+38     	; 0x1b1e <TIMER_COUNTER0enable+0x80>
    1af8:	f1 e0       	ldi	r31, 0x01	; 1
    1afa:	ef 12       	cpse	r14, r31
    1afc:	17 c0       	rjmp	.+46     	; 0x1b2c <TIMER_COUNTER0enable+0x8e>
		case 0: // Normal, 0xFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct, 0xFF -- TOP -- BOTTOM
			m.tc0.reg->tccr0 |= (1 << WGM00);
    1afe:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1b02:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1b06:	83 89       	ldd	r24, Z+19	; 0x13
    1b08:	80 64       	ori	r24, 0x40	; 64
    1b0a:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1b0c:	0f c0       	rjmp	.+30     	; 0x1b2c <TIMER_COUNTER0enable+0x8e>
		case 2: // CTC, OCR0 -- Immediate -- MAX
			m.tc0.reg->tccr0 |= (1 << WGM01);
    1b0e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1b12:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1b16:	83 89       	ldd	r24, Z+19	; 0x13
    1b18:	88 60       	ori	r24, 0x08	; 8
    1b1a:	83 8b       	std	Z+19, r24	; 0x13
		break;
    1b1c:	07 c0       	rjmp	.+14     	; 0x1b2c <TIMER_COUNTER0enable+0x8e>
		case 3: // Fast PWM, 0xFF -- BOTTOM -- MAX
			m.tc0.reg->tccr0 |= (1 << WGM00) | (1 << WGM01);
    1b1e:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1b22:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1b26:	83 89       	ldd	r24, Z+19	; 0x13
    1b28:	88 64       	ori	r24, 0x48	; 72
    1b2a:	83 8b       	std	Z+19, r24	; 0x13
		break;
		default:
		break;
	}
	m.tc0.reg->timsk &= ~(1 << TOIE0);
    1b2c:	e8 e4       	ldi	r30, 0x48	; 72
    1b2e:	f2 e0       	ldi	r31, 0x02	; 2
    1b30:	a4 a9       	ldd	r26, Z+52	; 0x34
    1b32:	b5 a9       	ldd	r27, Z+53	; 0x35
    1b34:	57 96       	adiw	r26, 0x17	; 23
    1b36:	8c 91       	ld	r24, X
    1b38:	57 97       	sbiw	r26, 0x17	; 23
    1b3a:	8e 7f       	andi	r24, 0xFE	; 254
    1b3c:	57 96       	adiw	r26, 0x17	; 23
    1b3e:	8c 93       	st	X, r24
	m.tc0.reg->timsk &= ~(1 << OCIE0);
    1b40:	04 a8       	ldd	r0, Z+52	; 0x34
    1b42:	f5 a9       	ldd	r31, Z+53	; 0x35
    1b44:	e0 2d       	mov	r30, r0
    1b46:	87 89       	ldd	r24, Z+23	; 0x17
    1b48:	8d 7f       	andi	r24, 0xFD	; 253
    1b4a:	87 8b       	std	Z+23, r24	; 0x17
	switch(interrupt){
    1b4c:	82 e0       	ldi	r24, 0x02	; 2
    1b4e:	f8 16       	cp	r15, r24
    1b50:	b9 f0       	breq	.+46     	; 0x1b80 <TIMER_COUNTER0enable+0xe2>
    1b52:	e3 e0       	ldi	r30, 0x03	; 3
    1b54:	fe 16       	cp	r15, r30
    1b56:	29 f1       	breq	.+74     	; 0x1ba2 <TIMER_COUNTER0enable+0x104>
    1b58:	f1 e0       	ldi	r31, 0x01	; 1
    1b5a:	ff 12       	cpse	r15, r31
    1b5c:	32 c0       	rjmp	.+100    	; 0x1bc2 <TIMER_COUNTER0enable+0x124>
		case 0: 
		break;
		case 1:
			m.tc0.reg->timsk |= (1 << TOIE0);
    1b5e:	e8 e4       	ldi	r30, 0x48	; 72
    1b60:	f2 e0       	ldi	r31, 0x02	; 2
    1b62:	a4 a9       	ldd	r26, Z+52	; 0x34
    1b64:	b5 a9       	ldd	r27, Z+53	; 0x35
    1b66:	57 96       	adiw	r26, 0x17	; 23
    1b68:	8c 91       	ld	r24, X
    1b6a:	57 97       	sbiw	r26, 0x17	; 23
    1b6c:	81 60       	ori	r24, 0x01	; 1
    1b6e:	57 96       	adiw	r26, 0x17	; 23
    1b70:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1b72:	02 84       	ldd	r0, Z+10	; 0x0a
    1b74:	f3 85       	ldd	r31, Z+11	; 0x0b
    1b76:	e0 2d       	mov	r30, r0
    1b78:	83 85       	ldd	r24, Z+11	; 0x0b
    1b7a:	80 68       	ori	r24, 0x80	; 128
    1b7c:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1b7e:	21 c0       	rjmp	.+66     	; 0x1bc2 <TIMER_COUNTER0enable+0x124>
		case 2:
			m.tc0.reg->timsk |= (1 << OCIE0);
    1b80:	e8 e4       	ldi	r30, 0x48	; 72
    1b82:	f2 e0       	ldi	r31, 0x02	; 2
    1b84:	a4 a9       	ldd	r26, Z+52	; 0x34
    1b86:	b5 a9       	ldd	r27, Z+53	; 0x35
    1b88:	57 96       	adiw	r26, 0x17	; 23
    1b8a:	8c 91       	ld	r24, X
    1b8c:	57 97       	sbiw	r26, 0x17	; 23
    1b8e:	82 60       	ori	r24, 0x02	; 2
    1b90:	57 96       	adiw	r26, 0x17	; 23
    1b92:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1b94:	02 84       	ldd	r0, Z+10	; 0x0a
    1b96:	f3 85       	ldd	r31, Z+11	; 0x0b
    1b98:	e0 2d       	mov	r30, r0
    1b9a:	83 85       	ldd	r24, Z+11	; 0x0b
    1b9c:	80 68       	ori	r24, 0x80	; 128
    1b9e:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1ba0:	10 c0       	rjmp	.+32     	; 0x1bc2 <TIMER_COUNTER0enable+0x124>
		case 3:
			m.tc0.reg->timsk |= ((1 << TOIE0) | (1 << OCIE0));
    1ba2:	e8 e4       	ldi	r30, 0x48	; 72
    1ba4:	f2 e0       	ldi	r31, 0x02	; 2
    1ba6:	a4 a9       	ldd	r26, Z+52	; 0x34
    1ba8:	b5 a9       	ldd	r27, Z+53	; 0x35
    1baa:	57 96       	adiw	r26, 0x17	; 23
    1bac:	8c 91       	ld	r24, X
    1bae:	57 97       	sbiw	r26, 0x17	; 23
    1bb0:	83 60       	ori	r24, 0x03	; 3
    1bb2:	57 96       	adiw	r26, 0x17	; 23
    1bb4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1bb6:	02 84       	ldd	r0, Z+10	; 0x0a
    1bb8:	f3 85       	ldd	r31, Z+11	; 0x0b
    1bba:	e0 2d       	mov	r30, r0
    1bbc:	83 85       	ldd	r24, Z+11	; 0x0b
    1bbe:	80 68       	ori	r24, 0x80	; 128
    1bc0:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc0.reg->ocr0 = ~0;
    1bc2:	e0 91 7c 02 	lds	r30, 0x027C	; 0x80027c <m+0x34>
    1bc6:	f0 91 7d 02 	lds	r31, 0x027D	; 0x80027d <m+0x35>
    1bca:	8f ef       	ldi	r24, 0xFF	; 255
    1bcc:	81 8b       	std	Z+17, r24	; 0x11
	
	timer0.compoutmode = TIMER_COUNTER0_compoutmode;
	timer0.compare = TIMER_COUNTER0_compare;
	timer0.start = TIMER_COUNTER0_start;
	timer0.stop = TIMER_COUNTER0_stop;
	return timer0;
    1bce:	84 e7       	ldi	r24, 0x74	; 116
    1bd0:	99 e0       	ldi	r25, 0x09	; 9
    1bd2:	f8 01       	movw	r30, r16
    1bd4:	91 83       	std	Z+1, r25	; 0x01
    1bd6:	80 83       	st	Z, r24
    1bd8:	8b ea       	ldi	r24, 0xAB	; 171
    1bda:	99 e0       	ldi	r25, 0x09	; 9
    1bdc:	97 83       	std	Z+7, r25	; 0x07
    1bde:	86 83       	std	Z+6, r24	; 0x06
    1be0:	8a e0       	ldi	r24, 0x0A	; 10
    1be2:	99 e0       	ldi	r25, 0x09	; 9
    1be4:	95 87       	std	Z+13, r25	; 0x0d
    1be6:	84 87       	std	Z+12, r24	; 0x0c
    1be8:	81 eb       	ldi	r24, 0xB1	; 177
    1bea:	99 e0       	ldi	r25, 0x09	; 9
    1bec:	97 87       	std	Z+15, r25	; 0x0f
    1bee:	86 87       	std	Z+14, r24	; 0x0e
}
    1bf0:	c8 01       	movw	r24, r16
    1bf2:	ce 5a       	subi	r28, 0xAE	; 174
    1bf4:	df 4f       	sbci	r29, 0xFF	; 255
    1bf6:	0f b6       	in	r0, 0x3f	; 63
    1bf8:	f8 94       	cli
    1bfa:	de bf       	out	0x3e, r29	; 62
    1bfc:	0f be       	out	0x3f, r0	; 63
    1bfe:	cd bf       	out	0x3d, r28	; 61
    1c00:	df 91       	pop	r29
    1c02:	cf 91       	pop	r28
    1c04:	1f 91       	pop	r17
    1c06:	0f 91       	pop	r16
    1c08:	ff 90       	pop	r15
    1c0a:	ef 90       	pop	r14
    1c0c:	08 95       	ret

00001c0e <TIMER_COUNTER1enable>:
// wavegen mode: Normal; PWM, Phase Correct, 8-bit; PWM, Phase Correct, 9-bit; PWM, Phase Correct, 10-bit;
// CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
// PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
// interrupt: off; overflow; output compare; both; default - non.
// for more information read data sheet.
{
    1c0e:	af 92       	push	r10
    1c10:	bf 92       	push	r11
    1c12:	cf 92       	push	r12
    1c14:	df 92       	push	r13
    1c16:	ef 92       	push	r14
    1c18:	ff 92       	push	r15
    1c1a:	0f 93       	push	r16
    1c1c:	1f 93       	push	r17
    1c1e:	cf 93       	push	r28
    1c20:	df 93       	push	r29
    1c22:	cd b7       	in	r28, 0x3d	; 61
    1c24:	de b7       	in	r29, 0x3e	; 62
    1c26:	c2 55       	subi	r28, 0x52	; 82
    1c28:	d1 09       	sbc	r29, r1
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	f8 94       	cli
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	cd bf       	out	0x3d, r28	; 61
    1c34:	8c 01       	movw	r16, r24
    1c36:	e6 2e       	mov	r14, r22
    1c38:	f4 2e       	mov	r15, r20
	TIMER_COUNTER1 timer1;
	m = ATMEGA128enable(); // Dependency
    1c3a:	ce 01       	movw	r24, r28
    1c3c:	01 96       	adiw	r24, 0x01	; 1
    1c3e:	71 d8       	rcall	.-3870   	; 0xd22 <ATMEGA128enable>
    1c40:	82 e5       	ldi	r24, 0x52	; 82
    1c42:	fe 01       	movw	r30, r28
    1c44:	31 96       	adiw	r30, 0x01	; 1
    1c46:	a8 e4       	ldi	r26, 0x48	; 72
    1c48:	b2 e0       	ldi	r27, 0x02	; 2
    1c4a:	01 90       	ld	r0, Z+
    1c4c:	0d 92       	st	X+, r0
    1c4e:	8a 95       	dec	r24
    1c50:	e1 f7       	brne	.-8      	; 0x1c4a <TIMER_COUNTER1enable+0x3c>

	timer1_state = 0;
    1c52:	10 92 9a 02 	sts	0x029A, r1	; 0x80029a <timer1_state>
	m.tc1.reg->tccr1a &= ~((1 << WGM11) | (1 << WGM10));
    1c56:	e8 e4       	ldi	r30, 0x48	; 72
    1c58:	f2 e0       	ldi	r31, 0x02	; 2
    1c5a:	a0 a5       	ldd	r26, Z+40	; 0x28
    1c5c:	b1 a5       	ldd	r27, Z+41	; 0x29
    1c5e:	1f 96       	adiw	r26, 0x0f	; 15
    1c60:	8c 91       	ld	r24, X
    1c62:	1f 97       	sbiw	r26, 0x0f	; 15
    1c64:	8c 7f       	andi	r24, 0xFC	; 252
    1c66:	1f 96       	adiw	r26, 0x0f	; 15
    1c68:	8c 93       	st	X, r24
	m.tc1.reg->tccr1b &= ~((1 << WGM13) | (1 << WGM12));
    1c6a:	00 a4       	ldd	r0, Z+40	; 0x28
    1c6c:	f1 a5       	ldd	r31, Z+41	; 0x29
    1c6e:	e0 2d       	mov	r30, r0
    1c70:	86 85       	ldd	r24, Z+14	; 0x0e
    1c72:	87 7e       	andi	r24, 0xE7	; 231
    1c74:	86 87       	std	Z+14, r24	; 0x0e
	switch(wavegenmode){ // TOP -- Update of OCRnX at -- TOV Flag Set on
    1c76:	8e 2d       	mov	r24, r14
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	fc 01       	movw	r30, r24
    1c7c:	31 97       	sbiw	r30, 0x01	; 1
    1c7e:	ef 30       	cpi	r30, 0x0F	; 15
    1c80:	f1 05       	cpc	r31, r1
    1c82:	08 f0       	brcs	.+2      	; 0x1c86 <TIMER_COUNTER1enable+0x78>
    1c84:	cc c0       	rjmp	.+408    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
    1c86:	e2 5a       	subi	r30, 0xA2	; 162
    1c88:	ff 4f       	sbci	r31, 0xFF	; 255
    1c8a:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0: // Normal, 0xFFFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct 8-bit, 0x00FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1c8e:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1c92:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1c96:	87 85       	ldd	r24, Z+15	; 0x0f
    1c98:	81 60       	ori	r24, 0x01	; 1
    1c9a:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1c9c:	c0 c0       	rjmp	.+384    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 2:	// PWM Phase Correct 9-bit, 0x01FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1c9e:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1ca2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1ca6:	87 85       	ldd	r24, Z+15	; 0x0f
    1ca8:	82 60       	ori	r24, 0x02	; 2
    1caa:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1cac:	b8 c0       	rjmp	.+368    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 3:	// PWM Phase Correct 10-bit, 0x03FF -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    1cae:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1cb2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1cb6:	87 85       	ldd	r24, Z+15	; 0x0f
    1cb8:	83 60       	ori	r24, 0x03	; 3
    1cba:	87 87       	std	Z+15, r24	; 0x0f
		break;
    1cbc:	b0 c0       	rjmp	.+352    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 4:	// CTC, OCRnA Immediate MAX
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1cbe:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1cc2:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1cc6:	86 85       	ldd	r24, Z+14	; 0x0e
    1cc8:	88 60       	ori	r24, 0x08	; 8
    1cca:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1ccc:	a8 c0       	rjmp	.+336    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 5:	// Fast PWM 8-bit, 0x00FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1cce:	e8 e4       	ldi	r30, 0x48	; 72
    1cd0:	f2 e0       	ldi	r31, 0x02	; 2
    1cd2:	a0 a5       	ldd	r26, Z+40	; 0x28
    1cd4:	b1 a5       	ldd	r27, Z+41	; 0x29
    1cd6:	1f 96       	adiw	r26, 0x0f	; 15
    1cd8:	8c 91       	ld	r24, X
    1cda:	1f 97       	sbiw	r26, 0x0f	; 15
    1cdc:	81 60       	ori	r24, 0x01	; 1
    1cde:	1f 96       	adiw	r26, 0x0f	; 15
    1ce0:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1ce2:	00 a4       	ldd	r0, Z+40	; 0x28
    1ce4:	f1 a5       	ldd	r31, Z+41	; 0x29
    1ce6:	e0 2d       	mov	r30, r0
    1ce8:	86 85       	ldd	r24, Z+14	; 0x0e
    1cea:	88 60       	ori	r24, 0x08	; 8
    1cec:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1cee:	97 c0       	rjmp	.+302    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 6:	// Fast PWM 9-bit, 0x01FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1cf0:	e8 e4       	ldi	r30, 0x48	; 72
    1cf2:	f2 e0       	ldi	r31, 0x02	; 2
    1cf4:	a0 a5       	ldd	r26, Z+40	; 0x28
    1cf6:	b1 a5       	ldd	r27, Z+41	; 0x29
    1cf8:	1f 96       	adiw	r26, 0x0f	; 15
    1cfa:	8c 91       	ld	r24, X
    1cfc:	1f 97       	sbiw	r26, 0x0f	; 15
    1cfe:	82 60       	ori	r24, 0x02	; 2
    1d00:	1f 96       	adiw	r26, 0x0f	; 15
    1d02:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM12);
    1d04:	00 a4       	ldd	r0, Z+40	; 0x28
    1d06:	f1 a5       	ldd	r31, Z+41	; 0x29
    1d08:	e0 2d       	mov	r30, r0
    1d0a:	86 85       	ldd	r24, Z+14	; 0x0e
    1d0c:	88 60       	ori	r24, 0x08	; 8
    1d0e:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1d10:	86 c0       	rjmp	.+268    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 7:	// Fast PWM 10-bit, 0x03FF -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    1d12:	e8 e4       	ldi	r30, 0x48	; 72
    1d14:	f2 e0       	ldi	r31, 0x02	; 2
    1d16:	a0 a5       	ldd	r26, Z+40	; 0x28
    1d18:	b1 a5       	ldd	r27, Z+41	; 0x29
    1d1a:	1f 96       	adiw	r26, 0x0f	; 15
    1d1c:	8c 91       	ld	r24, X
    1d1e:	1f 97       	sbiw	r26, 0x0f	; 15
    1d20:	83 60       	ori	r24, 0x03	; 3
    1d22:	1f 96       	adiw	r26, 0x0f	; 15
    1d24:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |=(1 << WGM12);
    1d26:	00 a4       	ldd	r0, Z+40	; 0x28
    1d28:	f1 a5       	ldd	r31, Z+41	; 0x29
    1d2a:	e0 2d       	mov	r30, r0
    1d2c:	86 85       	ldd	r24, Z+14	; 0x0e
    1d2e:	88 60       	ori	r24, 0x08	; 8
    1d30:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1d32:	75 c0       	rjmp	.+234    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 8:	// PWM Phase and Frequency Correct, ICRnA -- BOTTOM -- BOTTOM
			m.tc1.reg->tccr1b |= (1 << WGM13);
    1d34:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1d38:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1d3c:	86 85       	ldd	r24, Z+14	; 0x0e
    1d3e:	80 61       	ori	r24, 0x10	; 16
    1d40:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1d42:	6d c0       	rjmp	.+218    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 9:	// PWM Phase and Frequency Correct, OCRnA -- BOTTOM -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1d44:	e8 e4       	ldi	r30, 0x48	; 72
    1d46:	f2 e0       	ldi	r31, 0x02	; 2
    1d48:	a0 a5       	ldd	r26, Z+40	; 0x28
    1d4a:	b1 a5       	ldd	r27, Z+41	; 0x29
    1d4c:	1f 96       	adiw	r26, 0x0f	; 15
    1d4e:	8c 91       	ld	r24, X
    1d50:	1f 97       	sbiw	r26, 0x0f	; 15
    1d52:	81 60       	ori	r24, 0x01	; 1
    1d54:	1f 96       	adiw	r26, 0x0f	; 15
    1d56:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    1d58:	00 a4       	ldd	r0, Z+40	; 0x28
    1d5a:	f1 a5       	ldd	r31, Z+41	; 0x29
    1d5c:	e0 2d       	mov	r30, r0
    1d5e:	86 85       	ldd	r24, Z+14	; 0x0e
    1d60:	80 61       	ori	r24, 0x10	; 16
    1d62:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1d64:	5c c0       	rjmp	.+184    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 10: // PWM Phase Correct, ICRn -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1d66:	e8 e4       	ldi	r30, 0x48	; 72
    1d68:	f2 e0       	ldi	r31, 0x02	; 2
    1d6a:	a0 a5       	ldd	r26, Z+40	; 0x28
    1d6c:	b1 a5       	ldd	r27, Z+41	; 0x29
    1d6e:	1f 96       	adiw	r26, 0x0f	; 15
    1d70:	8c 91       	ld	r24, X
    1d72:	1f 97       	sbiw	r26, 0x0f	; 15
    1d74:	82 60       	ori	r24, 0x02	; 2
    1d76:	1f 96       	adiw	r26, 0x0f	; 15
    1d78:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    1d7a:	00 a4       	ldd	r0, Z+40	; 0x28
    1d7c:	f1 a5       	ldd	r31, Z+41	; 0x29
    1d7e:	e0 2d       	mov	r30, r0
    1d80:	86 85       	ldd	r24, Z+14	; 0x0e
    1d82:	80 61       	ori	r24, 0x10	; 16
    1d84:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1d86:	4b c0       	rjmp	.+150    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 11: // PWM Phase Correct, OCRnA -- TOP -- BOTTOM
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    1d88:	e8 e4       	ldi	r30, 0x48	; 72
    1d8a:	f2 e0       	ldi	r31, 0x02	; 2
    1d8c:	a0 a5       	ldd	r26, Z+40	; 0x28
    1d8e:	b1 a5       	ldd	r27, Z+41	; 0x29
    1d90:	1f 96       	adiw	r26, 0x0f	; 15
    1d92:	8c 91       	ld	r24, X
    1d94:	1f 97       	sbiw	r26, 0x0f	; 15
    1d96:	83 60       	ori	r24, 0x03	; 3
    1d98:	1f 96       	adiw	r26, 0x0f	; 15
    1d9a:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13);
    1d9c:	00 a4       	ldd	r0, Z+40	; 0x28
    1d9e:	f1 a5       	ldd	r31, Z+41	; 0x29
    1da0:	e0 2d       	mov	r30, r0
    1da2:	86 85       	ldd	r24, Z+14	; 0x0e
    1da4:	80 61       	ori	r24, 0x10	; 16
    1da6:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1da8:	3a c0       	rjmp	.+116    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 12: // CTC, ICRn -- Immediate -- MAX
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    1daa:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <m+0x28>
    1dae:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <m+0x29>
    1db2:	86 85       	ldd	r24, Z+14	; 0x0e
    1db4:	88 61       	ori	r24, 0x18	; 24
    1db6:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1db8:	32 c0       	rjmp	.+100    	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 13: // (Reserved), -- -- --
			m.tc1.reg->tccr1a |= (1 << WGM10);
    1dba:	e8 e4       	ldi	r30, 0x48	; 72
    1dbc:	f2 e0       	ldi	r31, 0x02	; 2
    1dbe:	a0 a5       	ldd	r26, Z+40	; 0x28
    1dc0:	b1 a5       	ldd	r27, Z+41	; 0x29
    1dc2:	1f 96       	adiw	r26, 0x0f	; 15
    1dc4:	8c 91       	ld	r24, X
    1dc6:	1f 97       	sbiw	r26, 0x0f	; 15
    1dc8:	81 60       	ori	r24, 0x01	; 1
    1dca:	1f 96       	adiw	r26, 0x0f	; 15
    1dcc:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    1dce:	00 a4       	ldd	r0, Z+40	; 0x28
    1dd0:	f1 a5       	ldd	r31, Z+41	; 0x29
    1dd2:	e0 2d       	mov	r30, r0
    1dd4:	86 85       	ldd	r24, Z+14	; 0x0e
    1dd6:	88 61       	ori	r24, 0x18	; 24
    1dd8:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1dda:	21 c0       	rjmp	.+66     	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 14: // Fast PWM, ICRn -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11);
    1ddc:	e8 e4       	ldi	r30, 0x48	; 72
    1dde:	f2 e0       	ldi	r31, 0x02	; 2
    1de0:	a0 a5       	ldd	r26, Z+40	; 0x28
    1de2:	b1 a5       	ldd	r27, Z+41	; 0x29
    1de4:	1f 96       	adiw	r26, 0x0f	; 15
    1de6:	8c 91       	ld	r24, X
    1de8:	1f 97       	sbiw	r26, 0x0f	; 15
    1dea:	82 60       	ori	r24, 0x02	; 2
    1dec:	1f 96       	adiw	r26, 0x0f	; 15
    1dee:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    1df0:	00 a4       	ldd	r0, Z+40	; 0x28
    1df2:	f1 a5       	ldd	r31, Z+41	; 0x29
    1df4:	e0 2d       	mov	r30, r0
    1df6:	86 85       	ldd	r24, Z+14	; 0x0e
    1df8:	88 61       	ori	r24, 0x18	; 24
    1dfa:	86 87       	std	Z+14, r24	; 0x0e
		break;
    1dfc:	10 c0       	rjmp	.+32     	; 0x1e1e <TIMER_COUNTER1enable+0x210>
		case 15: // Fast PWM, OCRnA -- BOTTOM -- TOP
			m.tc1.reg->tccr1a |= (1 << WGM11) | (1 << WGM10);
    1dfe:	e8 e4       	ldi	r30, 0x48	; 72
    1e00:	f2 e0       	ldi	r31, 0x02	; 2
    1e02:	a0 a5       	ldd	r26, Z+40	; 0x28
    1e04:	b1 a5       	ldd	r27, Z+41	; 0x29
    1e06:	1f 96       	adiw	r26, 0x0f	; 15
    1e08:	8c 91       	ld	r24, X
    1e0a:	1f 97       	sbiw	r26, 0x0f	; 15
    1e0c:	83 60       	ori	r24, 0x03	; 3
    1e0e:	1f 96       	adiw	r26, 0x0f	; 15
    1e10:	8c 93       	st	X, r24
			m.tc1.reg->tccr1b |= (1 << WGM13) | (1 << WGM12);
    1e12:	00 a4       	ldd	r0, Z+40	; 0x28
    1e14:	f1 a5       	ldd	r31, Z+41	; 0x29
    1e16:	e0 2d       	mov	r30, r0
    1e18:	86 85       	ldd	r24, Z+14	; 0x0e
    1e1a:	88 61       	ori	r24, 0x18	; 24
    1e1c:	86 87       	std	Z+14, r24	; 0x0e
		break;
		default:
		break;
	}
	m.tc1.reg->tccr1a &= ~((3 << COM1A0) | (3 << COM1B0) | (3 << COM1C0));
    1e1e:	e8 e4       	ldi	r30, 0x48	; 72
    1e20:	f2 e0       	ldi	r31, 0x02	; 2
    1e22:	a0 a5       	ldd	r26, Z+40	; 0x28
    1e24:	b1 a5       	ldd	r27, Z+41	; 0x29
    1e26:	1f 96       	adiw	r26, 0x0f	; 15
    1e28:	8c 91       	ld	r24, X
    1e2a:	1f 97       	sbiw	r26, 0x0f	; 15
    1e2c:	83 70       	andi	r24, 0x03	; 3
    1e2e:	1f 96       	adiw	r26, 0x0f	; 15
    1e30:	8c 93       	st	X, r24
	m.tc1.reg->timsk &= ~((1 << TICIE1) | (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1));
    1e32:	a0 a5       	ldd	r26, Z+40	; 0x28
    1e34:	b1 a5       	ldd	r27, Z+41	; 0x29
    1e36:	57 96       	adiw	r26, 0x17	; 23
    1e38:	8c 91       	ld	r24, X
    1e3a:	57 97       	sbiw	r26, 0x17	; 23
    1e3c:	83 7c       	andi	r24, 0xC3	; 195
    1e3e:	57 96       	adiw	r26, 0x17	; 23
    1e40:	8c 93       	st	X, r24
	m.tc1.reg->etimsk &= ~(1 << OCIE1C);
    1e42:	a0 a5       	ldd	r26, Z+40	; 0x28
    1e44:	b1 a5       	ldd	r27, Z+41	; 0x29
    1e46:	dd 96       	adiw	r26, 0x3d	; 61
    1e48:	8c 91       	ld	r24, X
    1e4a:	dd 97       	sbiw	r26, 0x3d	; 61
    1e4c:	8e 7f       	andi	r24, 0xFE	; 254
    1e4e:	dd 96       	adiw	r26, 0x3d	; 61
    1e50:	8c 93       	st	X, r24
    1e52:	dd 97       	sbiw	r26, 0x3d	; 61
	switch(interrupt){ // ICP1  -->  PD4
    1e54:	4f 2d       	mov	r20, r15
    1e56:	50 e0       	ldi	r21, 0x00	; 0
    1e58:	fa 01       	movw	r30, r20
    1e5a:	31 97       	sbiw	r30, 0x01	; 1
    1e5c:	ec 30       	cpi	r30, 0x0C	; 12
    1e5e:	f1 05       	cpc	r31, r1
    1e60:	08 f0       	brcs	.+2      	; 0x1e64 <TIMER_COUNTER1enable+0x256>
    1e62:	c3 c0       	rjmp	.+390    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
    1e64:	e3 59       	subi	r30, 0x93	; 147
    1e66:	ff 4f       	sbci	r31, 0xFF	; 255
    1e68:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0:
		break;
		case 1:
			m.tc1.reg->timsk |= (1 << TOIE1);
    1e6c:	57 96       	adiw	r26, 0x17	; 23
    1e6e:	8c 91       	ld	r24, X
    1e70:	57 97       	sbiw	r26, 0x17	; 23
    1e72:	84 60       	ori	r24, 0x04	; 4
    1e74:	57 96       	adiw	r26, 0x17	; 23
    1e76:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1e78:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1e7c:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1e80:	83 85       	ldd	r24, Z+11	; 0x0b
    1e82:	80 68       	ori	r24, 0x80	; 128
    1e84:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1e86:	b1 c0       	rjmp	.+354    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 2:
			m.tc1.reg->timsk |= (1 << OCIE1A);
    1e88:	57 96       	adiw	r26, 0x17	; 23
    1e8a:	8c 91       	ld	r24, X
    1e8c:	57 97       	sbiw	r26, 0x17	; 23
    1e8e:	80 61       	ori	r24, 0x10	; 16
    1e90:	57 96       	adiw	r26, 0x17	; 23
    1e92:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1e94:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1e98:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1e9c:	83 85       	ldd	r24, Z+11	; 0x0b
    1e9e:	80 68       	ori	r24, 0x80	; 128
    1ea0:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1ea2:	a3 c0       	rjmp	.+326    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 3:
			m.tc1.reg->timsk |= (1 << OCIE1B);
    1ea4:	57 96       	adiw	r26, 0x17	; 23
    1ea6:	8c 91       	ld	r24, X
    1ea8:	57 97       	sbiw	r26, 0x17	; 23
    1eaa:	88 60       	ori	r24, 0x08	; 8
    1eac:	57 96       	adiw	r26, 0x17	; 23
    1eae:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1eb0:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1eb4:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1eb8:	83 85       	ldd	r24, Z+11	; 0x0b
    1eba:	80 68       	ori	r24, 0x80	; 128
    1ebc:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1ebe:	95 c0       	rjmp	.+298    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 4:
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    1ec0:	81 60       	ori	r24, 0x01	; 1
    1ec2:	dd 96       	adiw	r26, 0x3d	; 61
    1ec4:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1ec6:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1eca:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1ece:	83 85       	ldd	r24, Z+11	; 0x0b
    1ed0:	80 68       	ori	r24, 0x80	; 128
    1ed2:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1ed4:	8a c0       	rjmp	.+276    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 5:
			m.tc1.reg->timsk |= (1 << TICIE1);
    1ed6:	57 96       	adiw	r26, 0x17	; 23
    1ed8:	8c 91       	ld	r24, X
    1eda:	57 97       	sbiw	r26, 0x17	; 23
    1edc:	80 62       	ori	r24, 0x20	; 32
    1ede:	57 96       	adiw	r26, 0x17	; 23
    1ee0:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1ee2:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1ee6:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1eea:	83 85       	ldd	r24, Z+11	; 0x0b
    1eec:	80 68       	ori	r24, 0x80	; 128
    1eee:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1ef0:	7c c0       	rjmp	.+248    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 6:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << TOIE1);
    1ef2:	57 96       	adiw	r26, 0x17	; 23
    1ef4:	8c 91       	ld	r24, X
    1ef6:	57 97       	sbiw	r26, 0x17	; 23
    1ef8:	84 61       	ori	r24, 0x14	; 20
    1efa:	57 96       	adiw	r26, 0x17	; 23
    1efc:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1efe:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1f02:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1f06:	83 85       	ldd	r24, Z+11	; 0x0b
    1f08:	80 68       	ori	r24, 0x80	; 128
    1f0a:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1f0c:	6e c0       	rjmp	.+220    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 7:
			m.tc1.reg->timsk |= (1 << OCIE1B) | (1 << TOIE1);
    1f0e:	57 96       	adiw	r26, 0x17	; 23
    1f10:	8c 91       	ld	r24, X
    1f12:	57 97       	sbiw	r26, 0x17	; 23
    1f14:	8c 60       	ori	r24, 0x0C	; 12
    1f16:	57 96       	adiw	r26, 0x17	; 23
    1f18:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1f1a:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1f1e:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1f22:	83 85       	ldd	r24, Z+11	; 0x0b
    1f24:	80 68       	ori	r24, 0x80	; 128
    1f26:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1f28:	60 c0       	rjmp	.+192    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 8:
			m.tc1.reg->timsk |= (1 << TOIE1);
    1f2a:	57 96       	adiw	r26, 0x17	; 23
    1f2c:	8c 91       	ld	r24, X
    1f2e:	57 97       	sbiw	r26, 0x17	; 23
    1f30:	84 60       	ori	r24, 0x04	; 4
    1f32:	57 96       	adiw	r26, 0x17	; 23
    1f34:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    1f36:	e8 e4       	ldi	r30, 0x48	; 72
    1f38:	f2 e0       	ldi	r31, 0x02	; 2
    1f3a:	a0 a5       	ldd	r26, Z+40	; 0x28
    1f3c:	b1 a5       	ldd	r27, Z+41	; 0x29
    1f3e:	dd 96       	adiw	r26, 0x3d	; 61
    1f40:	8c 91       	ld	r24, X
    1f42:	dd 97       	sbiw	r26, 0x3d	; 61
    1f44:	81 60       	ori	r24, 0x01	; 1
    1f46:	dd 96       	adiw	r26, 0x3d	; 61
    1f48:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1f4a:	02 84       	ldd	r0, Z+10	; 0x0a
    1f4c:	f3 85       	ldd	r31, Z+11	; 0x0b
    1f4e:	e0 2d       	mov	r30, r0
    1f50:	83 85       	ldd	r24, Z+11	; 0x0b
    1f52:	80 68       	ori	r24, 0x80	; 128
    1f54:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1f56:	49 c0       	rjmp	.+146    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 9:
			m.tc1.reg->timsk |= (1 << TICIE1) | (1 << TOIE1);
    1f58:	57 96       	adiw	r26, 0x17	; 23
    1f5a:	8c 91       	ld	r24, X
    1f5c:	57 97       	sbiw	r26, 0x17	; 23
    1f5e:	84 62       	ori	r24, 0x24	; 36
    1f60:	57 96       	adiw	r26, 0x17	; 23
    1f62:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1f64:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1f68:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1f6c:	83 85       	ldd	r24, Z+11	; 0x0b
    1f6e:	80 68       	ori	r24, 0x80	; 128
    1f70:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1f72:	3b c0       	rjmp	.+118    	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 10:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
    1f74:	57 96       	adiw	r26, 0x17	; 23
    1f76:	8c 91       	ld	r24, X
    1f78:	57 97       	sbiw	r26, 0x17	; 23
    1f7a:	8c 61       	ori	r24, 0x1C	; 28
    1f7c:	57 96       	adiw	r26, 0x17	; 23
    1f7e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1f80:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    1f84:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    1f88:	83 85       	ldd	r24, Z+11	; 0x0b
    1f8a:	80 68       	ori	r24, 0x80	; 128
    1f8c:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1f8e:	2d c0       	rjmp	.+90     	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 11:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << TOIE1);
    1f90:	57 96       	adiw	r26, 0x17	; 23
    1f92:	8c 91       	ld	r24, X
    1f94:	57 97       	sbiw	r26, 0x17	; 23
    1f96:	8c 61       	ori	r24, 0x1C	; 28
    1f98:	57 96       	adiw	r26, 0x17	; 23
    1f9a:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    1f9c:	e8 e4       	ldi	r30, 0x48	; 72
    1f9e:	f2 e0       	ldi	r31, 0x02	; 2
    1fa0:	a0 a5       	ldd	r26, Z+40	; 0x28
    1fa2:	b1 a5       	ldd	r27, Z+41	; 0x29
    1fa4:	dd 96       	adiw	r26, 0x3d	; 61
    1fa6:	8c 91       	ld	r24, X
    1fa8:	dd 97       	sbiw	r26, 0x3d	; 61
    1faa:	81 60       	ori	r24, 0x01	; 1
    1fac:	dd 96       	adiw	r26, 0x3d	; 61
    1fae:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1fb0:	02 84       	ldd	r0, Z+10	; 0x0a
    1fb2:	f3 85       	ldd	r31, Z+11	; 0x0b
    1fb4:	e0 2d       	mov	r30, r0
    1fb6:	83 85       	ldd	r24, Z+11	; 0x0b
    1fb8:	80 68       	ori	r24, 0x80	; 128
    1fba:	83 87       	std	Z+11, r24	; 0x0b
		break;
    1fbc:	16 c0       	rjmp	.+44     	; 0x1fea <TIMER_COUNTER1enable+0x3dc>
		case 12:
			m.tc1.reg->timsk |= (1 << OCIE1A) | (1 << OCIE1B);
    1fbe:	57 96       	adiw	r26, 0x17	; 23
    1fc0:	8c 91       	ld	r24, X
    1fc2:	57 97       	sbiw	r26, 0x17	; 23
    1fc4:	88 61       	ori	r24, 0x18	; 24
    1fc6:	57 96       	adiw	r26, 0x17	; 23
    1fc8:	8c 93       	st	X, r24
			m.tc1.reg->etimsk |= (1 << OCIE1C);
    1fca:	e8 e4       	ldi	r30, 0x48	; 72
    1fcc:	f2 e0       	ldi	r31, 0x02	; 2
    1fce:	a0 a5       	ldd	r26, Z+40	; 0x28
    1fd0:	b1 a5       	ldd	r27, Z+41	; 0x29
    1fd2:	dd 96       	adiw	r26, 0x3d	; 61
    1fd4:	8c 91       	ld	r24, X
    1fd6:	dd 97       	sbiw	r26, 0x3d	; 61
    1fd8:	81 60       	ori	r24, 0x01	; 1
    1fda:	dd 96       	adiw	r26, 0x3d	; 61
    1fdc:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    1fde:	02 84       	ldd	r0, Z+10	; 0x0a
    1fe0:	f3 85       	ldd	r31, Z+11	; 0x0b
    1fe2:	e0 2d       	mov	r30, r0
    1fe4:	83 85       	ldd	r24, Z+11	; 0x0b
    1fe6:	80 68       	ori	r24, 0x80	; 128
    1fe8:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc1.reg->ocr1a = m.writelhbyte(~0);
    1fea:	0f 2e       	mov	r0, r31
    1fec:	f8 e4       	ldi	r31, 0x48	; 72
    1fee:	cf 2e       	mov	r12, r31
    1ff0:	f2 e0       	ldi	r31, 0x02	; 2
    1ff2:	df 2e       	mov	r13, r31
    1ff4:	f0 2d       	mov	r31, r0
    1ff6:	d6 01       	movw	r26, r12
    1ff8:	98 96       	adiw	r26, 0x28	; 40
    1ffa:	ad 90       	ld	r10, X+
    1ffc:	bc 90       	ld	r11, X
    1ffe:	99 97       	sbiw	r26, 0x29	; 41
    2000:	0f 2e       	mov	r0, r31
    2002:	f6 e9       	ldi	r31, 0x96	; 150
    2004:	ef 2e       	mov	r14, r31
    2006:	f2 e0       	ldi	r31, 0x02	; 2
    2008:	ff 2e       	mov	r15, r31
    200a:	f0 2d       	mov	r31, r0
    200c:	d7 01       	movw	r26, r14
    200e:	ed 91       	ld	r30, X+
    2010:	fc 91       	ld	r31, X
    2012:	8f ef       	ldi	r24, 0xFF	; 255
    2014:	9f ef       	ldi	r25, 0xFF	; 255
    2016:	09 95       	icall
    2018:	f5 01       	movw	r30, r10
    201a:	93 87       	std	Z+11, r25	; 0x0b
    201c:	82 87       	std	Z+10, r24	; 0x0a
	m.tc1.reg->ocr1b = m.writelhbyte(~0);
    201e:	d6 01       	movw	r26, r12
    2020:	98 96       	adiw	r26, 0x28	; 40
    2022:	ad 90       	ld	r10, X+
    2024:	bc 90       	ld	r11, X
    2026:	99 97       	sbiw	r26, 0x29	; 41
    2028:	d7 01       	movw	r26, r14
    202a:	ed 91       	ld	r30, X+
    202c:	fc 91       	ld	r31, X
    202e:	8f ef       	ldi	r24, 0xFF	; 255
    2030:	9f ef       	ldi	r25, 0xFF	; 255
    2032:	09 95       	icall
    2034:	f5 01       	movw	r30, r10
    2036:	91 87       	std	Z+9, r25	; 0x09
    2038:	80 87       	std	Z+8, r24	; 0x08
	m.tc1.reg->ocr1c = m.writelhbyte(~0);
    203a:	d6 01       	movw	r26, r12
    203c:	98 96       	adiw	r26, 0x28	; 40
    203e:	cd 90       	ld	r12, X+
    2040:	dc 90       	ld	r13, X
    2042:	99 97       	sbiw	r26, 0x29	; 41
    2044:	d7 01       	movw	r26, r14
    2046:	ed 91       	ld	r30, X+
    2048:	fc 91       	ld	r31, X
    204a:	8f ef       	ldi	r24, 0xFF	; 255
    204c:	9f ef       	ldi	r25, 0xFF	; 255
    204e:	09 95       	icall
    2050:	f6 01       	movw	r30, r12
    2052:	91 af       	std	Z+57, r25	; 0x39
    2054:	80 af       	std	Z+56, r24	; 0x38
	timer1.compareA = TIMER_COUNTER1_compareA;
	timer1.compareB = TIMER_COUNTER1_compareB;
	timer1.compareC = TIMER_COUNTER1_compareC;
	timer1.start = TIMER_COUNTER1_start;
	timer1.stop = TIMER_COUNTER1_stop;
	return timer1;
    2056:	84 e2       	ldi	r24, 0x24	; 36
    2058:	9a e0       	ldi	r25, 0x0A	; 10
    205a:	d8 01       	movw	r26, r16
    205c:	11 96       	adiw	r26, 0x01	; 1
    205e:	9c 93       	st	X, r25
    2060:	8e 93       	st	-X, r24
    2062:	84 e6       	ldi	r24, 0x64	; 100
    2064:	9a e0       	ldi	r25, 0x0A	; 10
    2066:	13 96       	adiw	r26, 0x03	; 3
    2068:	9c 93       	st	X, r25
    206a:	8e 93       	st	-X, r24
    206c:	12 97       	sbiw	r26, 0x02	; 2
    206e:	84 ea       	ldi	r24, 0xA4	; 164
    2070:	9a e0       	ldi	r25, 0x0A	; 10
    2072:	15 96       	adiw	r26, 0x05	; 5
    2074:	9c 93       	st	X, r25
    2076:	8e 93       	st	-X, r24
    2078:	14 97       	sbiw	r26, 0x04	; 4
    207a:	84 ee       	ldi	r24, 0xE4	; 228
    207c:	9a e0       	ldi	r25, 0x0A	; 10
    207e:	17 96       	adiw	r26, 0x07	; 7
    2080:	9c 93       	st	X, r25
    2082:	8e 93       	st	-X, r24
    2084:	16 97       	sbiw	r26, 0x06	; 6
    2086:	84 ef       	ldi	r24, 0xF4	; 244
    2088:	9a e0       	ldi	r25, 0x0A	; 10
    208a:	19 96       	adiw	r26, 0x09	; 9
    208c:	9c 93       	st	X, r25
    208e:	8e 93       	st	-X, r24
    2090:	18 97       	sbiw	r26, 0x08	; 8
    2092:	84 e0       	ldi	r24, 0x04	; 4
    2094:	9b e0       	ldi	r25, 0x0B	; 11
    2096:	1b 96       	adiw	r26, 0x0b	; 11
    2098:	9c 93       	st	X, r25
    209a:	8e 93       	st	-X, r24
    209c:	1a 97       	sbiw	r26, 0x0a	; 10
    209e:	8c eb       	ldi	r24, 0xBC	; 188
    20a0:	99 e0       	ldi	r25, 0x09	; 9
    20a2:	1d 96       	adiw	r26, 0x0d	; 13
    20a4:	9c 93       	st	X, r25
    20a6:	8e 93       	st	-X, r24
    20a8:	1c 97       	sbiw	r26, 0x0c	; 12
    20aa:	84 e1       	ldi	r24, 0x14	; 20
    20ac:	9b e0       	ldi	r25, 0x0B	; 11
    20ae:	1f 96       	adiw	r26, 0x0f	; 15
    20b0:	9c 93       	st	X, r25
    20b2:	8e 93       	st	-X, r24
    20b4:	1e 97       	sbiw	r26, 0x0e	; 14
}
    20b6:	c8 01       	movw	r24, r16
    20b8:	ce 5a       	subi	r28, 0xAE	; 174
    20ba:	df 4f       	sbci	r29, 0xFF	; 255
    20bc:	0f b6       	in	r0, 0x3f	; 63
    20be:	f8 94       	cli
    20c0:	de bf       	out	0x3e, r29	; 62
    20c2:	0f be       	out	0x3f, r0	; 63
    20c4:	cd bf       	out	0x3d, r28	; 61
    20c6:	df 91       	pop	r29
    20c8:	cf 91       	pop	r28
    20ca:	1f 91       	pop	r17
    20cc:	0f 91       	pop	r16
    20ce:	ff 90       	pop	r15
    20d0:	ef 90       	pop	r14
    20d2:	df 90       	pop	r13
    20d4:	cf 90       	pop	r12
    20d6:	bf 90       	pop	r11
    20d8:	af 90       	pop	r10
    20da:	08 95       	ret

000020dc <TIMER_COUNTER2enable>:

TIMER_COUNTER2 TIMER_COUNTER2enable(unsigned char wavegenmode, unsigned char interrupt)
// PARAMETER SETTING
// wavegen mode: Normal; PWM phase correct; Fast PWM; default-Normasl;
// interrupt: off; overflow; output compare; both; default - non.
{
    20dc:	ef 92       	push	r14
    20de:	ff 92       	push	r15
    20e0:	0f 93       	push	r16
    20e2:	1f 93       	push	r17
    20e4:	cf 93       	push	r28
    20e6:	df 93       	push	r29
    20e8:	cd b7       	in	r28, 0x3d	; 61
    20ea:	de b7       	in	r29, 0x3e	; 62
    20ec:	c2 55       	subi	r28, 0x52	; 82
    20ee:	d1 09       	sbc	r29, r1
    20f0:	0f b6       	in	r0, 0x3f	; 63
    20f2:	f8 94       	cli
    20f4:	de bf       	out	0x3e, r29	; 62
    20f6:	0f be       	out	0x3f, r0	; 63
    20f8:	cd bf       	out	0x3d, r28	; 61
    20fa:	8c 01       	movw	r16, r24
    20fc:	e6 2e       	mov	r14, r22
    20fe:	f4 2e       	mov	r15, r20
	TIMER_COUNTER2 timer2;
	m = ATMEGA128enable(); // Dependency
    2100:	ce 01       	movw	r24, r28
    2102:	01 96       	adiw	r24, 0x01	; 1
    2104:	0e 94 91 06 	call	0xd22	; 0xd22 <ATMEGA128enable>
    2108:	82 e5       	ldi	r24, 0x52	; 82
    210a:	fe 01       	movw	r30, r28
    210c:	31 96       	adiw	r30, 0x01	; 1
    210e:	a8 e4       	ldi	r26, 0x48	; 72
    2110:	b2 e0       	ldi	r27, 0x02	; 2
    2112:	01 90       	ld	r0, Z+
    2114:	0d 92       	st	X+, r0
    2116:	8a 95       	dec	r24
    2118:	e1 f7       	brne	.-8      	; 0x2112 <TIMER_COUNTER2enable+0x36>
	
	timer2_state = 0;
    211a:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <timer2_state>
	m.tc2.reg->tccr2 &= ~((1 << WGM20) | (1 << WGM21));
    211e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2122:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2126:	82 81       	ldd	r24, Z+2	; 0x02
    2128:	87 7b       	andi	r24, 0xB7	; 183
    212a:	82 83       	std	Z+2, r24	; 0x02
	switch(wavegenmode){ // TOP -- Update of OCR2 at -- TOV0 Flag Set on
    212c:	82 e0       	ldi	r24, 0x02	; 2
    212e:	e8 16       	cp	r14, r24
    2130:	71 f0       	breq	.+28     	; 0x214e <TIMER_COUNTER2enable+0x72>
    2132:	e3 e0       	ldi	r30, 0x03	; 3
    2134:	ee 16       	cp	r14, r30
    2136:	99 f0       	breq	.+38     	; 0x215e <TIMER_COUNTER2enable+0x82>
    2138:	f1 e0       	ldi	r31, 0x01	; 1
    213a:	ef 12       	cpse	r14, r31
    213c:	17 c0       	rjmp	.+46     	; 0x216c <TIMER_COUNTER2enable+0x90>
		case 0: // Normal, 0xFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct, 0xFF -- TOP -- BOTTOM
			m.tc2.reg->tccr2 |= (1 << WGM20);
    213e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2142:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2146:	82 81       	ldd	r24, Z+2	; 0x02
    2148:	80 64       	ori	r24, 0x40	; 64
    214a:	82 83       	std	Z+2, r24	; 0x02
		break;
    214c:	0f c0       	rjmp	.+30     	; 0x216c <TIMER_COUNTER2enable+0x90>
		case 2: // CTC, OCR2 -- Immediate -- MAX
			m.tc2.reg->tccr2 |= (1 << WGM21);
    214e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2152:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2156:	82 81       	ldd	r24, Z+2	; 0x02
    2158:	88 60       	ori	r24, 0x08	; 8
    215a:	82 83       	std	Z+2, r24	; 0x02
		break;
    215c:	07 c0       	rjmp	.+14     	; 0x216c <TIMER_COUNTER2enable+0x90>
		case 3: // Fast PWM, 0xFF -- BOTTOM -- MAX
			m.tc2.reg->tccr2 |= (1 << WGM20) | (1 << WGM21);
    215e:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2162:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2166:	82 81       	ldd	r24, Z+2	; 0x02
    2168:	88 64       	ori	r24, 0x48	; 72
    216a:	82 83       	std	Z+2, r24	; 0x02
		break;
		default:
		break;
	}
	m.tc2.reg->timsk &= ~((1 << TOIE2) | (1 << OCIE2));
    216c:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2170:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2174:	84 89       	ldd	r24, Z+20	; 0x14
    2176:	8f 73       	andi	r24, 0x3F	; 63
    2178:	84 8b       	std	Z+20, r24	; 0x14
	switch(interrupt){
    217a:	82 e0       	ldi	r24, 0x02	; 2
    217c:	f8 16       	cp	r15, r24
    217e:	b9 f0       	breq	.+46     	; 0x21ae <TIMER_COUNTER2enable+0xd2>
    2180:	e3 e0       	ldi	r30, 0x03	; 3
    2182:	fe 16       	cp	r15, r30
    2184:	29 f1       	breq	.+74     	; 0x21d0 <TIMER_COUNTER2enable+0xf4>
    2186:	f1 e0       	ldi	r31, 0x01	; 1
    2188:	ff 12       	cpse	r15, r31
    218a:	3a c0       	rjmp	.+116    	; 0x2200 <TIMER_COUNTER2enable+0x124>
		case 0: 
		break;
		case 1:
			m.tc2.reg->timsk |= (1 << TOIE2);
    218c:	e8 e4       	ldi	r30, 0x48	; 72
    218e:	f2 e0       	ldi	r31, 0x02	; 2
    2190:	a0 a9       	ldd	r26, Z+48	; 0x30
    2192:	b1 a9       	ldd	r27, Z+49	; 0x31
    2194:	54 96       	adiw	r26, 0x14	; 20
    2196:	8c 91       	ld	r24, X
    2198:	54 97       	sbiw	r26, 0x14	; 20
    219a:	80 64       	ori	r24, 0x40	; 64
    219c:	54 96       	adiw	r26, 0x14	; 20
    219e:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21a0:	02 84       	ldd	r0, Z+10	; 0x0a
    21a2:	f3 85       	ldd	r31, Z+11	; 0x0b
    21a4:	e0 2d       	mov	r30, r0
    21a6:	83 85       	ldd	r24, Z+11	; 0x0b
    21a8:	80 68       	ori	r24, 0x80	; 128
    21aa:	83 87       	std	Z+11, r24	; 0x0b
		break;
    21ac:	29 c0       	rjmp	.+82     	; 0x2200 <TIMER_COUNTER2enable+0x124>
		case 2:
			m.tc2.reg->timsk |= (1 << OCIE2);
    21ae:	e8 e4       	ldi	r30, 0x48	; 72
    21b0:	f2 e0       	ldi	r31, 0x02	; 2
    21b2:	a0 a9       	ldd	r26, Z+48	; 0x30
    21b4:	b1 a9       	ldd	r27, Z+49	; 0x31
    21b6:	54 96       	adiw	r26, 0x14	; 20
    21b8:	8c 91       	ld	r24, X
    21ba:	54 97       	sbiw	r26, 0x14	; 20
    21bc:	80 68       	ori	r24, 0x80	; 128
    21be:	54 96       	adiw	r26, 0x14	; 20
    21c0:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21c2:	02 84       	ldd	r0, Z+10	; 0x0a
    21c4:	f3 85       	ldd	r31, Z+11	; 0x0b
    21c6:	e0 2d       	mov	r30, r0
    21c8:	83 85       	ldd	r24, Z+11	; 0x0b
    21ca:	80 68       	ori	r24, 0x80	; 128
    21cc:	83 87       	std	Z+11, r24	; 0x0b
		break;
    21ce:	18 c0       	rjmp	.+48     	; 0x2200 <TIMER_COUNTER2enable+0x124>
		case 3:
			m.tc2.reg->timsk |= (1 << TOIE2);
    21d0:	e8 e4       	ldi	r30, 0x48	; 72
    21d2:	f2 e0       	ldi	r31, 0x02	; 2
    21d4:	a0 a9       	ldd	r26, Z+48	; 0x30
    21d6:	b1 a9       	ldd	r27, Z+49	; 0x31
    21d8:	54 96       	adiw	r26, 0x14	; 20
    21da:	8c 91       	ld	r24, X
    21dc:	54 97       	sbiw	r26, 0x14	; 20
    21de:	80 64       	ori	r24, 0x40	; 64
    21e0:	54 96       	adiw	r26, 0x14	; 20
    21e2:	8c 93       	st	X, r24
			m.tc2.reg->timsk |= (1 << OCIE2);
    21e4:	a0 a9       	ldd	r26, Z+48	; 0x30
    21e6:	b1 a9       	ldd	r27, Z+49	; 0x31
    21e8:	54 96       	adiw	r26, 0x14	; 20
    21ea:	8c 91       	ld	r24, X
    21ec:	54 97       	sbiw	r26, 0x14	; 20
    21ee:	80 68       	ori	r24, 0x80	; 128
    21f0:	54 96       	adiw	r26, 0x14	; 20
    21f2:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    21f4:	02 84       	ldd	r0, Z+10	; 0x0a
    21f6:	f3 85       	ldd	r31, Z+11	; 0x0b
    21f8:	e0 2d       	mov	r30, r0
    21fa:	83 85       	ldd	r24, Z+11	; 0x0b
    21fc:	80 68       	ori	r24, 0x80	; 128
    21fe:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc2.reg->ocr2 = ~0;
    2200:	e0 91 78 02 	lds	r30, 0x0278	; 0x800278 <m+0x30>
    2204:	f0 91 79 02 	lds	r31, 0x0279	; 0x800279 <m+0x31>
    2208:	8f ef       	ldi	r24, 0xFF	; 255
    220a:	80 83       	st	Z, r24
	
	timer2.compoutmode = TIMER_COUNTER2_compoutmode;
	timer2.compare = TIMER_COUNTER2_compare;
	timer2.start = TIMER_COUNTER2_start;
	timer2.stop = TIMER_COUNTER2_stop;
	return timer2;
    220c:	87 e8       	ldi	r24, 0x87	; 135
    220e:	9b e0       	ldi	r25, 0x0B	; 11
    2210:	f8 01       	movw	r30, r16
    2212:	91 83       	std	Z+1, r25	; 0x01
    2214:	80 83       	st	Z, r24
    2216:	87 ec       	ldi	r24, 0xC7	; 199
    2218:	9b e0       	ldi	r25, 0x0B	; 11
    221a:	97 83       	std	Z+7, r25	; 0x07
    221c:	86 83       	std	Z+6, r24	; 0x06
    221e:	8f e1       	ldi	r24, 0x1F	; 31
    2220:	9b e0       	ldi	r25, 0x0B	; 11
    2222:	95 87       	std	Z+13, r25	; 0x0d
    2224:	84 87       	std	Z+12, r24	; 0x0c
    2226:	8d ec       	ldi	r24, 0xCD	; 205
    2228:	9b e0       	ldi	r25, 0x0B	; 11
    222a:	97 87       	std	Z+15, r25	; 0x0f
    222c:	86 87       	std	Z+14, r24	; 0x0e
}
    222e:	c8 01       	movw	r24, r16
    2230:	ce 5a       	subi	r28, 0xAE	; 174
    2232:	df 4f       	sbci	r29, 0xFF	; 255
    2234:	0f b6       	in	r0, 0x3f	; 63
    2236:	f8 94       	cli
    2238:	de bf       	out	0x3e, r29	; 62
    223a:	0f be       	out	0x3f, r0	; 63
    223c:	cd bf       	out	0x3d, r28	; 61
    223e:	df 91       	pop	r29
    2240:	cf 91       	pop	r28
    2242:	1f 91       	pop	r17
    2244:	0f 91       	pop	r16
    2246:	ff 90       	pop	r15
    2248:	ef 90       	pop	r14
    224a:	08 95       	ret

0000224c <TIMER_COUNTER3enable>:
// wavegen mode: Normal; PWM, Phase Correct, 8-bit; PWM, Phase Correct, 9-bit; PWM, Phase Correct, 10-bit;
// CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
// PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
// interrupt: off; overflow; output compare; both; default - non.
// for more information read data sheet.
{
    224c:	af 92       	push	r10
    224e:	bf 92       	push	r11
    2250:	cf 92       	push	r12
    2252:	df 92       	push	r13
    2254:	ef 92       	push	r14
    2256:	ff 92       	push	r15
    2258:	0f 93       	push	r16
    225a:	1f 93       	push	r17
    225c:	cf 93       	push	r28
    225e:	df 93       	push	r29
    2260:	cd b7       	in	r28, 0x3d	; 61
    2262:	de b7       	in	r29, 0x3e	; 62
    2264:	c2 55       	subi	r28, 0x52	; 82
    2266:	d1 09       	sbc	r29, r1
    2268:	0f b6       	in	r0, 0x3f	; 63
    226a:	f8 94       	cli
    226c:	de bf       	out	0x3e, r29	; 62
    226e:	0f be       	out	0x3f, r0	; 63
    2270:	cd bf       	out	0x3d, r28	; 61
    2272:	8c 01       	movw	r16, r24
    2274:	e6 2e       	mov	r14, r22
    2276:	f4 2e       	mov	r15, r20
	TIMER_COUNTER3 timer3;
	m = ATMEGA128enable(); // Dependency
    2278:	ce 01       	movw	r24, r28
    227a:	01 96       	adiw	r24, 0x01	; 1
    227c:	0e 94 91 06 	call	0xd22	; 0xd22 <ATMEGA128enable>
    2280:	82 e5       	ldi	r24, 0x52	; 82
    2282:	fe 01       	movw	r30, r28
    2284:	31 96       	adiw	r30, 0x01	; 1
    2286:	a8 e4       	ldi	r26, 0x48	; 72
    2288:	b2 e0       	ldi	r27, 0x02	; 2
    228a:	01 90       	ld	r0, Z+
    228c:	0d 92       	st	X+, r0
    228e:	8a 95       	dec	r24
    2290:	e1 f7       	brne	.-8      	; 0x228a <TIMER_COUNTER3enable+0x3e>
	
	timer3_state = 0;
    2292:	10 92 9b 02 	sts	0x029B, r1	; 0x80029b <timer3_state>
	m.tc3.reg->tccr3a &= ~((1 << WGM31) | (1 << WGM30));
    2296:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <m+0x2c>
    229a:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <m+0x2d>
    229e:	f9 01       	movw	r30, r18
    22a0:	e5 5b       	subi	r30, 0xB5	; 181
    22a2:	ff 4f       	sbci	r31, 0xFF	; 255
    22a4:	50 81       	ld	r21, Z
    22a6:	5c 7f       	andi	r21, 0xFC	; 252
    22a8:	50 83       	st	Z, r21
	m.tc3.reg->tccr3b &= ~((1 << WGM33) | (1 << WGM32));
    22aa:	31 97       	sbiw	r30, 0x01	; 1
    22ac:	40 81       	ld	r20, Z
    22ae:	47 7e       	andi	r20, 0xE7	; 231
    22b0:	40 83       	st	Z, r20
	switch(wavegenmode){ // TOP -- Update of OCRnX -- TOV Flag Set on
    22b2:	8e 2d       	mov	r24, r14
    22b4:	90 e0       	ldi	r25, 0x00	; 0
    22b6:	fc 01       	movw	r30, r24
    22b8:	31 97       	sbiw	r30, 0x01	; 1
    22ba:	ef 30       	cpi	r30, 0x0F	; 15
    22bc:	f1 05       	cpc	r31, r1
    22be:	08 f0       	brcs	.+2      	; 0x22c2 <TIMER_COUNTER3enable+0x76>
    22c0:	78 c0       	rjmp	.+240    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
    22c2:	e7 58       	subi	r30, 0x87	; 135
    22c4:	ff 4f       	sbci	r31, 0xFF	; 255
    22c6:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		case 0: // Normal, 0xFFFF -- Immediate -- MAX
		break;
		case 1: // PWM Phase Correct 8-bit, 0x00FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM30);
    22ca:	f9 01       	movw	r30, r18
    22cc:	e5 5b       	subi	r30, 0xB5	; 181
    22ce:	ff 4f       	sbci	r31, 0xFF	; 255
    22d0:	51 60       	ori	r21, 0x01	; 1
    22d2:	50 83       	st	Z, r21
		break;
    22d4:	6e c0       	rjmp	.+220    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 2:	// PWM Phase Correct 9-bit, 0x01FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31);
    22d6:	f9 01       	movw	r30, r18
    22d8:	e5 5b       	subi	r30, 0xB5	; 181
    22da:	ff 4f       	sbci	r31, 0xFF	; 255
    22dc:	52 60       	ori	r21, 0x02	; 2
    22de:	50 83       	st	Z, r21
		break;
    22e0:	68 c0       	rjmp	.+208    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 3:	// PWM Phase Correct 10-bit, 0x03FF -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    22e2:	f9 01       	movw	r30, r18
    22e4:	e5 5b       	subi	r30, 0xB5	; 181
    22e6:	ff 4f       	sbci	r31, 0xFF	; 255
    22e8:	53 60       	ori	r21, 0x03	; 3
    22ea:	50 83       	st	Z, r21
		break;
    22ec:	62 c0       	rjmp	.+196    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 4:	// CTC, OCRnA Immediate MAX
			m.tc3.reg->tccr3b |= (1 << WGM32);
    22ee:	f9 01       	movw	r30, r18
    22f0:	e6 5b       	subi	r30, 0xB6	; 182
    22f2:	ff 4f       	sbci	r31, 0xFF	; 255
    22f4:	48 60       	ori	r20, 0x08	; 8
    22f6:	40 83       	st	Z, r20
		break;
    22f8:	5c c0       	rjmp	.+184    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 5:	// Fast PWM 8-bit, 0x00FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |=(1 << WGM30);
    22fa:	f9 01       	movw	r30, r18
    22fc:	e5 5b       	subi	r30, 0xB5	; 181
    22fe:	ff 4f       	sbci	r31, 0xFF	; 255
    2300:	51 60       	ori	r21, 0x01	; 1
    2302:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    2304:	31 97       	sbiw	r30, 0x01	; 1
    2306:	48 60       	ori	r20, 0x08	; 8
    2308:	40 83       	st	Z, r20
		break;
    230a:	53 c0       	rjmp	.+166    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 6:	// Fast PWM 9-bit, 0x01FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31);
    230c:	f9 01       	movw	r30, r18
    230e:	e5 5b       	subi	r30, 0xB5	; 181
    2310:	ff 4f       	sbci	r31, 0xFF	; 255
    2312:	52 60       	ori	r21, 0x02	; 2
    2314:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    2316:	31 97       	sbiw	r30, 0x01	; 1
    2318:	48 60       	ori	r20, 0x08	; 8
    231a:	40 83       	st	Z, r20
		break;
    231c:	4a c0       	rjmp	.+148    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 7:	// Fast PWM 10-bit, 0x03FF -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |=(1 << WGM31) | (1 << WGM30);
    231e:	f9 01       	movw	r30, r18
    2320:	e5 5b       	subi	r30, 0xB5	; 181
    2322:	ff 4f       	sbci	r31, 0xFF	; 255
    2324:	53 60       	ori	r21, 0x03	; 3
    2326:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM32);
    2328:	31 97       	sbiw	r30, 0x01	; 1
    232a:	48 60       	ori	r20, 0x08	; 8
    232c:	40 83       	st	Z, r20
		break;
    232e:	41 c0       	rjmp	.+130    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 8:	// PWM Phase and Frequency Correct, ICRnA -- BOTTOM -- BOTTOM
			m.tc3.reg->tccr3b |= (1 << WGM33);
    2330:	f9 01       	movw	r30, r18
    2332:	e6 5b       	subi	r30, 0xB6	; 182
    2334:	ff 4f       	sbci	r31, 0xFF	; 255
    2336:	40 61       	ori	r20, 0x10	; 16
    2338:	40 83       	st	Z, r20
		break;
    233a:	3b c0       	rjmp	.+118    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 9:	// PWM Phase and Frequency Correct, OCRnA -- BOTTOM -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM30);
    233c:	f9 01       	movw	r30, r18
    233e:	e5 5b       	subi	r30, 0xB5	; 181
    2340:	ff 4f       	sbci	r31, 0xFF	; 255
    2342:	51 60       	ori	r21, 0x01	; 1
    2344:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    2346:	31 97       	sbiw	r30, 0x01	; 1
    2348:	40 61       	ori	r20, 0x10	; 16
    234a:	40 83       	st	Z, r20
		break;
    234c:	32 c0       	rjmp	.+100    	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 10: // PWM Phase Correct, ICRn -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |=(1 << WGM31);
    234e:	f9 01       	movw	r30, r18
    2350:	e5 5b       	subi	r30, 0xB5	; 181
    2352:	ff 4f       	sbci	r31, 0xFF	; 255
    2354:	52 60       	ori	r21, 0x02	; 2
    2356:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    2358:	31 97       	sbiw	r30, 0x01	; 1
    235a:	40 61       	ori	r20, 0x10	; 16
    235c:	40 83       	st	Z, r20
		break;
    235e:	29 c0       	rjmp	.+82     	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 11: // PWM Phase Correct, OCRnA -- TOP -- BOTTOM
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    2360:	f9 01       	movw	r30, r18
    2362:	e5 5b       	subi	r30, 0xB5	; 181
    2364:	ff 4f       	sbci	r31, 0xFF	; 255
    2366:	53 60       	ori	r21, 0x03	; 3
    2368:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33);
    236a:	31 97       	sbiw	r30, 0x01	; 1
    236c:	40 61       	ori	r20, 0x10	; 16
    236e:	40 83       	st	Z, r20
		break;
    2370:	20 c0       	rjmp	.+64     	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 12: // CTC, ICRn -- Immediate -- MAX
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    2372:	f9 01       	movw	r30, r18
    2374:	e6 5b       	subi	r30, 0xB6	; 182
    2376:	ff 4f       	sbci	r31, 0xFF	; 255
    2378:	48 61       	ori	r20, 0x18	; 24
    237a:	40 83       	st	Z, r20
		break;
    237c:	1a c0       	rjmp	.+52     	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 13: // (Reserved), -- -- --
			m.tc3.reg->tccr3a |= (1 << WGM30);
    237e:	f9 01       	movw	r30, r18
    2380:	e5 5b       	subi	r30, 0xB5	; 181
    2382:	ff 4f       	sbci	r31, 0xFF	; 255
    2384:	51 60       	ori	r21, 0x01	; 1
    2386:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    2388:	31 97       	sbiw	r30, 0x01	; 1
    238a:	48 61       	ori	r20, 0x18	; 24
    238c:	40 83       	st	Z, r20
		break;
    238e:	11 c0       	rjmp	.+34     	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 14: // Fast PWM, ICRn -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31);
    2390:	f9 01       	movw	r30, r18
    2392:	e5 5b       	subi	r30, 0xB5	; 181
    2394:	ff 4f       	sbci	r31, 0xFF	; 255
    2396:	52 60       	ori	r21, 0x02	; 2
    2398:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    239a:	31 97       	sbiw	r30, 0x01	; 1
    239c:	48 61       	ori	r20, 0x18	; 24
    239e:	40 83       	st	Z, r20
		break;
    23a0:	08 c0       	rjmp	.+16     	; 0x23b2 <TIMER_COUNTER3enable+0x166>
		case 15: // Fast PWM, OCRnA -- BOTTOM -- TOP
			m.tc3.reg->tccr3a |= (1 << WGM31) | (1 << WGM30);
    23a2:	f9 01       	movw	r30, r18
    23a4:	e5 5b       	subi	r30, 0xB5	; 181
    23a6:	ff 4f       	sbci	r31, 0xFF	; 255
    23a8:	53 60       	ori	r21, 0x03	; 3
    23aa:	50 83       	st	Z, r21
			m.tc3.reg->tccr3b |= (1 << WGM33) | (1 << WGM32);
    23ac:	31 97       	sbiw	r30, 0x01	; 1
    23ae:	48 61       	ori	r20, 0x18	; 24
    23b0:	40 83       	st	Z, r20
		break;
		default:
		break;
	}
	m.tc3.reg->tccr3a &= ~((3 << COM3A0) | (3 << COM3B0)| (3 << COM3C0));
    23b2:	f9 01       	movw	r30, r18
    23b4:	e5 5b       	subi	r30, 0xB5	; 181
    23b6:	ff 4f       	sbci	r31, 0xFF	; 255
    23b8:	80 81       	ld	r24, Z
    23ba:	83 70       	andi	r24, 0x03	; 3
    23bc:	80 83       	st	Z, r24
	m.tc3.reg->etimsk &= ~((1 << TICIE3) | (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C));
    23be:	d9 01       	movw	r26, r18
    23c0:	dd 96       	adiw	r26, 0x3d	; 61
    23c2:	8c 91       	ld	r24, X
    23c4:	81 7c       	andi	r24, 0xC1	; 193
	switch(interrupt){ // ICP3  -->  PE7
    23c6:	4f 2d       	mov	r20, r15
    23c8:	50 e0       	ldi	r21, 0x00	; 0
    23ca:	fa 01       	movw	r30, r20
    23cc:	31 97       	sbiw	r30, 0x01	; 1
    23ce:	ec 30       	cpi	r30, 0x0C	; 12
    23d0:	f1 05       	cpc	r31, r1
    23d2:	20 f4       	brcc	.+8      	; 0x23dc <TIMER_COUNTER3enable+0x190>
    23d4:	e8 57       	subi	r30, 0x78	; 120
    23d6:	ff 4f       	sbci	r31, 0xFF	; 255
    23d8:	0c 94 f4 2d 	jmp	0x5be8	; 0x5be8 <__tablejump2__>
		break;
		default:
		break;
	}
	m.tc3.reg->tccr3a &= ~((3 << COM3A0) | (3 << COM3B0)| (3 << COM3C0));
	m.tc3.reg->etimsk &= ~((1 << TICIE3) | (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C));
    23dc:	f9 01       	movw	r30, r18
    23de:	85 af       	std	Z+61, r24	; 0x3d
    23e0:	89 c0       	rjmp	.+274    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
	switch(interrupt){ // ICP3  -->  PE7
		case 0:
		break;
		case 1:
			m.tc3.reg->etimsk |= (1 << TOIE3);
    23e2:	84 60       	ori	r24, 0x04	; 4
    23e4:	d9 01       	movw	r26, r18
    23e6:	dd 96       	adiw	r26, 0x3d	; 61
    23e8:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    23ea:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    23ee:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    23f2:	83 85       	ldd	r24, Z+11	; 0x0b
    23f4:	80 68       	ori	r24, 0x80	; 128
    23f6:	83 87       	std	Z+11, r24	; 0x0b
		break;
    23f8:	7d c0       	rjmp	.+250    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 2:
			m.tc3.reg->etimsk |= (1 << OCIE3A);
    23fa:	80 61       	ori	r24, 0x10	; 16
    23fc:	f9 01       	movw	r30, r18
    23fe:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2400:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2404:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2408:	83 85       	ldd	r24, Z+11	; 0x0b
    240a:	80 68       	ori	r24, 0x80	; 128
    240c:	83 87       	std	Z+11, r24	; 0x0b
		break;
    240e:	72 c0       	rjmp	.+228    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 3:
			m.tc3.reg->etimsk |= (1 << OCIE3B);
    2410:	88 60       	ori	r24, 0x08	; 8
    2412:	d9 01       	movw	r26, r18
    2414:	dd 96       	adiw	r26, 0x3d	; 61
    2416:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2418:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    241c:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2420:	83 85       	ldd	r24, Z+11	; 0x0b
    2422:	80 68       	ori	r24, 0x80	; 128
    2424:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2426:	66 c0       	rjmp	.+204    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 4:
			m.tc3.reg->etimsk |= (1 << OCIE3C);
    2428:	82 60       	ori	r24, 0x02	; 2
    242a:	f9 01       	movw	r30, r18
    242c:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    242e:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2432:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2436:	83 85       	ldd	r24, Z+11	; 0x0b
    2438:	80 68       	ori	r24, 0x80	; 128
    243a:	83 87       	std	Z+11, r24	; 0x0b
		break;
    243c:	5b c0       	rjmp	.+182    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 5:
			m.tc3.reg->etimsk |= (1 << TICIE3);
    243e:	80 62       	ori	r24, 0x20	; 32
    2440:	d9 01       	movw	r26, r18
    2442:	dd 96       	adiw	r26, 0x3d	; 61
    2444:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2446:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    244a:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    244e:	83 85       	ldd	r24, Z+11	; 0x0b
    2450:	80 68       	ori	r24, 0x80	; 128
    2452:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2454:	4f c0       	rjmp	.+158    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 6:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << TOIE3);
    2456:	84 61       	ori	r24, 0x14	; 20
    2458:	f9 01       	movw	r30, r18
    245a:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    245c:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2460:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2464:	83 85       	ldd	r24, Z+11	; 0x0b
    2466:	80 68       	ori	r24, 0x80	; 128
    2468:	83 87       	std	Z+11, r24	; 0x0b
		break;
    246a:	44 c0       	rjmp	.+136    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 7:
			m.tc3.reg->etimsk |= (1 << OCIE3B) | (1 << TOIE3);
    246c:	8c 60       	ori	r24, 0x0C	; 12
    246e:	d9 01       	movw	r26, r18
    2470:	dd 96       	adiw	r26, 0x3d	; 61
    2472:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    2474:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2478:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    247c:	83 85       	ldd	r24, Z+11	; 0x0b
    247e:	80 68       	ori	r24, 0x80	; 128
    2480:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2482:	38 c0       	rjmp	.+112    	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 8:
			m.tc3.reg->etimsk |= (1 << TOIE3) | (1 << OCIE3C);
    2484:	86 60       	ori	r24, 0x06	; 6
    2486:	f9 01       	movw	r30, r18
    2488:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    248a:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    248e:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2492:	83 85       	ldd	r24, Z+11	; 0x0b
    2494:	80 68       	ori	r24, 0x80	; 128
    2496:	83 87       	std	Z+11, r24	; 0x0b
		break;
    2498:	2d c0       	rjmp	.+90     	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 9:
			m.tc3.reg->etimsk |= (1 << TICIE3) | (1 << TOIE3);
    249a:	84 62       	ori	r24, 0x24	; 36
    249c:	d9 01       	movw	r26, r18
    249e:	dd 96       	adiw	r26, 0x3d	; 61
    24a0:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24a2:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    24a6:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    24aa:	83 85       	ldd	r24, Z+11	; 0x0b
    24ac:	80 68       	ori	r24, 0x80	; 128
    24ae:	83 87       	std	Z+11, r24	; 0x0b
		break;
    24b0:	21 c0       	rjmp	.+66     	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 10:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3);
    24b2:	8c 61       	ori	r24, 0x1C	; 28
    24b4:	f9 01       	movw	r30, r18
    24b6:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24b8:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    24bc:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    24c0:	83 85       	ldd	r24, Z+11	; 0x0b
    24c2:	80 68       	ori	r24, 0x80	; 128
    24c4:	83 87       	std	Z+11, r24	; 0x0b
		break;
    24c6:	16 c0       	rjmp	.+44     	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 11:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << TOIE3) | (1 << OCIE3C);
    24c8:	8e 61       	ori	r24, 0x1E	; 30
    24ca:	d9 01       	movw	r26, r18
    24cc:	dd 96       	adiw	r26, 0x3d	; 61
    24ce:	8c 93       	st	X, r24
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24d0:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    24d4:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    24d8:	83 85       	ldd	r24, Z+11	; 0x0b
    24da:	80 68       	ori	r24, 0x80	; 128
    24dc:	83 87       	std	Z+11, r24	; 0x0b
		break;
    24de:	0a c0       	rjmp	.+20     	; 0x24f4 <TIMER_COUNTER3enable+0x2a8>
		case 12:
			m.tc3.reg->etimsk |= (1 << OCIE3A) | (1 << OCIE3B) | (1 << OCIE3C);
    24e0:	8a 61       	ori	r24, 0x1A	; 26
    24e2:	f9 01       	movw	r30, r18
    24e4:	85 af       	std	Z+61, r24	; 0x3d
			m.cpu.reg->sreg |= 1 << GLOBAL_INTERRUPT_ENABLE;
    24e6:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    24ea:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    24ee:	83 85       	ldd	r24, Z+11	; 0x0b
    24f0:	80 68       	ori	r24, 0x80	; 128
    24f2:	83 87       	std	Z+11, r24	; 0x0b
		break;
		default:
		break;
	}
	m.tc3.reg->ocr3a = m.writelhbyte(~0);
    24f4:	0f 2e       	mov	r0, r31
    24f6:	f8 e4       	ldi	r31, 0x48	; 72
    24f8:	ef 2e       	mov	r14, r31
    24fa:	f2 e0       	ldi	r31, 0x02	; 2
    24fc:	ff 2e       	mov	r15, r31
    24fe:	f0 2d       	mov	r31, r0
    2500:	d7 01       	movw	r26, r14
    2502:	9c 96       	adiw	r26, 0x2c	; 44
    2504:	ad 90       	ld	r10, X+
    2506:	bc 90       	ld	r11, X
    2508:	9d 97       	sbiw	r26, 0x2d	; 45
    250a:	b6 e4       	ldi	r27, 0x46	; 70
    250c:	ab 0e       	add	r10, r27
    250e:	b1 1c       	adc	r11, r1
    2510:	0f 2e       	mov	r0, r31
    2512:	f6 e9       	ldi	r31, 0x96	; 150
    2514:	cf 2e       	mov	r12, r31
    2516:	f2 e0       	ldi	r31, 0x02	; 2
    2518:	df 2e       	mov	r13, r31
    251a:	f0 2d       	mov	r31, r0
    251c:	d6 01       	movw	r26, r12
    251e:	ed 91       	ld	r30, X+
    2520:	fc 91       	ld	r31, X
    2522:	8f ef       	ldi	r24, 0xFF	; 255
    2524:	9f ef       	ldi	r25, 0xFF	; 255
    2526:	09 95       	icall
    2528:	f5 01       	movw	r30, r10
    252a:	91 83       	std	Z+1, r25	; 0x01
    252c:	80 83       	st	Z, r24
	m.tc3.reg->ocr3b = m.writelhbyte(~0);
    252e:	d7 01       	movw	r26, r14
    2530:	9c 96       	adiw	r26, 0x2c	; 44
    2532:	ad 90       	ld	r10, X+
    2534:	bc 90       	ld	r11, X
    2536:	9d 97       	sbiw	r26, 0x2d	; 45
    2538:	b4 e4       	ldi	r27, 0x44	; 68
    253a:	ab 0e       	add	r10, r27
    253c:	b1 1c       	adc	r11, r1
    253e:	d6 01       	movw	r26, r12
    2540:	ed 91       	ld	r30, X+
    2542:	fc 91       	ld	r31, X
    2544:	8f ef       	ldi	r24, 0xFF	; 255
    2546:	9f ef       	ldi	r25, 0xFF	; 255
    2548:	09 95       	icall
    254a:	f5 01       	movw	r30, r10
    254c:	91 83       	std	Z+1, r25	; 0x01
    254e:	80 83       	st	Z, r24
	m.tc3.reg->ocr3c = m.writelhbyte(~0);
    2550:	d7 01       	movw	r26, r14
    2552:	9c 96       	adiw	r26, 0x2c	; 44
    2554:	ed 90       	ld	r14, X+
    2556:	fc 90       	ld	r15, X
    2558:	9d 97       	sbiw	r26, 0x2d	; 45
    255a:	b2 e4       	ldi	r27, 0x42	; 66
    255c:	eb 0e       	add	r14, r27
    255e:	f1 1c       	adc	r15, r1
    2560:	d6 01       	movw	r26, r12
    2562:	ed 91       	ld	r30, X+
    2564:	fc 91       	ld	r31, X
    2566:	8f ef       	ldi	r24, 0xFF	; 255
    2568:	9f ef       	ldi	r25, 0xFF	; 255
    256a:	09 95       	icall
    256c:	f7 01       	movw	r30, r14
    256e:	91 83       	std	Z+1, r25	; 0x01
    2570:	80 83       	st	Z, r24
	timer3.compareA = TIMER_COUNTER3_compareA;
	timer3.compareB = TIMER_COUNTER3_compareB;
	timer3.compareC = TIMER_COUNTER3_compareC;
	timer3.start = TIMER_COUNTER3_start;
	timer3.stop = TIMER_COUNTER3_stop;
	return timer3;
    2572:	84 e3       	ldi	r24, 0x34	; 52
    2574:	9c e0       	ldi	r25, 0x0C	; 12
    2576:	d8 01       	movw	r26, r16
    2578:	11 96       	adiw	r26, 0x01	; 1
    257a:	9c 93       	st	X, r25
    257c:	8e 93       	st	-X, r24
    257e:	8c e7       	ldi	r24, 0x7C	; 124
    2580:	9c e0       	ldi	r25, 0x0C	; 12
    2582:	13 96       	adiw	r26, 0x03	; 3
    2584:	9c 93       	st	X, r25
    2586:	8e 93       	st	-X, r24
    2588:	12 97       	sbiw	r26, 0x02	; 2
    258a:	84 ec       	ldi	r24, 0xC4	; 196
    258c:	9c e0       	ldi	r25, 0x0C	; 12
    258e:	15 96       	adiw	r26, 0x05	; 5
    2590:	9c 93       	st	X, r25
    2592:	8e 93       	st	-X, r24
    2594:	14 97       	sbiw	r26, 0x04	; 4
    2596:	8c e0       	ldi	r24, 0x0C	; 12
    2598:	9d e0       	ldi	r25, 0x0D	; 13
    259a:	17 96       	adiw	r26, 0x07	; 7
    259c:	9c 93       	st	X, r25
    259e:	8e 93       	st	-X, r24
    25a0:	16 97       	sbiw	r26, 0x06	; 6
    25a2:	8e e1       	ldi	r24, 0x1E	; 30
    25a4:	9d e0       	ldi	r25, 0x0D	; 13
    25a6:	19 96       	adiw	r26, 0x09	; 9
    25a8:	9c 93       	st	X, r25
    25aa:	8e 93       	st	-X, r24
    25ac:	18 97       	sbiw	r26, 0x08	; 8
    25ae:	80 e3       	ldi	r24, 0x30	; 48
    25b0:	9d e0       	ldi	r25, 0x0D	; 13
    25b2:	1b 96       	adiw	r26, 0x0b	; 11
    25b4:	9c 93       	st	X, r25
    25b6:	8e 93       	st	-X, r24
    25b8:	1a 97       	sbiw	r26, 0x0a	; 10
    25ba:	88 ed       	ldi	r24, 0xD8	; 216
    25bc:	9b e0       	ldi	r25, 0x0B	; 11
    25be:	1d 96       	adiw	r26, 0x0d	; 13
    25c0:	9c 93       	st	X, r25
    25c2:	8e 93       	st	-X, r24
    25c4:	1c 97       	sbiw	r26, 0x0c	; 12
    25c6:	82 e4       	ldi	r24, 0x42	; 66
    25c8:	9d e0       	ldi	r25, 0x0D	; 13
    25ca:	1f 96       	adiw	r26, 0x0f	; 15
    25cc:	9c 93       	st	X, r25
    25ce:	8e 93       	st	-X, r24
    25d0:	1e 97       	sbiw	r26, 0x0e	; 14
}
    25d2:	c8 01       	movw	r24, r16
    25d4:	ce 5a       	subi	r28, 0xAE	; 174
    25d6:	df 4f       	sbci	r29, 0xFF	; 255
    25d8:	0f b6       	in	r0, 0x3f	; 63
    25da:	f8 94       	cli
    25dc:	de bf       	out	0x3e, r29	; 62
    25de:	0f be       	out	0x3f, r0	; 63
    25e0:	cd bf       	out	0x3d, r28	; 61
    25e2:	df 91       	pop	r29
    25e4:	cf 91       	pop	r28
    25e6:	1f 91       	pop	r17
    25e8:	0f 91       	pop	r16
    25ea:	ff 90       	pop	r15
    25ec:	ef 90       	pop	r14
    25ee:	df 90       	pop	r13
    25f0:	cf 90       	pop	r12
    25f2:	bf 90       	pop	r11
    25f4:	af 90       	pop	r10
    25f6:	08 95       	ret

000025f8 <TWI_status>:
}

// auxiliary
uint8_t TWI_status( void )
{
	uint8_t cmd = m.twi.reg->twsr & TWI_STATUS_MASK;
    25f8:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    25fc:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
	return cmd;
    2600:	81 81       	ldd	r24, Z+1	; 0x01
}
    2602:	88 7f       	andi	r24, 0xF8	; 248
    2604:	08 95       	ret

00002606 <TWI_stop>:

// void TWI_Stop(void)
void TWI_stop( void )
{
	uint8_t cmd = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
	m.twi.reg->twcr = cmd; 
    2606:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    260a:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    260e:	84 e9       	ldi	r24, 0x94	; 148
    2610:	84 83       	std	Z+4, r24	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2612:	8f e8       	ldi	r24, 0x8F	; 143
    2614:	91 e0       	ldi	r25, 0x01	; 1
    2616:	01 97       	sbiw	r24, 0x01	; 1
    2618:	f1 f7       	brne	.-4      	; 0x2616 <TWI_stop+0x10>
    261a:	00 c0       	rjmp	.+0      	; 0x261c <TWI_stop+0x16>
    261c:	00 00       	nop
    261e:	08 95       	ret

00002620 <TWI_init>:
	
	return ic;
}
// void TWI_Init(uint8_t device_id, uint8_t prescaler)
void TWI_init(uint8_t device_id, uint8_t prescaler)
{
    2620:	cf 93       	push	r28
    2622:	df 93       	push	r29
	uint8_t cmd = 0x00;
	if(device_id > 0 && device_id < 128)
    2624:	18 16       	cp	r1, r24
    2626:	1c f4       	brge	.+6      	; 0x262e <TWI_init+0xe>
		cmd = (device_id << 1) | (1 << TWGCE);
    2628:	88 0f       	add	r24, r24
    262a:	81 60       	ori	r24, 0x01	; 1
    262c:	01 c0       	rjmp	.+2      	; 0x2630 <TWI_init+0x10>
	else
		cmd = (1 << TWGCE); // no address, but accept general call
    262e:	81 e0       	ldi	r24, 0x01	; 1
	m.twi.reg->twar = cmd;
    2630:	e8 e4       	ldi	r30, 0x48	; 72
    2632:	f2 e0       	ldi	r31, 0x02	; 2
    2634:	a0 ad       	ldd	r26, Z+56	; 0x38
    2636:	b1 ad       	ldd	r27, Z+57	; 0x39
    2638:	12 96       	adiw	r26, 0x02	; 2
    263a:	8c 93       	st	X, r24
	m.portd.reg->ddr |= TWI_IO_MASK;
    263c:	a0 8d       	ldd	r26, Z+24	; 0x18
    263e:	b1 8d       	ldd	r27, Z+25	; 0x19
    2640:	11 96       	adiw	r26, 0x01	; 1
    2642:	8c 91       	ld	r24, X
    2644:	11 97       	sbiw	r26, 0x01	; 1
    2646:	83 60       	ori	r24, 0x03	; 3
    2648:	11 96       	adiw	r26, 0x01	; 1
    264a:	8c 93       	st	X, r24
	m.portd.reg->port |= TWI_IO_MASK;
    264c:	00 8c       	ldd	r0, Z+24	; 0x18
    264e:	f1 8d       	ldd	r31, Z+25	; 0x19
    2650:	e0 2d       	mov	r30, r0
    2652:	82 81       	ldd	r24, Z+2	; 0x02
    2654:	83 60       	ori	r24, 0x03	; 3
    2656:	82 83       	std	Z+2, r24	; 0x02
	switch(prescaler){
    2658:	64 30       	cpi	r22, 0x04	; 4
    265a:	89 f0       	breq	.+34     	; 0x267e <TWI_init+0x5e>
    265c:	18 f4       	brcc	.+6      	; 0x2664 <TWI_init+0x44>
    265e:	61 30       	cpi	r22, 0x01	; 1
    2660:	31 f0       	breq	.+12     	; 0x266e <TWI_init+0x4e>
    2662:	25 c0       	rjmp	.+74     	; 0x26ae <TWI_init+0x8e>
    2664:	60 31       	cpi	r22, 0x10	; 16
    2666:	99 f0       	breq	.+38     	; 0x268e <TWI_init+0x6e>
    2668:	60 34       	cpi	r22, 0x40	; 64
    266a:	c9 f0       	breq	.+50     	; 0x269e <TWI_init+0x7e>
    266c:	20 c0       	rjmp	.+64     	; 0x26ae <TWI_init+0x8e>
		case 1:
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    266e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    2672:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2676:	81 81       	ldd	r24, Z+1	; 0x01
    2678:	8c 7f       	andi	r24, 0xFC	; 252
    267a:	81 83       	std	Z+1, r24	; 0x01
		break;
    267c:	20 c0       	rjmp	.+64     	; 0x26be <TWI_init+0x9e>
		case 4:
			m.twi.reg->twsr |= (1 << TWPS0);
    267e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    2682:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2686:	81 81       	ldd	r24, Z+1	; 0x01
    2688:	81 60       	ori	r24, 0x01	; 1
    268a:	81 83       	std	Z+1, r24	; 0x01
		break;
    268c:	18 c0       	rjmp	.+48     	; 0x26be <TWI_init+0x9e>
		case 16:
			m.twi.reg->twsr |= (2 << TWPS0);
    268e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    2692:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2696:	81 81       	ldd	r24, Z+1	; 0x01
    2698:	82 60       	ori	r24, 0x02	; 2
    269a:	81 83       	std	Z+1, r24	; 0x01
		break;
    269c:	10 c0       	rjmp	.+32     	; 0x26be <TWI_init+0x9e>
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
    269e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    26a2:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    26a6:	81 81       	ldd	r24, Z+1	; 0x01
    26a8:	83 60       	ori	r24, 0x03	; 3
    26aa:	81 83       	std	Z+1, r24	; 0x01
		break;
    26ac:	08 c0       	rjmp	.+16     	; 0x26be <TWI_init+0x9e>
		default:
			prescaler = 1;
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
    26ae:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    26b2:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    26b6:	81 81       	ldd	r24, Z+1	; 0x01
    26b8:	8c 7f       	andi	r24, 0xFC	; 252
    26ba:	81 83       	std	Z+1, r24	; 0x01
		break;
		case 64:
			m.twi.reg->twsr |= (3 << TWPS0);
		break;
		default:
			prescaler = 1;
    26bc:	61 e0       	ldi	r22, 0x01	; 1
			m.twi.reg->twsr &= ~TWI_PRESCALER_MASK;
		break;
	}
	m.twi.reg->twbr = ((F_CPU / TWI_SCL_CLOCK) - 16) / (2 * prescaler);
    26be:	c0 91 80 02 	lds	r28, 0x0280	; 0x800280 <m+0x38>
    26c2:	d0 91 81 02 	lds	r29, 0x0281	; 0x800281 <m+0x39>
    26c6:	26 2f       	mov	r18, r22
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	22 0f       	add	r18, r18
    26cc:	33 1f       	adc	r19, r19
    26ce:	03 2e       	mov	r0, r19
    26d0:	00 0c       	add	r0, r0
    26d2:	44 0b       	sbc	r20, r20
    26d4:	55 0b       	sbc	r21, r21
    26d6:	60 e9       	ldi	r22, 0x90	; 144
    26d8:	70 e0       	ldi	r23, 0x00	; 0
    26da:	80 e0       	ldi	r24, 0x00	; 0
    26dc:	90 e0       	ldi	r25, 0x00	; 0
    26de:	0e 94 b6 2d 	call	0x5b6c	; 0x5b6c <__udivmodsi4>
    26e2:	28 83       	st	Y, r18
	// Standard Config begin
	// m.twi->twsr = 0x00; //set presca1er bits to zero
	// m.twi->twbr = 0x46; //SCL frequency is 50K for 16Mhz
	// m.twi->twcr = 0x04; //enab1e TWI module
	// Standard Config end
}
    26e4:	df 91       	pop	r29
    26e6:	cf 91       	pop	r28
    26e8:	08 95       	ret

000026ea <TWIenable>:
void TWI_wait_twint( uint16_t nticks );

/*** Procedure & Function ***/
// TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
TWI TWIenable(uint8_t atmega_ID,  uint8_t prescaler)
{
    26ea:	ef 92       	push	r14
    26ec:	ff 92       	push	r15
    26ee:	0f 93       	push	r16
    26f0:	1f 93       	push	r17
    26f2:	cf 93       	push	r28
    26f4:	df 93       	push	r29
    26f6:	cd b7       	in	r28, 0x3d	; 61
    26f8:	de b7       	in	r29, 0x3e	; 62
    26fa:	c2 55       	subi	r28, 0x52	; 82
    26fc:	d1 09       	sbc	r29, r1
    26fe:	0f b6       	in	r0, 0x3f	; 63
    2700:	f8 94       	cli
    2702:	de bf       	out	0x3e, r29	; 62
    2704:	0f be       	out	0x3f, r0	; 63
    2706:	cd bf       	out	0x3d, r28	; 61
    2708:	8c 01       	movw	r16, r24
    270a:	f6 2e       	mov	r15, r22
    270c:	e4 2e       	mov	r14, r20
	m = ATMEGA128enable();
    270e:	ce 01       	movw	r24, r28
    2710:	01 96       	adiw	r24, 0x01	; 1
    2712:	0e 94 91 06 	call	0xd22	; 0xd22 <ATMEGA128enable>
    2716:	82 e5       	ldi	r24, 0x52	; 82
    2718:	fe 01       	movw	r30, r28
    271a:	31 96       	adiw	r30, 0x01	; 1
    271c:	a8 e4       	ldi	r26, 0x48	; 72
    271e:	b2 e0       	ldi	r27, 0x02	; 2
    2720:	01 90       	ld	r0, Z+
    2722:	0d 92       	st	X+, r0
    2724:	8a 95       	dec	r24
    2726:	e1 f7       	brne	.-8      	; 0x2720 <TWIenable+0x36>
	ic.stop = TWI_stop;
	ic.master_write = TWI_master_write;
	ic.master_read = TWI_master_read;
	ic.status = TWI_status;
	
	TWI_init(atmega_ID, prescaler);
    2728:	6e 2d       	mov	r22, r14
    272a:	8f 2d       	mov	r24, r15
    272c:	79 df       	rcall	.-270    	; 0x2620 <TWI_init>
	
	return ic;
    272e:	8f ec       	ldi	r24, 0xCF	; 207
    2730:	93 e1       	ldi	r25, 0x13	; 19
    2732:	f8 01       	movw	r30, r16
    2734:	91 83       	std	Z+1, r25	; 0x01
    2736:	80 83       	st	Z, r24
    2738:	8d ed       	ldi	r24, 0xDD	; 221
    273a:	93 e1       	ldi	r25, 0x13	; 19
    273c:	93 83       	std	Z+3, r25	; 0x03
    273e:	82 83       	std	Z+2, r24	; 0x02
    2740:	88 ef       	ldi	r24, 0xF8	; 248
    2742:	93 e1       	ldi	r25, 0x13	; 19
    2744:	95 83       	std	Z+5, r25	; 0x05
    2746:	84 83       	std	Z+4, r24	; 0x04
    2748:	8b e0       	ldi	r24, 0x0B	; 11
    274a:	94 e1       	ldi	r25, 0x14	; 20
    274c:	97 83       	std	Z+7, r25	; 0x07
    274e:	86 83       	std	Z+6, r24	; 0x06
    2750:	83 e0       	ldi	r24, 0x03	; 3
    2752:	93 e1       	ldi	r25, 0x13	; 19
    2754:	91 87       	std	Z+9, r25	; 0x09
    2756:	80 87       	std	Z+8, r24	; 0x08
    2758:	8c ef       	ldi	r24, 0xFC	; 252
    275a:	92 e1       	ldi	r25, 0x12	; 18
    275c:	93 87       	std	Z+11, r25	; 0x0b
    275e:	82 87       	std	Z+10, r24	; 0x0a
}
    2760:	c8 01       	movw	r24, r16
    2762:	ce 5a       	subi	r28, 0xAE	; 174
    2764:	df 4f       	sbci	r29, 0xFF	; 255
    2766:	0f b6       	in	r0, 0x3f	; 63
    2768:	f8 94       	cli
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	0f be       	out	0x3f, r0	; 63
    276e:	cd bf       	out	0x3d, r28	; 61
    2770:	df 91       	pop	r29
    2772:	cf 91       	pop	r28
    2774:	1f 91       	pop	r17
    2776:	0f 91       	pop	r16
    2778:	ff 90       	pop	r15
    277a:	ef 90       	pop	r14
    277c:	08 95       	ret

0000277e <TWI_wait_twint>:
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    277e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    2782:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2786:	24 81       	ldd	r18, Z+4	; 0x04
    2788:	22 23       	and	r18, r18
    278a:	44 f0       	brlt	.+16     	; 0x279c <TWI_wait_twint+0x1e>
    278c:	21 e0       	ldi	r18, 0x01	; 1
    278e:	30 e0       	ldi	r19, 0x00	; 0
		if( i > nticks ) // timeout
    2790:	82 17       	cp	r24, r18
    2792:	93 07       	cpc	r25, r19
    2794:	18 f0       	brcs	.+6      	; 0x279c <TWI_wait_twint+0x1e>
}

void TWI_wait_twint( uint16_t nticks ) // hardware triggered
{
	unsigned int i;
	for(i = 0; !( m.twi.reg->twcr & (1 << TWINT)); i++ ){ // wait for acknowledgment confirmation bit.
    2796:	2f 5f       	subi	r18, 0xFF	; 255
    2798:	3f 4f       	sbci	r19, 0xFF	; 255
    279a:	fa cf       	rjmp	.-12     	; 0x2790 <TWI_wait_twint+0x12>
    279c:	08 95       	ret

0000279e <TWI_start>:
}
// void TWI_Start(void)
void TWI_start(void) // $08
{	
	uint8_t cmd = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    279e:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    27a2:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    27a6:	84 ea       	ldi	r24, 0xA4	; 164
    27a8:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    27aa:	8f ef       	ldi	r24, 0xFF	; 255
    27ac:	93 e0       	ldi	r25, 0x03	; 3
    27ae:	e7 df       	rcall	.-50     	; 0x277e <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    27b0:	23 df       	rcall	.-442    	; 0x25f8 <TWI_status>
    27b2:	88 30       	cpi	r24, 0x08	; 8
    27b4:	09 f0       	breq	.+2      	; 0x27b8 <TWI_start+0x1a>
		case TWI_T_START:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    27b6:	27 cf       	rjmp	.-434    	; 0x2606 <TWI_stop>
    27b8:	08 95       	ret

000027ba <TWI_connect>:
    27ba:	66 23       	and	r22, r22

// void TWI_Connect(uint8_t address, uint8_t rw)
void TWI_connect( uint8_t address, uint8_t rw )
{
	uint8_t cmd = 0;
	if( rw )
    27bc:	19 f0       	breq	.+6      	; 0x27c4 <TWI_connect+0xa>
		cmd = (address << 1) | (1 << 0);
    27be:	88 0f       	add	r24, r24
    27c0:	81 60       	ori	r24, 0x01	; 1
    27c2:	01 c0       	rjmp	.+2      	; 0x27c6 <TWI_connect+0xc>
	else
		cmd = (address << 1) | (0 << 0);
    27c4:	88 0f       	add	r24, r24
	m.twi.reg->twdr = cmd;
    27c6:	e8 e4       	ldi	r30, 0x48	; 72
    27c8:	f2 e0       	ldi	r31, 0x02	; 2
    27ca:	a0 ad       	ldd	r26, Z+56	; 0x38
    27cc:	b1 ad       	ldd	r27, Z+57	; 0x39
    27ce:	13 96       	adiw	r26, 0x03	; 3
    27d0:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    27d2:	00 ac       	ldd	r0, Z+56	; 0x38
    27d4:	f1 ad       	ldd	r31, Z+57	; 0x39
    27d6:	e0 2d       	mov	r30, r0
    27d8:	84 e8       	ldi	r24, 0x84	; 132
    27da:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    27dc:	8f ef       	ldi	r24, 0xFF	; 255
    27de:	93 e0       	ldi	r25, 0x03	; 3
    27e0:	ce df       	rcall	.-100    	; 0x277e <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    27e2:	0a df       	rcall	.-492    	; 0x25f8 <TWI_status>
    27e4:	88 31       	cpi	r24, 0x18	; 24
    27e6:	19 f0       	breq	.+6      	; 0x27ee <TWI_connect+0x34>
    27e8:	80 34       	cpi	r24, 0x40	; 64
    27ea:	09 f0       	breq	.+2      	; 0x27ee <TWI_connect+0x34>
		break;
		case TWI_M_SLAR_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    27ec:	0c cf       	rjmp	.-488    	; 0x2606 <TWI_stop>
    27ee:	08 95       	ret

000027f0 <TWI_master_write>:
    27f0:	e8 e4       	ldi	r30, 0x48	; 72

// void TWI_Write(uint8_t var_twiData_u8)
void TWI_master_write( uint8_t var_twiData_u8 )
{
	uint8_t cmd = var_twiData_u8;
	m.twi.reg->twdr = cmd;
    27f2:	f2 e0       	ldi	r31, 0x02	; 2
    27f4:	a0 ad       	ldd	r26, Z+56	; 0x38
    27f6:	b1 ad       	ldd	r27, Z+57	; 0x39
    27f8:	13 96       	adiw	r26, 0x03	; 3
    27fa:	8c 93       	st	X, r24
	
	cmd = (1 << TWINT) | (1 << TWEN);
	m.twi.reg->twcr = cmd;
    27fc:	00 ac       	ldd	r0, Z+56	; 0x38
    27fe:	f1 ad       	ldd	r31, Z+57	; 0x39
    2800:	e0 2d       	mov	r30, r0
    2802:	84 e8       	ldi	r24, 0x84	; 132
    2804:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    2806:	8f ef       	ldi	r24, 0xFF	; 255
    2808:	93 e0       	ldi	r25, 0x03	; 3
    280a:	b9 df       	rcall	.-142    	; 0x277e <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    280c:	f5 de       	rcall	.-534    	; 0x25f8 <TWI_status>
    280e:	88 32       	cpi	r24, 0x28	; 40
    2810:	09 f0       	breq	.+2      	; 0x2814 <TWI_master_write+0x24>
		case TWI_M_DATABYTE_R_ACK:
			// Do nothing
		break;
		default:
			TWI_stop( ); // error
    2812:	f9 ce       	rjmp	.-526    	; 0x2606 <TWI_stop>
    2814:	08 95       	ret

00002816 <TWI_master_read>:
    2816:	88 23       	and	r24, r24

// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
	if( ack_nack )
    2818:	11 f0       	breq	.+4      	; 0x281e <TWI_master_read+0x8>
		cmd |= ( 1 << TWEA );
    281a:	80 e4       	ldi	r24, 0x40	; 64
    281c:	01 c0       	rjmp	.+2      	; 0x2820 <TWI_master_read+0xa>
}

// uint8_t TWI_Read(uint8_t ack_nack)
uint8_t TWI_master_read( uint8_t ack_nack )
{
	uint8_t cmd = 0x00;
    281e:	80 e0       	ldi	r24, 0x00	; 0
	if( ack_nack )
		cmd |= ( 1 << TWEA );
	cmd |= ( 1 << TWINT ) | ( 1 << TWEN );
	m.twi.reg->twcr = cmd;
    2820:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
    2824:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2828:	84 68       	ori	r24, 0x84	; 132
    282a:	84 83       	std	Z+4, r24	; 0x04
	
	TWI_wait_twint( Nticks );
    282c:	8f ef       	ldi	r24, 0xFF	; 255
    282e:	93 e0       	ldi	r25, 0x03	; 3
    2830:	a6 df       	rcall	.-180    	; 0x277e <TWI_wait_twint>
	
	switch( TWI_status( ) ){
    2832:	e2 de       	rcall	.-572    	; 0x25f8 <TWI_status>
    2834:	88 33       	cpi	r24, 0x38	; 56
    2836:	09 f4       	brne	.+2      	; 0x283a <TWI_master_read+0x24>
		case TWI_ARBLSLARNACK:
			TWI_stop( );
    2838:	e6 de       	rcall	.-564    	; 0x2606 <TWI_stop>
    283a:	e0 91 80 02 	lds	r30, 0x0280	; 0x800280 <m+0x38>
		break;
		default:
		break;
	}
	
	cmd = m.twi.reg->twdr;
    283e:	f0 91 81 02 	lds	r31, 0x0281	; 0x800281 <m+0x39>
    2842:	83 81       	ldd	r24, Z+3	; 0x03
	return cmd;
}
    2844:	08 95       	ret

00002846 <uart0_gets>:
{
	return uart0_read();
}
UARTvar* uart0_gets(void)
{
	return rx0buff.raw(&rx0buff);
    2846:	e0 91 cb 02 	lds	r30, 0x02CB	; 0x8002cb <rx0buff+0xa>
    284a:	f0 91 cc 02 	lds	r31, 0x02CC	; 0x8002cc <rx0buff+0xb>
    284e:	81 ec       	ldi	r24, 0xC1	; 193
    2850:	92 e0       	ldi	r25, 0x02	; 2
    2852:	09 95       	icall
}
    2854:	08 95       	ret

00002856 <uart0_rxflush>:
void uart0_rxflush(void)
{
	rx0buff.flush(&rx0buff);
    2856:	e0 91 cd 02 	lds	r30, 0x02CD	; 0x8002cd <rx0buff+0xc>
    285a:	f0 91 ce 02 	lds	r31, 0x02CE	; 0x8002ce <rx0buff+0xd>
    285e:	81 ec       	ldi	r24, 0xC1	; 193
    2860:	92 e0       	ldi	r25, 0x02	; 2
    2862:	09 95       	icall
    2864:	08 95       	ret

00002866 <uart1_gets>:
{
	return uart1_read();
}
UARTvar* uart1_gets(void)
{
	return rx1buff.raw(&rx1buff);
    2866:	e0 91 fc 02 	lds	r30, 0x02FC	; 0x8002fc <rx1buff+0xa>
    286a:	f0 91 fd 02 	lds	r31, 0x02FD	; 0x8002fd <rx1buff+0xb>
    286e:	82 ef       	ldi	r24, 0xF2	; 242
    2870:	92 e0       	ldi	r25, 0x02	; 2
    2872:	09 95       	icall
}
    2874:	08 95       	ret

00002876 <uart1_rxflush>:
void uart1_rxflush(void)
{
	rx1buff.flush(&rx1buff);
    2876:	e0 91 fe 02 	lds	r30, 0x02FE	; 0x8002fe <rx1buff+0xc>
    287a:	f0 91 ff 02 	lds	r31, 0x02FF	; 0x8002ff <rx1buff+0xd>
    287e:	82 ef       	ldi	r24, 0xF2	; 242
    2880:	92 e0       	ldi	r25, 0x02	; 2
    2882:	09 95       	icall
    2884:	08 95       	ret

00002886 <uart0_read>:
	return uart;
}
UARTvar uart0_read(void)
{
	UARTvar c;
	c = UART0_Rx;
    2886:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <UART0_Rx>
	UART0_Rx = 0;
    288a:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <UART0_Rx>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    288e:	ef e9       	ldi	r30, 0x9F	; 159
    2890:	ff e0       	ldi	r31, 0x0F	; 15
    2892:	31 97       	sbiw	r30, 0x01	; 1
    2894:	f1 f7       	brne	.-4      	; 0x2892 <uart0_read+0xc>
    2896:	00 c0       	rjmp	.+0      	; 0x2898 <uart0_read+0x12>
    2898:	00 00       	nop
	_delay_ms(1);
	return c;
}
    289a:	08 95       	ret

0000289c <uart0_getch>:
UARTvar uart0_getch(void)
{
	return uart0_read();
    289c:	f4 cf       	rjmp	.-24     	; 0x2886 <uart0_read>
}
    289e:	08 95       	ret

000028a0 <uart0_write>:
{
	rx0buff.flush(&rx0buff);
}
void uart0_write(UARTvar data)
{
	m.usart0.reg->udr0 = data;
    28a0:	e8 e4       	ldi	r30, 0x48	; 72
    28a2:	f2 e0       	ldi	r31, 0x02	; 2
    28a4:	a4 ad       	ldd	r26, Z+60	; 0x3c
    28a6:	b5 ad       	ldd	r27, Z+61	; 0x3d
    28a8:	13 96       	adiw	r26, 0x03	; 3
    28aa:	8c 93       	st	X, r24
	m.usart0.reg->ucsr0b |= _BV(UDRIE0);
    28ac:	04 ac       	ldd	r0, Z+60	; 0x3c
    28ae:	f5 ad       	ldd	r31, Z+61	; 0x3d
    28b0:	e0 2d       	mov	r30, r0
    28b2:	81 81       	ldd	r24, Z+1	; 0x01
    28b4:	80 62       	ori	r24, 0x20	; 32
    28b6:	81 83       	std	Z+1, r24	; 0x01
    28b8:	8f e9       	ldi	r24, 0x9F	; 159
    28ba:	9f e0       	ldi	r25, 0x0F	; 15
    28bc:	01 97       	sbiw	r24, 0x01	; 1
    28be:	f1 f7       	brne	.-4      	; 0x28bc <uart0_write+0x1c>
    28c0:	00 c0       	rjmp	.+0      	; 0x28c2 <uart0_write+0x22>
    28c2:	00 00       	nop
    28c4:	08 95       	ret

000028c6 <uart0_putch>:
	_delay_ms(1);
}
void uart0_putch(UARTvar c)
{
	uart0_write(c);
    28c6:	ec cf       	rjmp	.-40     	; 0x28a0 <uart0_write>
    28c8:	08 95       	ret

000028ca <uart1_read>:
	return uart;
}
UARTvar uart1_read(void)
{
	UARTvar c;
	c = UART1_Rx;
    28ca:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <UART1_Rx>
	UART1_Rx = 0;
    28ce:	10 92 bf 02 	sts	0x02BF, r1	; 0x8002bf <UART1_Rx>
    28d2:	ef e9       	ldi	r30, 0x9F	; 159
    28d4:	ff e0       	ldi	r31, 0x0F	; 15
    28d6:	31 97       	sbiw	r30, 0x01	; 1
    28d8:	f1 f7       	brne	.-4      	; 0x28d6 <uart1_read+0xc>
    28da:	00 c0       	rjmp	.+0      	; 0x28dc <uart1_read+0x12>
    28dc:	00 00       	nop
	_delay_ms(1);
	return c;
}
    28de:	08 95       	ret

000028e0 <uart1_getch>:
UARTvar uart1_getch(void)
{
	return uart1_read();
    28e0:	f4 cf       	rjmp	.-24     	; 0x28ca <uart1_read>
}
    28e2:	08 95       	ret

000028e4 <uart1_write>:
{
	rx1buff.flush(&rx1buff);
}
void uart1_write(UARTvar data)
{
	m.usart1.reg->udr1 = data;
    28e4:	e8 e8       	ldi	r30, 0x88	; 136
    28e6:	f2 e0       	ldi	r31, 0x02	; 2
    28e8:	a0 81       	ld	r26, Z
    28ea:	b1 81       	ldd	r27, Z+1	; 0x01
    28ec:	14 96       	adiw	r26, 0x04	; 4
    28ee:	8c 93       	st	X, r24
	m.usart1.reg->ucsr1b |= _BV(UDRIE1);
    28f0:	01 90       	ld	r0, Z+
    28f2:	f0 81       	ld	r31, Z
    28f4:	e0 2d       	mov	r30, r0
    28f6:	82 81       	ldd	r24, Z+2	; 0x02
    28f8:	80 62       	ori	r24, 0x20	; 32
    28fa:	82 83       	std	Z+2, r24	; 0x02
    28fc:	8f e9       	ldi	r24, 0x9F	; 159
    28fe:	9f e0       	ldi	r25, 0x0F	; 15
    2900:	01 97       	sbiw	r24, 0x01	; 1
    2902:	f1 f7       	brne	.-4      	; 0x2900 <uart1_write+0x1c>
    2904:	00 c0       	rjmp	.+0      	; 0x2906 <uart1_write+0x22>
    2906:	00 00       	nop
    2908:	08 95       	ret

0000290a <uart1_putch>:
	_delay_ms(1);
}
void uart1_putch(UARTvar c)
{
	uart1_write(c);
    290a:	ec cf       	rjmp	.-40     	; 0x28e4 <uart1_write>
    290c:	08 95       	ret

0000290e <uart1_puts>:
}
void uart1_puts(UARTvar* s)
{
    290e:	cf 93       	push	r28
    2910:	df 93       	push	r29
    2912:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    2914:	88 81       	ld	r24, Y
    2916:	88 23       	and	r24, r24
    2918:	29 f0       	breq	.+10     	; 0x2924 <uart1_puts+0x16>
    291a:	21 96       	adiw	r28, 0x01	; 1
	m.usart1.reg->ucsr1b |= _BV(UDRIE1);
	_delay_ms(1);
}
void uart1_putch(UARTvar c)
{
	uart1_write(c);
    291c:	e3 df       	rcall	.-58     	; 0x28e4 <uart1_write>
}
void uart1_puts(UARTvar* s)
{
	char tmp;
	while(*s){
    291e:	89 91       	ld	r24, Y+
    2920:	81 11       	cpse	r24, r1
    2922:	fc cf       	rjmp	.-8      	; 0x291c <uart1_puts+0xe>
		tmp = *(s++);
		uart1_putch(tmp);
	}
}
    2924:	df 91       	pop	r29
    2926:	cf 91       	pop	r28
    2928:	08 95       	ret

0000292a <uart0_puts>:
void uart0_putch(UARTvar c)
{
	uart0_write(c);
}
void uart0_puts(UARTvar* s)
{
    292a:	cf 93       	push	r28
    292c:	df 93       	push	r29
    292e:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    2930:	88 81       	ld	r24, Y
    2932:	88 23       	and	r24, r24
    2934:	29 f0       	breq	.+10     	; 0x2940 <uart0_puts+0x16>
    2936:	21 96       	adiw	r28, 0x01	; 1
	m.usart0.reg->ucsr0b |= _BV(UDRIE0);
	_delay_ms(1);
}
void uart0_putch(UARTvar c)
{
	uart0_write(c);
    2938:	b3 df       	rcall	.-154    	; 0x28a0 <uart0_write>
}
void uart0_puts(UARTvar* s)
{
	char tmp;
	while(*s){
    293a:	89 91       	ld	r24, Y+
    293c:	81 11       	cpse	r24, r1
    293e:	fc cf       	rjmp	.-8      	; 0x2938 <uart0_puts+0xe>
		tmp = *(s++);
		uart0_putch(tmp);
	}
}
    2940:	df 91       	pop	r29
    2942:	cf 91       	pop	r28
    2944:	08 95       	ret

00002946 <UART0enable>:
void uart1_putch(UARTvar c);
void uart1_puts(UARTvar* s);

/*** Procedure & Function ***/
UART0 UART0enable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    2946:	8f 92       	push	r8
    2948:	9f 92       	push	r9
    294a:	af 92       	push	r10
    294c:	bf 92       	push	r11
    294e:	cf 92       	push	r12
    2950:	df 92       	push	r13
    2952:	ef 92       	push	r14
    2954:	ff 92       	push	r15
    2956:	0f 93       	push	r16
    2958:	1f 93       	push	r17
    295a:	cf 93       	push	r28
    295c:	df 93       	push	r29
    295e:	cd b7       	in	r28, 0x3d	; 61
    2960:	de b7       	in	r29, 0x3e	; 62
    2962:	c2 55       	subi	r28, 0x52	; 82
    2964:	d1 09       	sbc	r29, r1
    2966:	0f b6       	in	r0, 0x3f	; 63
    2968:	f8 94       	cli
    296a:	de bf       	out	0x3e, r29	; 62
    296c:	0f be       	out	0x3f, r0	; 63
    296e:	cd bf       	out	0x3d, r28	; 61
    2970:	7c 01       	movw	r14, r24
    2972:	6b 01       	movw	r12, r22
    2974:	5a 01       	movw	r10, r20
    2976:	49 01       	movw	r8, r18
	UART0 uart;
	m = ATMEGA128enable();
    2978:	ce 01       	movw	r24, r28
    297a:	01 96       	adiw	r24, 0x01	; 1
    297c:	0e 94 91 06 	call	0xd22	; 0xd22 <ATMEGA128enable>
    2980:	82 e5       	ldi	r24, 0x52	; 82
    2982:	fe 01       	movw	r30, r28
    2984:	31 96       	adiw	r30, 0x01	; 1
    2986:	a8 e4       	ldi	r26, 0x48	; 72
    2988:	b2 e0       	ldi	r27, 0x02	; 2
    298a:	01 90       	ld	r0, Z+
    298c:	0d 92       	st	X+, r0
    298e:	8a 95       	dec	r24
    2990:	e1 f7       	brne	.-8      	; 0x298a <UART0enable+0x44>
	rx0buff = BUFFenable( UART0_RX_BUFFER_SIZE, UART0_RxBuf );
    2992:	4e e9       	ldi	r20, 0x9E	; 158
    2994:	52 e0       	ldi	r21, 0x02	; 2
    2996:	60 e2       	ldi	r22, 0x20	; 32
    2998:	ce 01       	movw	r24, r28
    299a:	01 96       	adiw	r24, 0x01	; 1
    299c:	ab d3       	rcall	.+1878   	; 0x30f4 <BUFFenable>
    299e:	8e e0       	ldi	r24, 0x0E	; 14
    29a0:	fe 01       	movw	r30, r28
    29a2:	31 96       	adiw	r30, 0x01	; 1
    29a4:	a1 ec       	ldi	r26, 0xC1	; 193
    29a6:	b2 e0       	ldi	r27, 0x02	; 2
    29a8:	01 90       	ld	r0, Z+
    29aa:	0d 92       	st	X+, r0
    29ac:	8a 95       	dec	r24
    29ae:	e1 f7       	brne	.-8      	; 0x29a8 <UART0enable+0x62>
	uart.ubrr = baudrate;
    29b0:	3c 2d       	mov	r19, r12
	uart.rxflush = uart0_rxflush;
	uart.write = uart0_write;
	uart.putch = uart0_putch;
	uart.puts = uart0_puts;
	// Set baud rate
	if ( baudrate & 0x8000 ) 
    29b2:	dd 20       	and	r13, r13
    29b4:	44 f4       	brge	.+16     	; 0x29c6 <UART0enable+0x80>
	{
   		m.usart0.reg->ucsr0a = (1 << U2X0);  // Enable 2x speed 
    29b6:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    29ba:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    29be:	82 e0       	ldi	r24, 0x02	; 2
    29c0:	82 83       	std	Z+2, r24	; 0x02
   		baudrate &= ~0x8000;
    29c2:	e8 94       	clt
    29c4:	d7 f8       	bld	r13, 7
   	}
	m.usart0.reg->ubrr0h = (unsigned char)(baudrate >> 8);
    29c6:	48 e4       	ldi	r20, 0x48	; 72
    29c8:	52 e0       	ldi	r21, 0x02	; 2
    29ca:	fa 01       	movw	r30, r20
    29cc:	a4 ad       	ldd	r26, Z+60	; 0x3c
    29ce:	b5 ad       	ldd	r27, Z+61	; 0x3d
    29d0:	cd 01       	movw	r24, r26
    29d2:	89 59       	subi	r24, 0x99	; 153
    29d4:	9f 4f       	sbci	r25, 0xFF	; 255
    29d6:	fc 01       	movw	r30, r24
    29d8:	d0 82       	st	Z, r13
	m.usart0.reg->ubrr0l = (unsigned char) baudrate;
    29da:	cc 92       	st	X, r12
	// Enable USART receiver and transmitter and receive complete interrupt
	m.usart0.reg->ucsr0b = _BV(RXCIE0) | (1 << RXEN0) | (1 << TXEN0);
    29dc:	da 01       	movw	r26, r20
    29de:	dc 96       	adiw	r26, 0x3c	; 60
    29e0:	ed 91       	ld	r30, X+
    29e2:	fc 91       	ld	r31, X
    29e4:	dd 97       	sbiw	r26, 0x3d	; 61
    29e6:	88 e9       	ldi	r24, 0x98	; 152
    29e8:	81 83       	std	Z+1, r24	; 0x01
		m.usart0->ucsr0c = (1 << URSEL0) | (3 << UCSZ00);
		uart.FDbits = 8;
		uart.Stopbits = 1;
		uart.Parity = 0;
	#else
		switch(FDbits){
    29ea:	b7 e0       	ldi	r27, 0x07	; 7
    29ec:	ab 16       	cp	r10, r27
    29ee:	b1 04       	cpc	r11, r1
    29f0:	e9 f1       	breq	.+122    	; 0x2a6c <UART0enable+0x126>
    29f2:	58 f4       	brcc	.+22     	; 0x2a0a <UART0enable+0xc4>
    29f4:	f5 e0       	ldi	r31, 0x05	; 5
    29f6:	af 16       	cp	r10, r31
    29f8:	b1 04       	cpc	r11, r1
    29fa:	09 f4       	brne	.+2      	; 0x29fe <UART0enable+0xb8>
    29fc:	61 c0       	rjmp	.+194    	; 0x2ac0 <UART0enable+0x17a>
    29fe:	86 e0       	ldi	r24, 0x06	; 6
    2a00:	a8 16       	cp	r10, r24
    2a02:	b1 04       	cpc	r11, r1
    2a04:	09 f4       	brne	.+2      	; 0x2a08 <UART0enable+0xc2>
    2a06:	47 c0       	rjmp	.+142    	; 0x2a96 <UART0enable+0x150>
    2a08:	6f c0       	rjmp	.+222    	; 0x2ae8 <UART0enable+0x1a2>
    2a0a:	a8 e0       	ldi	r26, 0x08	; 8
    2a0c:	aa 16       	cp	r10, r26
    2a0e:	b1 04       	cpc	r11, r1
    2a10:	c9 f0       	breq	.+50     	; 0x2a44 <UART0enable+0xfe>
    2a12:	b9 e0       	ldi	r27, 0x09	; 9
    2a14:	ab 16       	cp	r10, r27
    2a16:	b1 04       	cpc	r11, r1
    2a18:	09 f0       	breq	.+2      	; 0x2a1c <UART0enable+0xd6>
    2a1a:	66 c0       	rjmp	.+204    	; 0x2ae8 <UART0enable+0x1a2>
			case 9:
				m.usart0.reg->ucsr0b |= (1 << UCSZ02);
    2a1c:	e8 e4       	ldi	r30, 0x48	; 72
    2a1e:	f2 e0       	ldi	r31, 0x02	; 2
    2a20:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2a22:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2a24:	11 96       	adiw	r26, 0x01	; 1
    2a26:	8c 91       	ld	r24, X
    2a28:	11 97       	sbiw	r26, 0x01	; 1
    2a2a:	84 60       	ori	r24, 0x04	; 4
    2a2c:	11 96       	adiw	r26, 0x01	; 1
    2a2e:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2a30:	04 ac       	ldd	r0, Z+60	; 0x3c
    2a32:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2a34:	e0 2d       	mov	r30, r0
    2a36:	e4 59       	subi	r30, 0x94	; 148
    2a38:	ff 4f       	sbci	r31, 0xFF	; 255
    2a3a:	80 81       	ld	r24, Z
    2a3c:	86 60       	ori	r24, 0x06	; 6
    2a3e:	80 83       	st	Z, r24
				uart.FDbits = 9;
    2a40:	49 e0       	ldi	r20, 0x09	; 9
			break;
    2a42:	65 c0       	rjmp	.+202    	; 0x2b0e <UART0enable+0x1c8>
			case 8:
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2a44:	e8 e4       	ldi	r30, 0x48	; 72
    2a46:	f2 e0       	ldi	r31, 0x02	; 2
    2a48:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2a4a:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2a4c:	11 96       	adiw	r26, 0x01	; 1
    2a4e:	8c 91       	ld	r24, X
    2a50:	11 97       	sbiw	r26, 0x01	; 1
    2a52:	8b 7f       	andi	r24, 0xFB	; 251
    2a54:	11 96       	adiw	r26, 0x01	; 1
    2a56:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2a58:	04 ac       	ldd	r0, Z+60	; 0x3c
    2a5a:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2a5c:	e0 2d       	mov	r30, r0
    2a5e:	e4 59       	subi	r30, 0x94	; 148
    2a60:	ff 4f       	sbci	r31, 0xFF	; 255
    2a62:	80 81       	ld	r24, Z
    2a64:	86 60       	ori	r24, 0x06	; 6
    2a66:	80 83       	st	Z, r24
				uart.FDbits = 8;
    2a68:	48 e0       	ldi	r20, 0x08	; 8
			break;
    2a6a:	51 c0       	rjmp	.+162    	; 0x2b0e <UART0enable+0x1c8>
			case 7:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2a6c:	e8 e4       	ldi	r30, 0x48	; 72
    2a6e:	f2 e0       	ldi	r31, 0x02	; 2
    2a70:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2a72:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2a74:	11 96       	adiw	r26, 0x01	; 1
    2a76:	8c 91       	ld	r24, X
    2a78:	11 97       	sbiw	r26, 0x01	; 1
    2a7a:	8b 7f       	andi	r24, 0xFB	; 251
    2a7c:	11 96       	adiw	r26, 0x01	; 1
    2a7e:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (1 << UCSZ01);
    2a80:	04 ac       	ldd	r0, Z+60	; 0x3c
    2a82:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2a84:	e0 2d       	mov	r30, r0
				m.usart0.reg->ucsr0c &= ~(1 << UCSZ00);
    2a86:	e4 59       	subi	r30, 0x94	; 148
    2a88:	ff 4f       	sbci	r31, 0xFF	; 255
    2a8a:	80 81       	ld	r24, Z
    2a8c:	8d 7f       	andi	r24, 0xFD	; 253
    2a8e:	84 60       	ori	r24, 0x04	; 4
    2a90:	80 83       	st	Z, r24
				uart.FDbits = 7;
    2a92:	47 e0       	ldi	r20, 0x07	; 7
			break;
    2a94:	3c c0       	rjmp	.+120    	; 0x2b0e <UART0enable+0x1c8>
			case 6:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2a96:	e8 e4       	ldi	r30, 0x48	; 72
    2a98:	f2 e0       	ldi	r31, 0x02	; 2
    2a9a:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2a9c:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2a9e:	11 96       	adiw	r26, 0x01	; 1
    2aa0:	8c 91       	ld	r24, X
    2aa2:	11 97       	sbiw	r26, 0x01	; 1
    2aa4:	8b 7f       	andi	r24, 0xFB	; 251
    2aa6:	11 96       	adiw	r26, 0x01	; 1
    2aa8:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c &= ~(1 << UCSZ01);
    2aaa:	04 ac       	ldd	r0, Z+60	; 0x3c
    2aac:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2aae:	e0 2d       	mov	r30, r0
				m.usart0.reg->ucsr0c |= (1 << UCSZ00);
    2ab0:	e4 59       	subi	r30, 0x94	; 148
    2ab2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ab4:	80 81       	ld	r24, Z
    2ab6:	8b 7f       	andi	r24, 0xFB	; 251
    2ab8:	82 60       	ori	r24, 0x02	; 2
    2aba:	80 83       	st	Z, r24
				uart.FDbits = 6;
    2abc:	46 e0       	ldi	r20, 0x06	; 6
			break;
    2abe:	27 c0       	rjmp	.+78     	; 0x2b0e <UART0enable+0x1c8>
			case 5:	
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2ac0:	e8 e4       	ldi	r30, 0x48	; 72
    2ac2:	f2 e0       	ldi	r31, 0x02	; 2
    2ac4:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2ac6:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2ac8:	11 96       	adiw	r26, 0x01	; 1
    2aca:	8c 91       	ld	r24, X
    2acc:	11 97       	sbiw	r26, 0x01	; 1
    2ace:	8b 7f       	andi	r24, 0xFB	; 251
    2ad0:	11 96       	adiw	r26, 0x01	; 1
    2ad2:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c &= ~(3 << UCSZ00);
    2ad4:	04 ac       	ldd	r0, Z+60	; 0x3c
    2ad6:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2ad8:	e0 2d       	mov	r30, r0
    2ada:	e4 59       	subi	r30, 0x94	; 148
    2adc:	ff 4f       	sbci	r31, 0xFF	; 255
    2ade:	80 81       	ld	r24, Z
    2ae0:	89 7f       	andi	r24, 0xF9	; 249
    2ae2:	80 83       	st	Z, r24
				uart.FDbits = 5;
    2ae4:	45 e0       	ldi	r20, 0x05	; 5
			break;
    2ae6:	13 c0       	rjmp	.+38     	; 0x2b0e <UART0enable+0x1c8>
			default:
				m.usart0.reg->ucsr0b &= ~(1 << UCSZ02);
    2ae8:	e8 e4       	ldi	r30, 0x48	; 72
    2aea:	f2 e0       	ldi	r31, 0x02	; 2
    2aec:	a4 ad       	ldd	r26, Z+60	; 0x3c
    2aee:	b5 ad       	ldd	r27, Z+61	; 0x3d
    2af0:	11 96       	adiw	r26, 0x01	; 1
    2af2:	8c 91       	ld	r24, X
    2af4:	11 97       	sbiw	r26, 0x01	; 1
    2af6:	8b 7f       	andi	r24, 0xFB	; 251
    2af8:	11 96       	adiw	r26, 0x01	; 1
    2afa:	8c 93       	st	X, r24
				m.usart0.reg->ucsr0c |= (3 << UCSZ00);
    2afc:	04 ac       	ldd	r0, Z+60	; 0x3c
    2afe:	f5 ad       	ldd	r31, Z+61	; 0x3d
    2b00:	e0 2d       	mov	r30, r0
    2b02:	e4 59       	subi	r30, 0x94	; 148
    2b04:	ff 4f       	sbci	r31, 0xFF	; 255
    2b06:	80 81       	ld	r24, Z
    2b08:	86 60       	ori	r24, 0x06	; 6
    2b0a:	80 83       	st	Z, r24
				uart.FDbits = 8;
    2b0c:	48 e0       	ldi	r20, 0x08	; 8
			break;
		}
		switch(Stopbits){
    2b0e:	e1 e0       	ldi	r30, 0x01	; 1
    2b10:	8e 16       	cp	r8, r30
    2b12:	91 04       	cpc	r9, r1
    2b14:	29 f0       	breq	.+10     	; 0x2b20 <UART0enable+0x1da>
    2b16:	f2 e0       	ldi	r31, 0x02	; 2
    2b18:	8f 16       	cp	r8, r31
    2b1a:	91 04       	cpc	r9, r1
    2b1c:	61 f0       	breq	.+24     	; 0x2b36 <UART0enable+0x1f0>
    2b1e:	16 c0       	rjmp	.+44     	; 0x2b4c <UART0enable+0x206>
			case 1:
				m.usart0.reg->ucsr0c &= ~(1 << USBS0);
    2b20:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2b24:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2b28:	e4 59       	subi	r30, 0x94	; 148
    2b2a:	ff 4f       	sbci	r31, 0xFF	; 255
    2b2c:	80 81       	ld	r24, Z
    2b2e:	87 7f       	andi	r24, 0xF7	; 247
    2b30:	80 83       	st	Z, r24
				uart.Stopbits = 1;
    2b32:	21 e0       	ldi	r18, 0x01	; 1
			break;
    2b34:	15 c0       	rjmp	.+42     	; 0x2b60 <UART0enable+0x21a>
			case 2:
				m.usart0.reg->ucsr0c |= (1 << USBS0);
    2b36:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2b3a:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2b3e:	e4 59       	subi	r30, 0x94	; 148
    2b40:	ff 4f       	sbci	r31, 0xFF	; 255
    2b42:	80 81       	ld	r24, Z
    2b44:	88 60       	ori	r24, 0x08	; 8
    2b46:	80 83       	st	Z, r24
				uart.Stopbits = 2;
    2b48:	22 e0       	ldi	r18, 0x02	; 2
			break;	
    2b4a:	0a c0       	rjmp	.+20     	; 0x2b60 <UART0enable+0x21a>
			default:
				m.usart0.reg->ucsr0c &= ~(1 << USBS0);
    2b4c:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2b50:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2b54:	e4 59       	subi	r30, 0x94	; 148
    2b56:	ff 4f       	sbci	r31, 0xFF	; 255
    2b58:	80 81       	ld	r24, Z
    2b5a:	87 7f       	andi	r24, 0xF7	; 247
    2b5c:	80 83       	st	Z, r24
				uart.Stopbits = 1;
    2b5e:	21 e0       	ldi	r18, 0x01	; 1
			break;
		}
		switch(Parity){
    2b60:	02 30       	cpi	r16, 0x02	; 2
    2b62:	11 05       	cpc	r17, r1
    2b64:	81 f0       	breq	.+32     	; 0x2b86 <UART0enable+0x240>
    2b66:	03 30       	cpi	r16, 0x03	; 3
    2b68:	11 05       	cpc	r17, r1
    2b6a:	c9 f0       	breq	.+50     	; 0x2b9e <UART0enable+0x258>
    2b6c:	01 2b       	or	r16, r17
    2b6e:	11 f5       	brne	.+68     	; 0x2bb4 <UART0enable+0x26e>
			case 0:
				m.usart0.reg->ucsr0c &= ~(3 << UPM00);
    2b70:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2b74:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2b78:	e4 59       	subi	r30, 0x94	; 148
    2b7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2b7c:	80 81       	ld	r24, Z
    2b7e:	8f 7c       	andi	r24, 0xCF	; 207
    2b80:	80 83       	st	Z, r24
				uart.Parity = 0;
    2b82:	90 e0       	ldi	r25, 0x00	; 0
			break;
    2b84:	21 c0       	rjmp	.+66     	; 0x2bc8 <UART0enable+0x282>
			case 2:
				m.usart0.reg->ucsr0c |= (1 << UPM01);
    2b86:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2b8a:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
				m.usart0.reg->ucsr0c &= ~(1 << UPM00);
    2b8e:	e4 59       	subi	r30, 0x94	; 148
    2b90:	ff 4f       	sbci	r31, 0xFF	; 255
    2b92:	80 81       	ld	r24, Z
    2b94:	8f 7e       	andi	r24, 0xEF	; 239
    2b96:	80 62       	ori	r24, 0x20	; 32
    2b98:	80 83       	st	Z, r24
				uart.Parity = 2;
    2b9a:	92 e0       	ldi	r25, 0x02	; 2
			break;
    2b9c:	15 c0       	rjmp	.+42     	; 0x2bc8 <UART0enable+0x282>
			case 3:
				m.usart0.reg->ucsr0c |= (3 << UPM00);
    2b9e:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2ba2:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2ba6:	e4 59       	subi	r30, 0x94	; 148
    2ba8:	ff 4f       	sbci	r31, 0xFF	; 255
    2baa:	80 81       	ld	r24, Z
    2bac:	80 63       	ori	r24, 0x30	; 48
    2bae:	80 83       	st	Z, r24
				uart.Parity = 3;
    2bb0:	93 e0       	ldi	r25, 0x03	; 3
			break;	
    2bb2:	0a c0       	rjmp	.+20     	; 0x2bc8 <UART0enable+0x282>
			default:
				m.usart0.reg->ucsr0c &= ~(3 << UPM00);
    2bb4:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2bb8:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2bbc:	e4 59       	subi	r30, 0x94	; 148
    2bbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2bc0:	80 81       	ld	r24, Z
    2bc2:	8f 7c       	andi	r24, 0xCF	; 207
    2bc4:	80 83       	st	Z, r24
				uart.Parity = 0;
    2bc6:	90 e0       	ldi	r25, 0x00	; 0
			break;
		}
	#endif
	m.cpu.reg->sreg |= _BV(GLOBAL_INTERRUPT_ENABLE);
    2bc8:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2bcc:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2bd0:	83 85       	ldd	r24, Z+11	; 0x0b
    2bd2:	80 68       	ori	r24, 0x80	; 128
    2bd4:	83 87       	std	Z+11, r24	; 0x0b
	return uart;
    2bd6:	d7 01       	movw	r26, r14
    2bd8:	3c 93       	st	X, r19
    2bda:	11 96       	adiw	r26, 0x01	; 1
    2bdc:	4c 93       	st	X, r20
    2bde:	11 97       	sbiw	r26, 0x01	; 1
    2be0:	12 96       	adiw	r26, 0x02	; 2
    2be2:	2c 93       	st	X, r18
    2be4:	12 97       	sbiw	r26, 0x02	; 2
    2be6:	13 96       	adiw	r26, 0x03	; 3
    2be8:	9c 93       	st	X, r25
    2bea:	13 97       	sbiw	r26, 0x03	; 3
    2bec:	83 e4       	ldi	r24, 0x43	; 67
    2bee:	94 e1       	ldi	r25, 0x14	; 20
    2bf0:	15 96       	adiw	r26, 0x05	; 5
    2bf2:	9c 93       	st	X, r25
    2bf4:	8e 93       	st	-X, r24
    2bf6:	14 97       	sbiw	r26, 0x04	; 4
    2bf8:	8e e4       	ldi	r24, 0x4E	; 78
    2bfa:	94 e1       	ldi	r25, 0x14	; 20
    2bfc:	17 96       	adiw	r26, 0x07	; 7
    2bfe:	9c 93       	st	X, r25
    2c00:	8e 93       	st	-X, r24
    2c02:	16 97       	sbiw	r26, 0x06	; 6
    2c04:	83 e2       	ldi	r24, 0x23	; 35
    2c06:	94 e1       	ldi	r25, 0x14	; 20
    2c08:	19 96       	adiw	r26, 0x09	; 9
    2c0a:	9c 93       	st	X, r25
    2c0c:	8e 93       	st	-X, r24
    2c0e:	18 97       	sbiw	r26, 0x08	; 8
    2c10:	8b e2       	ldi	r24, 0x2B	; 43
    2c12:	94 e1       	ldi	r25, 0x14	; 20
    2c14:	1b 96       	adiw	r26, 0x0b	; 11
    2c16:	9c 93       	st	X, r25
    2c18:	8e 93       	st	-X, r24
    2c1a:	1a 97       	sbiw	r26, 0x0a	; 10
    2c1c:	80 e5       	ldi	r24, 0x50	; 80
    2c1e:	94 e1       	ldi	r25, 0x14	; 20
    2c20:	1d 96       	adiw	r26, 0x0d	; 13
    2c22:	9c 93       	st	X, r25
    2c24:	8e 93       	st	-X, r24
    2c26:	1c 97       	sbiw	r26, 0x0c	; 12
    2c28:	83 e6       	ldi	r24, 0x63	; 99
    2c2a:	94 e1       	ldi	r25, 0x14	; 20
    2c2c:	1f 96       	adiw	r26, 0x0f	; 15
    2c2e:	9c 93       	st	X, r25
    2c30:	8e 93       	st	-X, r24
    2c32:	1e 97       	sbiw	r26, 0x0e	; 14
    2c34:	85 e9       	ldi	r24, 0x95	; 149
    2c36:	94 e1       	ldi	r25, 0x14	; 20
    2c38:	51 96       	adiw	r26, 0x11	; 17
    2c3a:	9c 93       	st	X, r25
    2c3c:	8e 93       	st	-X, r24
    2c3e:	50 97       	sbiw	r26, 0x10	; 16
}
    2c40:	c7 01       	movw	r24, r14
    2c42:	ce 5a       	subi	r28, 0xAE	; 174
    2c44:	df 4f       	sbci	r29, 0xFF	; 255
    2c46:	0f b6       	in	r0, 0x3f	; 63
    2c48:	f8 94       	cli
    2c4a:	de bf       	out	0x3e, r29	; 62
    2c4c:	0f be       	out	0x3f, r0	; 63
    2c4e:	cd bf       	out	0x3d, r28	; 61
    2c50:	df 91       	pop	r29
    2c52:	cf 91       	pop	r28
    2c54:	1f 91       	pop	r17
    2c56:	0f 91       	pop	r16
    2c58:	ff 90       	pop	r15
    2c5a:	ef 90       	pop	r14
    2c5c:	df 90       	pop	r13
    2c5e:	cf 90       	pop	r12
    2c60:	bf 90       	pop	r11
    2c62:	af 90       	pop	r10
    2c64:	9f 90       	pop	r9
    2c66:	8f 90       	pop	r8
    2c68:	08 95       	ret

00002c6a <UART1enable>:
	}
}

// these functions are only for ATmegas with two USART
UART1 UART1enable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    2c6a:	8f 92       	push	r8
    2c6c:	9f 92       	push	r9
    2c6e:	af 92       	push	r10
    2c70:	bf 92       	push	r11
    2c72:	cf 92       	push	r12
    2c74:	df 92       	push	r13
    2c76:	ef 92       	push	r14
    2c78:	ff 92       	push	r15
    2c7a:	0f 93       	push	r16
    2c7c:	1f 93       	push	r17
    2c7e:	cf 93       	push	r28
    2c80:	df 93       	push	r29
    2c82:	cd b7       	in	r28, 0x3d	; 61
    2c84:	de b7       	in	r29, 0x3e	; 62
    2c86:	c2 55       	subi	r28, 0x52	; 82
    2c88:	d1 09       	sbc	r29, r1
    2c8a:	0f b6       	in	r0, 0x3f	; 63
    2c8c:	f8 94       	cli
    2c8e:	de bf       	out	0x3e, r29	; 62
    2c90:	0f be       	out	0x3f, r0	; 63
    2c92:	cd bf       	out	0x3d, r28	; 61
    2c94:	7c 01       	movw	r14, r24
    2c96:	6b 01       	movw	r12, r22
    2c98:	5a 01       	movw	r10, r20
    2c9a:	49 01       	movw	r8, r18
	UART1 uart;
	m = ATMEGA128enable();
    2c9c:	ce 01       	movw	r24, r28
    2c9e:	01 96       	adiw	r24, 0x01	; 1
    2ca0:	0e 94 91 06 	call	0xd22	; 0xd22 <ATMEGA128enable>
    2ca4:	82 e5       	ldi	r24, 0x52	; 82
    2ca6:	fe 01       	movw	r30, r28
    2ca8:	31 96       	adiw	r30, 0x01	; 1
    2caa:	a8 e4       	ldi	r26, 0x48	; 72
    2cac:	b2 e0       	ldi	r27, 0x02	; 2
    2cae:	01 90       	ld	r0, Z+
    2cb0:	0d 92       	st	X+, r0
    2cb2:	8a 95       	dec	r24
    2cb4:	e1 f7       	brne	.-8      	; 0x2cae <UART1enable+0x44>
	rx1buff = BUFFenable( UART1_RX_BUFFER_SIZE, UART1_RxBuf );
    2cb6:	4f ec       	ldi	r20, 0xCF	; 207
    2cb8:	52 e0       	ldi	r21, 0x02	; 2
    2cba:	60 e2       	ldi	r22, 0x20	; 32
    2cbc:	ce 01       	movw	r24, r28
    2cbe:	01 96       	adiw	r24, 0x01	; 1
    2cc0:	19 d2       	rcall	.+1074   	; 0x30f4 <BUFFenable>
    2cc2:	8e e0       	ldi	r24, 0x0E	; 14
    2cc4:	fe 01       	movw	r30, r28
    2cc6:	31 96       	adiw	r30, 0x01	; 1
    2cc8:	a2 ef       	ldi	r26, 0xF2	; 242
    2cca:	b2 e0       	ldi	r27, 0x02	; 2
    2ccc:	01 90       	ld	r0, Z+
    2cce:	0d 92       	st	X+, r0
    2cd0:	8a 95       	dec	r24
    2cd2:	e1 f7       	brne	.-8      	; 0x2ccc <UART1enable+0x62>
	uart.ubrr = baudrate;
    2cd4:	3c 2d       	mov	r19, r12
	uart.rxflush = uart1_rxflush;
	uart.write = uart1_write;
	uart.putch = uart1_putch;
	uart.puts = uart1_puts;
	// Set baud rate
	if ( baudrate & 0x8000 ) {
    2cd6:	dd 20       	and	r13, r13
    2cd8:	44 f4       	brge	.+16     	; 0x2cea <UART1enable+0x80>
		m.usart1.reg->ucsr1a = (1 << U2X1);  // Enable 2x speed 
    2cda:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2cde:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2ce2:	82 e0       	ldi	r24, 0x02	; 2
    2ce4:	83 83       	std	Z+3, r24	; 0x03
		baudrate &= ~0x8000;
    2ce6:	e8 94       	clt
    2ce8:	d7 f8       	bld	r13, 7
	}
	m.usart1.reg->ubrr1h = (unsigned char)(baudrate >> 8);
    2cea:	e8 e8       	ldi	r30, 0x88	; 136
    2cec:	f2 e0       	ldi	r31, 0x02	; 2
    2cee:	a0 81       	ld	r26, Z
    2cf0:	b1 81       	ldd	r27, Z+1	; 0x01
    2cf2:	dc 92       	st	X, r13
	m.usart1.reg->ubrr1l = (unsigned char) baudrate;
    2cf4:	a0 81       	ld	r26, Z
    2cf6:	b1 81       	ldd	r27, Z+1	; 0x01
    2cf8:	11 96       	adiw	r26, 0x01	; 1
    2cfa:	cc 92       	st	X, r12
	// Enable USART receiver and transmitter and receive complete interrupt
	m.usart1.reg->ucsr1b = _BV(RXCIE1) | (1 << RXEN1)|(1 << TXEN1);
    2cfc:	01 90       	ld	r0, Z+
    2cfe:	f0 81       	ld	r31, Z
    2d00:	e0 2d       	mov	r30, r0
    2d02:	88 e9       	ldi	r24, 0x98	; 152
    2d04:	82 83       	std	Z+2, r24	; 0x02
		uart.FDbits = 8;
		uart.Stopbits = 1;
		uart.Parity = 0;
	#else
		// Parameters
		switch(FDbits){
    2d06:	87 e0       	ldi	r24, 0x07	; 7
    2d08:	a8 16       	cp	r10, r24
    2d0a:	b1 04       	cpc	r11, r1
    2d0c:	c9 f1       	breq	.+114    	; 0x2d80 <UART1enable+0x116>
    2d0e:	58 f4       	brcc	.+22     	; 0x2d26 <UART1enable+0xbc>
    2d10:	f5 e0       	ldi	r31, 0x05	; 5
    2d12:	af 16       	cp	r10, r31
    2d14:	b1 04       	cpc	r11, r1
    2d16:	09 f4       	brne	.+2      	; 0x2d1a <UART1enable+0xb0>
    2d18:	67 c0       	rjmp	.+206    	; 0x2de8 <UART1enable+0x17e>
    2d1a:	86 e0       	ldi	r24, 0x06	; 6
    2d1c:	a8 16       	cp	r10, r24
    2d1e:	b1 04       	cpc	r11, r1
    2d20:	09 f4       	brne	.+2      	; 0x2d24 <UART1enable+0xba>
    2d22:	48 c0       	rjmp	.+144    	; 0x2db4 <UART1enable+0x14a>
    2d24:	73 c0       	rjmp	.+230    	; 0x2e0c <UART1enable+0x1a2>
    2d26:	e8 e0       	ldi	r30, 0x08	; 8
    2d28:	ae 16       	cp	r10, r30
    2d2a:	b1 04       	cpc	r11, r1
    2d2c:	b9 f0       	breq	.+46     	; 0x2d5c <UART1enable+0xf2>
    2d2e:	f9 e0       	ldi	r31, 0x09	; 9
    2d30:	af 16       	cp	r10, r31
    2d32:	b1 04       	cpc	r11, r1
    2d34:	09 f0       	breq	.+2      	; 0x2d38 <UART1enable+0xce>
    2d36:	6a c0       	rjmp	.+212    	; 0x2e0c <UART1enable+0x1a2>
			case 9:
				m.usart1.reg->ucsr1b |= (1 << UCSZ12);
    2d38:	e8 e8       	ldi	r30, 0x88	; 136
    2d3a:	f2 e0       	ldi	r31, 0x02	; 2
    2d3c:	a0 81       	ld	r26, Z
    2d3e:	b1 81       	ldd	r27, Z+1	; 0x01
    2d40:	12 96       	adiw	r26, 0x02	; 2
    2d42:	8c 91       	ld	r24, X
    2d44:	12 97       	sbiw	r26, 0x02	; 2
    2d46:	84 60       	ori	r24, 0x04	; 4
    2d48:	12 96       	adiw	r26, 0x02	; 2
    2d4a:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    2d4c:	01 90       	ld	r0, Z+
    2d4e:	f0 81       	ld	r31, Z
    2d50:	e0 2d       	mov	r30, r0
    2d52:	85 81       	ldd	r24, Z+5	; 0x05
    2d54:	86 60       	ori	r24, 0x06	; 6
    2d56:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 9;
    2d58:	49 e0       	ldi	r20, 0x09	; 9
			break;
    2d5a:	69 c0       	rjmp	.+210    	; 0x2e2e <UART1enable+0x1c4>
			case 8:
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    2d5c:	e8 e8       	ldi	r30, 0x88	; 136
    2d5e:	f2 e0       	ldi	r31, 0x02	; 2
    2d60:	a0 81       	ld	r26, Z
    2d62:	b1 81       	ldd	r27, Z+1	; 0x01
    2d64:	12 96       	adiw	r26, 0x02	; 2
    2d66:	8c 91       	ld	r24, X
    2d68:	12 97       	sbiw	r26, 0x02	; 2
    2d6a:	8b 7f       	andi	r24, 0xFB	; 251
    2d6c:	12 96       	adiw	r26, 0x02	; 2
    2d6e:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    2d70:	01 90       	ld	r0, Z+
    2d72:	f0 81       	ld	r31, Z
    2d74:	e0 2d       	mov	r30, r0
    2d76:	85 81       	ldd	r24, Z+5	; 0x05
    2d78:	86 60       	ori	r24, 0x06	; 6
    2d7a:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 8;
    2d7c:	48 e0       	ldi	r20, 0x08	; 8
			break;
    2d7e:	57 c0       	rjmp	.+174    	; 0x2e2e <UART1enable+0x1c4>
			case 7:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    2d80:	e8 e8       	ldi	r30, 0x88	; 136
    2d82:	f2 e0       	ldi	r31, 0x02	; 2
    2d84:	a0 81       	ld	r26, Z
    2d86:	b1 81       	ldd	r27, Z+1	; 0x01
    2d88:	12 96       	adiw	r26, 0x02	; 2
    2d8a:	8c 91       	ld	r24, X
    2d8c:	12 97       	sbiw	r26, 0x02	; 2
    2d8e:	8b 7f       	andi	r24, 0xFB	; 251
    2d90:	12 96       	adiw	r26, 0x02	; 2
    2d92:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (1 << UCSZ11);
    2d94:	a0 81       	ld	r26, Z
    2d96:	b1 81       	ldd	r27, Z+1	; 0x01
    2d98:	15 96       	adiw	r26, 0x05	; 5
    2d9a:	8c 91       	ld	r24, X
    2d9c:	15 97       	sbiw	r26, 0x05	; 5
    2d9e:	84 60       	ori	r24, 0x04	; 4
    2da0:	15 96       	adiw	r26, 0x05	; 5
    2da2:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UCSZ10);
    2da4:	01 90       	ld	r0, Z+
    2da6:	f0 81       	ld	r31, Z
    2da8:	e0 2d       	mov	r30, r0
    2daa:	85 81       	ldd	r24, Z+5	; 0x05
    2dac:	8d 7f       	andi	r24, 0xFD	; 253
    2dae:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 7;
    2db0:	47 e0       	ldi	r20, 0x07	; 7
			break;
    2db2:	3d c0       	rjmp	.+122    	; 0x2e2e <UART1enable+0x1c4>
			case 6:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    2db4:	e8 e8       	ldi	r30, 0x88	; 136
    2db6:	f2 e0       	ldi	r31, 0x02	; 2
    2db8:	a0 81       	ld	r26, Z
    2dba:	b1 81       	ldd	r27, Z+1	; 0x01
    2dbc:	12 96       	adiw	r26, 0x02	; 2
    2dbe:	8c 91       	ld	r24, X
    2dc0:	12 97       	sbiw	r26, 0x02	; 2
    2dc2:	8b 7f       	andi	r24, 0xFB	; 251
    2dc4:	12 96       	adiw	r26, 0x02	; 2
    2dc6:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UCSZ11);
    2dc8:	a0 81       	ld	r26, Z
    2dca:	b1 81       	ldd	r27, Z+1	; 0x01
    2dcc:	15 96       	adiw	r26, 0x05	; 5
    2dce:	8c 91       	ld	r24, X
    2dd0:	15 97       	sbiw	r26, 0x05	; 5
    2dd2:	8b 7f       	andi	r24, 0xFB	; 251
    2dd4:	15 96       	adiw	r26, 0x05	; 5
    2dd6:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (1 << UCSZ10);
    2dd8:	01 90       	ld	r0, Z+
    2dda:	f0 81       	ld	r31, Z
    2ddc:	e0 2d       	mov	r30, r0
    2dde:	85 81       	ldd	r24, Z+5	; 0x05
    2de0:	82 60       	ori	r24, 0x02	; 2
    2de2:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 6;
    2de4:	46 e0       	ldi	r20, 0x06	; 6
			break;
    2de6:	23 c0       	rjmp	.+70     	; 0x2e2e <UART1enable+0x1c4>
			case 5:	
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    2de8:	e8 e8       	ldi	r30, 0x88	; 136
    2dea:	f2 e0       	ldi	r31, 0x02	; 2
    2dec:	a0 81       	ld	r26, Z
    2dee:	b1 81       	ldd	r27, Z+1	; 0x01
    2df0:	12 96       	adiw	r26, 0x02	; 2
    2df2:	8c 91       	ld	r24, X
    2df4:	12 97       	sbiw	r26, 0x02	; 2
    2df6:	8b 7f       	andi	r24, 0xFB	; 251
    2df8:	12 96       	adiw	r26, 0x02	; 2
    2dfa:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(3 << UCSZ10);
    2dfc:	01 90       	ld	r0, Z+
    2dfe:	f0 81       	ld	r31, Z
    2e00:	e0 2d       	mov	r30, r0
    2e02:	85 81       	ldd	r24, Z+5	; 0x05
    2e04:	89 7f       	andi	r24, 0xF9	; 249
    2e06:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 5;
    2e08:	45 e0       	ldi	r20, 0x05	; 5
			break;
    2e0a:	11 c0       	rjmp	.+34     	; 0x2e2e <UART1enable+0x1c4>
			default:
				m.usart1.reg->ucsr1b &= ~(1 << UCSZ12);
    2e0c:	e8 e8       	ldi	r30, 0x88	; 136
    2e0e:	f2 e0       	ldi	r31, 0x02	; 2
    2e10:	a0 81       	ld	r26, Z
    2e12:	b1 81       	ldd	r27, Z+1	; 0x01
    2e14:	12 96       	adiw	r26, 0x02	; 2
    2e16:	8c 91       	ld	r24, X
    2e18:	12 97       	sbiw	r26, 0x02	; 2
    2e1a:	8b 7f       	andi	r24, 0xFB	; 251
    2e1c:	12 96       	adiw	r26, 0x02	; 2
    2e1e:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c |= (3 << UCSZ10);
    2e20:	01 90       	ld	r0, Z+
    2e22:	f0 81       	ld	r31, Z
    2e24:	e0 2d       	mov	r30, r0
    2e26:	85 81       	ldd	r24, Z+5	; 0x05
    2e28:	86 60       	ori	r24, 0x06	; 6
    2e2a:	85 83       	std	Z+5, r24	; 0x05
				uart.FDbits = 8;
    2e2c:	48 e0       	ldi	r20, 0x08	; 8
			break;
		}
		switch(Stopbits){
    2e2e:	81 e0       	ldi	r24, 0x01	; 1
    2e30:	88 16       	cp	r8, r24
    2e32:	91 04       	cpc	r9, r1
    2e34:	29 f0       	breq	.+10     	; 0x2e40 <UART1enable+0x1d6>
    2e36:	e2 e0       	ldi	r30, 0x02	; 2
    2e38:	8e 16       	cp	r8, r30
    2e3a:	91 04       	cpc	r9, r1
    2e3c:	51 f0       	breq	.+20     	; 0x2e52 <UART1enable+0x1e8>
    2e3e:	12 c0       	rjmp	.+36     	; 0x2e64 <UART1enable+0x1fa>
			case 1:
				m.usart1.reg->ucsr1c &= ~(1 << USBS1);
    2e40:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2e44:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2e48:	85 81       	ldd	r24, Z+5	; 0x05
    2e4a:	87 7f       	andi	r24, 0xF7	; 247
    2e4c:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 1;
    2e4e:	21 e0       	ldi	r18, 0x01	; 1
			break;
    2e50:	11 c0       	rjmp	.+34     	; 0x2e74 <UART1enable+0x20a>
			case 2:
				m.usart1.reg->ucsr1c |= (1 << USBS1);
    2e52:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2e56:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2e5a:	85 81       	ldd	r24, Z+5	; 0x05
    2e5c:	88 60       	ori	r24, 0x08	; 8
    2e5e:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 2;
    2e60:	22 e0       	ldi	r18, 0x02	; 2
			break;
    2e62:	08 c0       	rjmp	.+16     	; 0x2e74 <UART1enable+0x20a>
			default:
				m.usart1.reg->ucsr1c &= ~(1 << USBS1);
    2e64:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2e68:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2e6c:	85 81       	ldd	r24, Z+5	; 0x05
    2e6e:	87 7f       	andi	r24, 0xF7	; 247
    2e70:	85 83       	std	Z+5, r24	; 0x05
				uart.Stopbits = 1;
    2e72:	21 e0       	ldi	r18, 0x01	; 1
			break;
		}
		switch(Parity){
    2e74:	02 30       	cpi	r16, 0x02	; 2
    2e76:	11 05       	cpc	r17, r1
    2e78:	71 f0       	breq	.+28     	; 0x2e96 <UART1enable+0x22c>
    2e7a:	03 30       	cpi	r16, 0x03	; 3
    2e7c:	11 05       	cpc	r17, r1
    2e7e:	e9 f0       	breq	.+58     	; 0x2eba <UART1enable+0x250>
    2e80:	01 2b       	or	r16, r17
    2e82:	21 f5       	brne	.+72     	; 0x2ecc <UART1enable+0x262>
			case 0: // NONE
				m.usart1.reg->ucsr1c &= ~(3 << UPM10);
    2e84:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2e88:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2e8c:	85 81       	ldd	r24, Z+5	; 0x05
    2e8e:	8f 7c       	andi	r24, 0xCF	; 207
    2e90:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 0;
    2e92:	90 e0       	ldi	r25, 0x00	; 0
			break;
    2e94:	23 c0       	rjmp	.+70     	; 0x2edc <UART1enable+0x272>
			case 2: // EVEN
				m.usart1.reg->ucsr1c |= (1 << UPM11);
    2e96:	e8 e8       	ldi	r30, 0x88	; 136
    2e98:	f2 e0       	ldi	r31, 0x02	; 2
    2e9a:	a0 81       	ld	r26, Z
    2e9c:	b1 81       	ldd	r27, Z+1	; 0x01
    2e9e:	15 96       	adiw	r26, 0x05	; 5
    2ea0:	8c 91       	ld	r24, X
    2ea2:	15 97       	sbiw	r26, 0x05	; 5
    2ea4:	80 62       	ori	r24, 0x20	; 32
    2ea6:	15 96       	adiw	r26, 0x05	; 5
    2ea8:	8c 93       	st	X, r24
				m.usart1.reg->ucsr1c &= ~(1 << UPM10);
    2eaa:	01 90       	ld	r0, Z+
    2eac:	f0 81       	ld	r31, Z
    2eae:	e0 2d       	mov	r30, r0
    2eb0:	85 81       	ldd	r24, Z+5	; 0x05
    2eb2:	8f 7e       	andi	r24, 0xEF	; 239
    2eb4:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 2;
    2eb6:	92 e0       	ldi	r25, 0x02	; 2
			break;
    2eb8:	11 c0       	rjmp	.+34     	; 0x2edc <UART1enable+0x272>
			case 3: // ODD
				m.usart1.reg->ucsr1c |= (3 << UPM10);
    2eba:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2ebe:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2ec2:	85 81       	ldd	r24, Z+5	; 0x05
    2ec4:	80 63       	ori	r24, 0x30	; 48
    2ec6:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 3;
    2ec8:	93 e0       	ldi	r25, 0x03	; 3
			break;	
    2eca:	08 c0       	rjmp	.+16     	; 0x2edc <UART1enable+0x272>
			default:
				m.usart1.reg->ucsr1c &= ~(3 << UPM10);
    2ecc:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    2ed0:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    2ed4:	85 81       	ldd	r24, Z+5	; 0x05
    2ed6:	8f 7c       	andi	r24, 0xCF	; 207
    2ed8:	85 83       	std	Z+5, r24	; 0x05
				uart.Parity = 0;
    2eda:	90 e0       	ldi	r25, 0x00	; 0
			break;
		}
	#endif
	m.cpu.reg->sreg |= _BV(GLOBAL_INTERRUPT_ENABLE);
    2edc:	e0 91 52 02 	lds	r30, 0x0252	; 0x800252 <m+0xa>
    2ee0:	f0 91 53 02 	lds	r31, 0x0253	; 0x800253 <m+0xb>
    2ee4:	83 85       	ldd	r24, Z+11	; 0x0b
    2ee6:	80 68       	ori	r24, 0x80	; 128
    2ee8:	83 87       	std	Z+11, r24	; 0x0b
	return uart;
    2eea:	f7 01       	movw	r30, r14
    2eec:	30 83       	st	Z, r19
    2eee:	41 83       	std	Z+1, r20	; 0x01
    2ef0:	22 83       	std	Z+2, r18	; 0x02
    2ef2:	93 83       	std	Z+3, r25	; 0x03
    2ef4:	85 e6       	ldi	r24, 0x65	; 101
    2ef6:	94 e1       	ldi	r25, 0x14	; 20
    2ef8:	95 83       	std	Z+5, r25	; 0x05
    2efa:	84 83       	std	Z+4, r24	; 0x04
    2efc:	80 e7       	ldi	r24, 0x70	; 112
    2efe:	94 e1       	ldi	r25, 0x14	; 20
    2f00:	97 83       	std	Z+7, r25	; 0x07
    2f02:	86 83       	std	Z+6, r24	; 0x06
    2f04:	83 e3       	ldi	r24, 0x33	; 51
    2f06:	94 e1       	ldi	r25, 0x14	; 20
    2f08:	91 87       	std	Z+9, r25	; 0x09
    2f0a:	80 87       	std	Z+8, r24	; 0x08
    2f0c:	8b e3       	ldi	r24, 0x3B	; 59
    2f0e:	94 e1       	ldi	r25, 0x14	; 20
    2f10:	93 87       	std	Z+11, r25	; 0x0b
    2f12:	82 87       	std	Z+10, r24	; 0x0a
    2f14:	82 e7       	ldi	r24, 0x72	; 114
    2f16:	94 e1       	ldi	r25, 0x14	; 20
    2f18:	95 87       	std	Z+13, r25	; 0x0d
    2f1a:	84 87       	std	Z+12, r24	; 0x0c
    2f1c:	85 e8       	ldi	r24, 0x85	; 133
    2f1e:	94 e1       	ldi	r25, 0x14	; 20
    2f20:	97 87       	std	Z+15, r25	; 0x0f
    2f22:	86 87       	std	Z+14, r24	; 0x0e
    2f24:	87 e8       	ldi	r24, 0x87	; 135
    2f26:	94 e1       	ldi	r25, 0x14	; 20
    2f28:	91 8b       	std	Z+17, r25	; 0x11
    2f2a:	80 8b       	std	Z+16, r24	; 0x10
}
    2f2c:	c7 01       	movw	r24, r14
    2f2e:	ce 5a       	subi	r28, 0xAE	; 174
    2f30:	df 4f       	sbci	r29, 0xFF	; 255
    2f32:	0f b6       	in	r0, 0x3f	; 63
    2f34:	f8 94       	cli
    2f36:	de bf       	out	0x3e, r29	; 62
    2f38:	0f be       	out	0x3f, r0	; 63
    2f3a:	cd bf       	out	0x3d, r28	; 61
    2f3c:	df 91       	pop	r29
    2f3e:	cf 91       	pop	r28
    2f40:	1f 91       	pop	r17
    2f42:	0f 91       	pop	r16
    2f44:	ff 90       	pop	r15
    2f46:	ef 90       	pop	r14
    2f48:	df 90       	pop	r13
    2f4a:	cf 90       	pop	r12
    2f4c:	bf 90       	pop	r11
    2f4e:	af 90       	pop	r10
    2f50:	9f 90       	pop	r9
    2f52:	8f 90       	pop	r8
    2f54:	08 95       	ret

00002f56 <__vector_18>:
	}
}

/*** File Interrupt ***/
ISR(UART0_RECEIVE_INTERRUPT)
{
    2f56:	1f 92       	push	r1
    2f58:	0f 92       	push	r0
    2f5a:	0f b6       	in	r0, 0x3f	; 63
    2f5c:	0f 92       	push	r0
    2f5e:	11 24       	eor	r1, r1
    2f60:	0b b6       	in	r0, 0x3b	; 59
    2f62:	0f 92       	push	r0
    2f64:	2f 93       	push	r18
    2f66:	3f 93       	push	r19
    2f68:	4f 93       	push	r20
    2f6a:	5f 93       	push	r21
    2f6c:	6f 93       	push	r22
    2f6e:	7f 93       	push	r23
    2f70:	8f 93       	push	r24
    2f72:	9f 93       	push	r25
    2f74:	af 93       	push	r26
    2f76:	bf 93       	push	r27
    2f78:	ef 93       	push	r30
    2f7a:	ff 93       	push	r31
	unsigned char bit9;
	unsigned char usr;
	
	usr  = m.usart0.reg->ucsr0a;
    2f7c:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2f80:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
	bit9 = m.usart0.reg->ucsr0b;
	bit9 = 0x01 & (bit9 >> 1);
	
	UART0_LastRxError = (usr & (_BV(FE0) | _BV(DOR0)));
    2f84:	82 81       	ldd	r24, Z+2	; 0x02
    2f86:	88 71       	andi	r24, 0x18	; 24
    2f88:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <UART0_LastRxError>
	
	UART0_Rx = m.usart0.reg->udr0;
    2f8c:	63 81       	ldd	r22, Z+3	; 0x03
    2f8e:	60 93 c0 02 	sts	0x02C0, r22	; 0x8002c0 <UART0_Rx>
	rx0buff.push(&rx0buff, UART0_Rx);
    2f92:	e0 91 c9 02 	lds	r30, 0x02C9	; 0x8002c9 <rx0buff+0x8>
    2f96:	f0 91 ca 02 	lds	r31, 0x02CA	; 0x8002ca <rx0buff+0x9>
    2f9a:	81 ec       	ldi	r24, 0xC1	; 193
    2f9c:	92 e0       	ldi	r25, 0x02	; 2
    2f9e:	09 95       	icall
}
    2fa0:	ff 91       	pop	r31
    2fa2:	ef 91       	pop	r30
    2fa4:	bf 91       	pop	r27
    2fa6:	af 91       	pop	r26
    2fa8:	9f 91       	pop	r25
    2faa:	8f 91       	pop	r24
    2fac:	7f 91       	pop	r23
    2fae:	6f 91       	pop	r22
    2fb0:	5f 91       	pop	r21
    2fb2:	4f 91       	pop	r20
    2fb4:	3f 91       	pop	r19
    2fb6:	2f 91       	pop	r18
    2fb8:	0f 90       	pop	r0
    2fba:	0b be       	out	0x3b, r0	; 59
    2fbc:	0f 90       	pop	r0
    2fbe:	0f be       	out	0x3f, r0	; 63
    2fc0:	0f 90       	pop	r0
    2fc2:	1f 90       	pop	r1
    2fc4:	18 95       	reti

00002fc6 <__vector_19>:
ISR(UART0_TRANSMIT_INTERRUPT)
{
    2fc6:	1f 92       	push	r1
    2fc8:	0f 92       	push	r0
    2fca:	0f b6       	in	r0, 0x3f	; 63
    2fcc:	0f 92       	push	r0
    2fce:	11 24       	eor	r1, r1
    2fd0:	0b b6       	in	r0, 0x3b	; 59
    2fd2:	0f 92       	push	r0
    2fd4:	8f 93       	push	r24
    2fd6:	ef 93       	push	r30
    2fd8:	ff 93       	push	r31
	m.usart0.reg->ucsr0b &= ~_BV(UDRIE0);
    2fda:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <m+0x3c>
    2fde:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <m+0x3d>
    2fe2:	81 81       	ldd	r24, Z+1	; 0x01
    2fe4:	8f 7d       	andi	r24, 0xDF	; 223
    2fe6:	81 83       	std	Z+1, r24	; 0x01
}
    2fe8:	ff 91       	pop	r31
    2fea:	ef 91       	pop	r30
    2fec:	8f 91       	pop	r24
    2fee:	0f 90       	pop	r0
    2ff0:	0b be       	out	0x3b, r0	; 59
    2ff2:	0f 90       	pop	r0
    2ff4:	0f be       	out	0x3f, r0	; 63
    2ff6:	0f 90       	pop	r0
    2ff8:	1f 90       	pop	r1
    2ffa:	18 95       	reti

00002ffc <__vector_30>:

SIGNAL(UART1_RECEIVE_INTERRUPT)
{
    2ffc:	1f 92       	push	r1
    2ffe:	0f 92       	push	r0
    3000:	0f b6       	in	r0, 0x3f	; 63
    3002:	0f 92       	push	r0
    3004:	11 24       	eor	r1, r1
    3006:	0b b6       	in	r0, 0x3b	; 59
    3008:	0f 92       	push	r0
    300a:	2f 93       	push	r18
    300c:	3f 93       	push	r19
    300e:	4f 93       	push	r20
    3010:	5f 93       	push	r21
    3012:	6f 93       	push	r22
    3014:	7f 93       	push	r23
    3016:	8f 93       	push	r24
    3018:	9f 93       	push	r25
    301a:	af 93       	push	r26
    301c:	bf 93       	push	r27
    301e:	ef 93       	push	r30
    3020:	ff 93       	push	r31
	unsigned char bit9;
	unsigned char usr;
	
	usr  = m.usart1.reg->ucsr1a;
    3022:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    3026:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
	bit9 = m.usart1.reg->ucsr1b;
	bit9 = 0x01 & (bit9 >> 1);
 	   
	UART1_LastRxError = (usr & (_BV(FE1) | _BV(DOR1)));
    302a:	83 81       	ldd	r24, Z+3	; 0x03
    302c:	88 71       	andi	r24, 0x18	; 24
    302e:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <UART1_LastRxError>
	
	UART1_Rx = m.usart1.reg->udr1;
    3032:	64 81       	ldd	r22, Z+4	; 0x04
    3034:	60 93 bf 02 	sts	0x02BF, r22	; 0x8002bf <UART1_Rx>
	rx1buff.push(&rx1buff, UART1_Rx);
    3038:	e0 91 fa 02 	lds	r30, 0x02FA	; 0x8002fa <rx1buff+0x8>
    303c:	f0 91 fb 02 	lds	r31, 0x02FB	; 0x8002fb <rx1buff+0x9>
    3040:	82 ef       	ldi	r24, 0xF2	; 242
    3042:	92 e0       	ldi	r25, 0x02	; 2
    3044:	09 95       	icall
}
    3046:	ff 91       	pop	r31
    3048:	ef 91       	pop	r30
    304a:	bf 91       	pop	r27
    304c:	af 91       	pop	r26
    304e:	9f 91       	pop	r25
    3050:	8f 91       	pop	r24
    3052:	7f 91       	pop	r23
    3054:	6f 91       	pop	r22
    3056:	5f 91       	pop	r21
    3058:	4f 91       	pop	r20
    305a:	3f 91       	pop	r19
    305c:	2f 91       	pop	r18
    305e:	0f 90       	pop	r0
    3060:	0b be       	out	0x3b, r0	; 59
    3062:	0f 90       	pop	r0
    3064:	0f be       	out	0x3f, r0	; 63
    3066:	0f 90       	pop	r0
    3068:	1f 90       	pop	r1
    306a:	18 95       	reti

0000306c <__vector_31>:
SIGNAL(UART1_TRANSMIT_INTERRUPT)
{
    306c:	1f 92       	push	r1
    306e:	0f 92       	push	r0
    3070:	0f b6       	in	r0, 0x3f	; 63
    3072:	0f 92       	push	r0
    3074:	11 24       	eor	r1, r1
    3076:	0b b6       	in	r0, 0x3b	; 59
    3078:	0f 92       	push	r0
    307a:	8f 93       	push	r24
    307c:	ef 93       	push	r30
    307e:	ff 93       	push	r31
	m.usart1.reg->ucsr1b &= ~_BV(UDRIE1);
    3080:	e0 91 88 02 	lds	r30, 0x0288	; 0x800288 <m+0x40>
    3084:	f0 91 89 02 	lds	r31, 0x0289	; 0x800289 <m+0x41>
    3088:	82 81       	ldd	r24, Z+2	; 0x02
    308a:	8f 7d       	andi	r24, 0xDF	; 223
    308c:	82 83       	std	Z+2, r24	; 0x02
}
    308e:	ff 91       	pop	r31
    3090:	ef 91       	pop	r30
    3092:	8f 91       	pop	r24
    3094:	0f 90       	pop	r0
    3096:	0b be       	out	0x3b, r0	; 59
    3098:	0f 90       	pop	r0
    309a:	0f be       	out	0x3f, r0	; 63
    309c:	0f 90       	pop	r0
    309e:	1f 90       	pop	r1
    30a0:	18 95       	reti

000030a2 <BUFF_push>:
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
	if(data){
    30a2:	66 23       	and	r22, r22
    30a4:	c1 f0       	breq	.+48     	; 0x30d6 <BUFF_push+0x34>
	return ret; // return copy
}

void BUFF_push( BUFF* self, BUFFvar data ){
	BUFFvar* head; BUFFvar* next;
	head = self->head;
    30a6:	dc 01       	movw	r26, r24
    30a8:	12 96       	adiw	r26, 0x02	; 2
    30aa:	ed 91       	ld	r30, X+
    30ac:	fc 91       	ld	r31, X
    30ae:	13 97       	sbiw	r26, 0x03	; 3
	if(data){
		if( head == self->end ){
    30b0:	14 96       	adiw	r26, 0x04	; 4
    30b2:	2d 91       	ld	r18, X+
    30b4:	3c 91       	ld	r19, X
    30b6:	15 97       	sbiw	r26, 0x05	; 5
    30b8:	e2 17       	cp	r30, r18
    30ba:	f3 07       	cpc	r31, r19
    30bc:	29 f4       	brne	.+10     	; 0x30c8 <BUFF_push+0x26>
			head = self->orig;
    30be:	ed 91       	ld	r30, X+
    30c0:	fc 91       	ld	r31, X
			next = head + 1;
    30c2:	df 01       	movw	r26, r30
    30c4:	11 96       	adiw	r26, 0x01	; 1
    30c6:	02 c0       	rjmp	.+4      	; 0x30cc <BUFF_push+0x2a>
		}else{
			next = head + 1;
    30c8:	df 01       	movw	r26, r30
    30ca:	11 96       	adiw	r26, 0x01	; 1
		}
			*head = data;
    30cc:	60 83       	st	Z, r22
			*next = 0;
    30ce:	1c 92       	st	X, r1
			self->head = next;
    30d0:	fc 01       	movw	r30, r24
    30d2:	b3 83       	std	Z+3, r27	; 0x03
    30d4:	a2 83       	std	Z+2, r26	; 0x02
    30d6:	08 95       	ret

000030d8 <BUFF_raw>:
	}
}

BUFFvar* BUFF_raw( BUFF* self){
		return self->orig;
}
    30d8:	fc 01       	movw	r30, r24
    30da:	80 81       	ld	r24, Z
    30dc:	91 81       	ldd	r25, Z+1	; 0x01
    30de:	08 95       	ret

000030e0 <BUFF_flush>:

void BUFF_flush( BUFF* self ){
	BUFFvar* head;
	head = self->orig;
    30e0:	dc 01       	movw	r26, r24
    30e2:	ed 91       	ld	r30, X+
    30e4:	fc 91       	ld	r31, X
    30e6:	11 97       	sbiw	r26, 0x01	; 1
	self->head = head;
    30e8:	13 96       	adiw	r26, 0x03	; 3
    30ea:	fc 93       	st	X, r31
    30ec:	ee 93       	st	-X, r30
    30ee:	12 97       	sbiw	r26, 0x02	; 2
	*head = 0;
    30f0:	10 82       	st	Z, r1
    30f2:	08 95       	ret

000030f4 <BUFFenable>:
BUFFvar* BUFF_raw(BUFF* self);
void BUFF_flush(BUFF* self);

/*** Procedure & Function ***/
BUFF BUFFenable( uint8_t size_buff, BUFFvar* buff )
{
    30f4:	fc 01       	movw	r30, r24
	ret.end = buff + ( size_buff - 1 ); // generic
	// function pointers
	ret.push = BUFF_push;
	ret.raw = BUFF_raw;
	ret.flush = BUFF_flush;
	return ret; // return copy
    30f6:	51 83       	std	Z+1, r21	; 0x01
    30f8:	40 83       	st	Z, r20
    30fa:	53 83       	std	Z+3, r21	; 0x03
    30fc:	42 83       	std	Z+2, r20	; 0x02
    30fe:	70 e0       	ldi	r23, 0x00	; 0
    3100:	61 50       	subi	r22, 0x01	; 1
    3102:	71 09       	sbc	r23, r1
    3104:	46 0f       	add	r20, r22
    3106:	57 1f       	adc	r21, r23
    3108:	55 83       	std	Z+5, r21	; 0x05
    310a:	44 83       	std	Z+4, r20	; 0x04
    310c:	81 e5       	ldi	r24, 0x51	; 81
    310e:	98 e1       	ldi	r25, 0x18	; 24
    3110:	91 87       	std	Z+9, r25	; 0x09
    3112:	80 87       	std	Z+8, r24	; 0x08
    3114:	8c e6       	ldi	r24, 0x6C	; 108
    3116:	98 e1       	ldi	r25, 0x18	; 24
    3118:	93 87       	std	Z+11, r25	; 0x0b
    311a:	82 87       	std	Z+10, r24	; 0x0a
    311c:	80 e7       	ldi	r24, 0x70	; 112
    311e:	98 e1       	ldi	r25, 0x18	; 24
    3120:	95 87       	std	Z+13, r25	; 0x0d
    3122:	84 87       	std	Z+12, r24	; 0x0c
}
    3124:	cf 01       	movw	r24, r30
    3126:	08 95       	ret

00003128 <FUNCswap>:
	return i;
}
uint8_t bintobcd(uint8_t bin)
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
    3128:	cf 92       	push	r12
    312a:	df 92       	push	r13
    312c:	ef 92       	push	r14
    312e:	ff 92       	push	r15
    3130:	0f 93       	push	r16
    3132:	1f 93       	push	r17
    3134:	fc 01       	movw	r30, r24
    3136:	00 81       	ld	r16, Z
    3138:	11 81       	ldd	r17, Z+1	; 0x01
    313a:	22 81       	ldd	r18, Z+2	; 0x02
    313c:	33 81       	ldd	r19, Z+3	; 0x03
    313e:	fb 01       	movw	r30, r22
    3140:	c0 80       	ld	r12, Z
    3142:	d1 80       	ldd	r13, Z+1	; 0x01
    3144:	e2 80       	ldd	r14, Z+2	; 0x02
    3146:	f3 80       	ldd	r15, Z+3	; 0x03
    3148:	fc 01       	movw	r30, r24
    314a:	c0 82       	st	Z, r12
    314c:	d1 82       	std	Z+1, r13	; 0x01
    314e:	e2 82       	std	Z+2, r14	; 0x02
    3150:	f3 82       	std	Z+3, r15	; 0x03
    3152:	fb 01       	movw	r30, r22
    3154:	00 83       	st	Z, r16
    3156:	11 83       	std	Z+1, r17	; 0x01
    3158:	22 83       	std	Z+2, r18	; 0x02
    315a:	33 83       	std	Z+3, r19	; 0x03
    315c:	1f 91       	pop	r17
    315e:	0f 91       	pop	r16
    3160:	ff 90       	pop	r15
    3162:	ef 90       	pop	r14
    3164:	df 90       	pop	r13
    3166:	cf 90       	pop	r12
    3168:	08 95       	ret

0000316a <FUNCcopy>:
    316a:	fb 01       	movw	r30, r22
    316c:	20 81       	ld	r18, Z
    316e:	fc 01       	movw	r30, r24
    3170:	20 83       	st	Z, r18
    3172:	22 23       	and	r18, r18
    3174:	39 f0       	breq	.+14     	; 0x3184 <FUNCcopy+0x1a>
    3176:	db 01       	movw	r26, r22
    3178:	11 96       	adiw	r26, 0x01	; 1
    317a:	31 96       	adiw	r30, 0x01	; 1
    317c:	9d 91       	ld	r25, X+
    317e:	91 93       	st	Z+, r25
    3180:	91 11       	cpse	r25, r1
    3182:	fc cf       	rjmp	.-8      	; 0x317c <FUNCcopy+0x12>
    3184:	08 95       	ret

00003186 <FUNCsqueeze>:
    3186:	cf 93       	push	r28
    3188:	df 93       	push	r29
    318a:	ec 01       	movw	r28, r24
    318c:	98 81       	ld	r25, Y
    318e:	99 23       	and	r25, r25
    3190:	99 f0       	breq	.+38     	; 0x31b8 <FUNCsqueeze+0x32>
    3192:	fe 01       	movw	r30, r28
    3194:	31 96       	adiw	r30, 0x01	; 1
    3196:	20 e0       	ldi	r18, 0x00	; 0
    3198:	30 e0       	ldi	r19, 0x00	; 0
    319a:	49 2f       	mov	r20, r25
    319c:	50 e0       	ldi	r21, 0x00	; 0
    319e:	46 17       	cp	r20, r22
    31a0:	57 07       	cpc	r21, r23
    31a2:	31 f0       	breq	.+12     	; 0x31b0 <FUNCsqueeze+0x2a>
    31a4:	de 01       	movw	r26, r28
    31a6:	a2 0f       	add	r26, r18
    31a8:	b3 1f       	adc	r27, r19
    31aa:	9c 93       	st	X, r25
    31ac:	2f 5f       	subi	r18, 0xFF	; 255
    31ae:	3f 4f       	sbci	r19, 0xFF	; 255
    31b0:	91 91       	ld	r25, Z+
    31b2:	91 11       	cpse	r25, r1
    31b4:	f2 cf       	rjmp	.-28     	; 0x319a <FUNCsqueeze+0x14>
    31b6:	02 c0       	rjmp	.+4      	; 0x31bc <FUNCsqueeze+0x36>
    31b8:	20 e0       	ldi	r18, 0x00	; 0
    31ba:	30 e0       	ldi	r19, 0x00	; 0
    31bc:	fe 01       	movw	r30, r28
    31be:	e2 0f       	add	r30, r18
    31c0:	f3 1f       	adc	r31, r19
    31c2:	10 82       	st	Z, r1
    31c4:	df 91       	pop	r29
    31c6:	cf 91       	pop	r28
    31c8:	08 95       	ret

000031ca <FUNCshellsort>:
    31ca:	2f 92       	push	r2
    31cc:	3f 92       	push	r3
    31ce:	4f 92       	push	r4
    31d0:	5f 92       	push	r5
    31d2:	6f 92       	push	r6
    31d4:	7f 92       	push	r7
    31d6:	8f 92       	push	r8
    31d8:	9f 92       	push	r9
    31da:	af 92       	push	r10
    31dc:	bf 92       	push	r11
    31de:	cf 92       	push	r12
    31e0:	df 92       	push	r13
    31e2:	ef 92       	push	r14
    31e4:	ff 92       	push	r15
    31e6:	0f 93       	push	r16
    31e8:	1f 93       	push	r17
    31ea:	cf 93       	push	r28
    31ec:	df 93       	push	r29
    31ee:	00 d0       	rcall	.+0      	; 0x31f0 <FUNCshellsort+0x26>
    31f0:	00 d0       	rcall	.+0      	; 0x31f2 <FUNCshellsort+0x28>
    31f2:	cd b7       	in	r28, 0x3d	; 61
    31f4:	de b7       	in	r29, 0x3e	; 62
    31f6:	2c 01       	movw	r4, r24
    31f8:	1b 01       	movw	r2, r22
    31fa:	4b 01       	movw	r8, r22
    31fc:	77 23       	and	r23, r23
    31fe:	1c f4       	brge	.+6      	; 0x3206 <FUNCshellsort+0x3c>
    3200:	2f ef       	ldi	r18, 0xFF	; 255
    3202:	82 1a       	sub	r8, r18
    3204:	92 0a       	sbc	r9, r18
    3206:	95 94       	asr	r9
    3208:	87 94       	ror	r8
    320a:	18 14       	cp	r1, r8
    320c:	19 04       	cpc	r1, r9
    320e:	0c f4       	brge	.+2      	; 0x3212 <FUNCshellsort+0x48>
    3210:	51 c0       	rjmp	.+162    	; 0x32b4 <FUNCshellsort+0xea>
    3212:	6a c0       	rjmp	.+212    	; 0x32e8 <FUNCshellsort+0x11e>
    3214:	96 01       	movw	r18, r12
    3216:	dd 20       	and	r13, r13
    3218:	9c f1       	brlt	.+102    	; 0x3280 <FUNCshellsort+0xb6>
    321a:	f5 01       	movw	r30, r10
    321c:	40 81       	ld	r20, Z
    321e:	51 81       	ldd	r21, Z+1	; 0x01
    3220:	f4 01       	movw	r30, r8
    3222:	60 81       	ld	r22, Z
    3224:	71 81       	ldd	r23, Z+1	; 0x01
    3226:	64 17       	cp	r22, r20
    3228:	75 07       	cpc	r23, r21
    322a:	54 f5       	brge	.+84     	; 0x3280 <FUNCshellsort+0xb6>
    322c:	8c 01       	movw	r16, r24
    322e:	0a 0d       	add	r16, r10
    3230:	1b 1d       	adc	r17, r11
    3232:	d4 01       	movw	r26, r8
    3234:	bc 82       	std	Y+4, r11	; 0x04
    3236:	ab 82       	std	Y+3, r10	; 0x03
    3238:	ba 82       	std	Y+2, r11	; 0x02
    323a:	a9 82       	std	Y+1, r10	; 0x01
    323c:	eb 81       	ldd	r30, Y+3	; 0x03
    323e:	fc 81       	ldd	r31, Y+4	; 0x04
    3240:	71 83       	std	Z+1, r23	; 0x01
    3242:	60 83       	st	Z, r22
    3244:	11 96       	adiw	r26, 0x01	; 1
    3246:	5c 93       	st	X, r21
    3248:	4e 93       	st	-X, r20
    324a:	2e 19       	sub	r18, r14
    324c:	3f 09       	sbc	r19, r15
    324e:	c2 f0       	brmi	.+48     	; 0x3280 <FUNCshellsort+0xb6>
    3250:	f8 01       	movw	r30, r16
    3252:	40 81       	ld	r20, Z
    3254:	51 81       	ldd	r21, Z+1	; 0x01
    3256:	e9 81       	ldd	r30, Y+1	; 0x01
    3258:	fa 81       	ldd	r31, Y+2	; 0x02
    325a:	60 81       	ld	r22, Z
    325c:	71 81       	ldd	r23, Z+1	; 0x01
    325e:	08 0f       	add	r16, r24
    3260:	19 1f       	adc	r17, r25
    3262:	e8 0f       	add	r30, r24
    3264:	f9 1f       	adc	r31, r25
    3266:	fa 83       	std	Y+2, r31	; 0x02
    3268:	e9 83       	std	Y+1, r30	; 0x01
    326a:	eb 81       	ldd	r30, Y+3	; 0x03
    326c:	fc 81       	ldd	r31, Y+4	; 0x04
    326e:	e8 0f       	add	r30, r24
    3270:	f9 1f       	adc	r31, r25
    3272:	fc 83       	std	Y+4, r31	; 0x04
    3274:	eb 83       	std	Y+3, r30	; 0x03
    3276:	a8 0f       	add	r26, r24
    3278:	b9 1f       	adc	r27, r25
    327a:	64 17       	cp	r22, r20
    327c:	75 07       	cpc	r23, r21
    327e:	f4 f2       	brlt	.-68     	; 0x323c <FUNCshellsort+0x72>
    3280:	ff ef       	ldi	r31, 0xFF	; 255
    3282:	cf 1a       	sub	r12, r31
    3284:	df 0a       	sbc	r13, r31
    3286:	22 e0       	ldi	r18, 0x02	; 2
    3288:	a2 0e       	add	r10, r18
    328a:	b1 1c       	adc	r11, r1
    328c:	e2 e0       	ldi	r30, 0x02	; 2
    328e:	8e 0e       	add	r8, r30
    3290:	91 1c       	adc	r9, r1
    3292:	c6 14       	cp	r12, r6
    3294:	d7 04       	cpc	r13, r7
    3296:	09 f0       	breq	.+2      	; 0x329a <FUNCshellsort+0xd0>
    3298:	bd cf       	rjmp	.-134    	; 0x3214 <FUNCshellsort+0x4a>
    329a:	47 01       	movw	r8, r14
    329c:	ff 20       	and	r15, r15
    329e:	1c f4       	brge	.+6      	; 0x32a6 <FUNCshellsort+0xdc>
    32a0:	ff ef       	ldi	r31, 0xFF	; 255
    32a2:	8f 1a       	sub	r8, r31
    32a4:	9f 0a       	sbc	r9, r31
    32a6:	95 94       	asr	r9
    32a8:	87 94       	ror	r8
    32aa:	18 14       	cp	r1, r8
    32ac:	19 04       	cpc	r1, r9
    32ae:	e4 f4       	brge	.+56     	; 0x32e8 <FUNCshellsort+0x11e>
    32b0:	74 01       	movw	r14, r8
    32b2:	01 c0       	rjmp	.+2      	; 0x32b6 <FUNCshellsort+0xec>
    32b4:	74 01       	movw	r14, r8
    32b6:	82 14       	cp	r8, r2
    32b8:	93 04       	cpc	r9, r3
    32ba:	7c f7       	brge	.-34     	; 0x329a <FUNCshellsort+0xd0>
    32bc:	64 01       	movw	r12, r8
    32be:	ce 18       	sub	r12, r14
    32c0:	df 08       	sbc	r13, r15
    32c2:	56 01       	movw	r10, r12
    32c4:	aa 0c       	add	r10, r10
    32c6:	bb 1c       	adc	r11, r11
    32c8:	a4 0c       	add	r10, r4
    32ca:	b5 1c       	adc	r11, r5
    32cc:	88 0c       	add	r8, r8
    32ce:	99 1c       	adc	r9, r9
    32d0:	84 0c       	add	r8, r4
    32d2:	95 1c       	adc	r9, r5
    32d4:	31 01       	movw	r6, r2
    32d6:	6e 18       	sub	r6, r14
    32d8:	7f 08       	sbc	r7, r15
    32da:	c7 01       	movw	r24, r14
    32dc:	88 0f       	add	r24, r24
    32de:	99 1f       	adc	r25, r25
    32e0:	91 95       	neg	r25
    32e2:	81 95       	neg	r24
    32e4:	91 09       	sbc	r25, r1
    32e6:	96 cf       	rjmp	.-212    	; 0x3214 <FUNCshellsort+0x4a>
    32e8:	0f 90       	pop	r0
    32ea:	0f 90       	pop	r0
    32ec:	0f 90       	pop	r0
    32ee:	0f 90       	pop	r0
    32f0:	df 91       	pop	r29
    32f2:	cf 91       	pop	r28
    32f4:	1f 91       	pop	r17
    32f6:	0f 91       	pop	r16
    32f8:	ff 90       	pop	r15
    32fa:	ef 90       	pop	r14
    32fc:	df 90       	pop	r13
    32fe:	cf 90       	pop	r12
    3300:	bf 90       	pop	r11
    3302:	af 90       	pop	r10
    3304:	9f 90       	pop	r9
    3306:	8f 90       	pop	r8
    3308:	7f 90       	pop	r7
    330a:	6f 90       	pop	r6
    330c:	5f 90       	pop	r5
    330e:	4f 90       	pop	r4
    3310:	3f 90       	pop	r3
    3312:	2f 90       	pop	r2
    3314:	08 95       	ret

00003316 <FUNCpmax>:
    3316:	86 17       	cp	r24, r22
    3318:	97 07       	cpc	r25, r23
    331a:	0c f4       	brge	.+2      	; 0x331e <FUNCpmax+0x8>
    331c:	cb 01       	movw	r24, r22
    331e:	08 95       	ret

00003320 <FUNCgcd>:
    3320:	9b 01       	movw	r18, r22
    3322:	67 2b       	or	r22, r23
    3324:	11 f4       	brne	.+4      	; 0x332a <FUNCgcd+0xa>
    3326:	08 95       	ret
    3328:	9a 01       	movw	r18, r20
    332a:	b9 01       	movw	r22, r18
    332c:	0e 94 a3 2d 	call	0x5b46	; 0x5b46 <__divmodhi4>
    3330:	ac 01       	movw	r20, r24
    3332:	82 2f       	mov	r24, r18
    3334:	93 2f       	mov	r25, r19
    3336:	41 15       	cp	r20, r1
    3338:	51 05       	cpc	r21, r1
    333a:	b1 f7       	brne	.-20     	; 0x3328 <FUNCgcd+0x8>
    333c:	08 95       	ret

0000333e <FUNCstrToInt>:
    333e:	fc 01       	movw	r30, r24
    3340:	90 81       	ld	r25, Z
    3342:	80 ed       	ldi	r24, 0xD0	; 208
    3344:	89 0f       	add	r24, r25
    3346:	8a 30       	cpi	r24, 0x0A	; 10
    3348:	d0 f4       	brcc	.+52     	; 0x337e <FUNCstrToInt+0x40>
    334a:	31 96       	adiw	r30, 0x01	; 1
    334c:	20 e0       	ldi	r18, 0x00	; 0
    334e:	30 e0       	ldi	r19, 0x00	; 0
    3350:	a9 01       	movw	r20, r18
    3352:	44 0f       	add	r20, r20
    3354:	55 1f       	adc	r21, r21
    3356:	22 0f       	add	r18, r18
    3358:	33 1f       	adc	r19, r19
    335a:	22 0f       	add	r18, r18
    335c:	33 1f       	adc	r19, r19
    335e:	22 0f       	add	r18, r18
    3360:	33 1f       	adc	r19, r19
    3362:	42 0f       	add	r20, r18
    3364:	53 1f       	adc	r21, r19
    3366:	29 2f       	mov	r18, r25
    3368:	30 e0       	ldi	r19, 0x00	; 0
    336a:	20 53       	subi	r18, 0x30	; 48
    336c:	31 09       	sbc	r19, r1
    336e:	24 0f       	add	r18, r20
    3370:	35 1f       	adc	r19, r21
    3372:	91 91       	ld	r25, Z+
    3374:	80 ed       	ldi	r24, 0xD0	; 208
    3376:	89 0f       	add	r24, r25
    3378:	8a 30       	cpi	r24, 0x0A	; 10
    337a:	50 f3       	brcs	.-44     	; 0x3350 <FUNCstrToInt+0x12>
    337c:	02 c0       	rjmp	.+4      	; 0x3382 <FUNCstrToInt+0x44>
    337e:	20 e0       	ldi	r18, 0x00	; 0
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	c9 01       	movw	r24, r18
    3384:	08 95       	ret

00003386 <FUNCfilter>:
    3386:	86 23       	and	r24, r22
    3388:	08 95       	ret

0000338a <FUNCticks>:
    338a:	00 97       	sbiw	r24, 0x00	; 0
    338c:	39 f0       	breq	.+14     	; 0x339c <FUNCticks+0x12>
    338e:	20 e0       	ldi	r18, 0x00	; 0
    3390:	30 e0       	ldi	r19, 0x00	; 0
    3392:	2f 5f       	subi	r18, 0xFF	; 255
    3394:	3f 4f       	sbci	r19, 0xFF	; 255
    3396:	82 17       	cp	r24, r18
    3398:	93 07       	cpc	r25, r19
    339a:	d9 f7       	brne	.-10     	; 0x3392 <FUNCticks+0x8>
    339c:	08 95       	ret

0000339e <FUNCtwocomptoint8bit>:
    339e:	87 ff       	sbrs	r24, 7
    33a0:	08 c0       	rjmp	.+16     	; 0x33b2 <FUNCtwocomptoint8bit+0x14>
    33a2:	91 95       	neg	r25
    33a4:	81 95       	neg	r24
    33a6:	91 09       	sbc	r25, r1
    33a8:	99 27       	eor	r25, r25
    33aa:	91 95       	neg	r25
    33ac:	81 95       	neg	r24
    33ae:	91 09       	sbc	r25, r1
    33b0:	08 95       	ret
    33b2:	8f 77       	andi	r24, 0x7F	; 127
    33b4:	99 27       	eor	r25, r25
    33b6:	08 95       	ret

000033b8 <FUNCtwocomptoint10bit>:
    33b8:	91 ff       	sbrs	r25, 1
    33ba:	08 c0       	rjmp	.+16     	; 0x33cc <FUNCtwocomptoint10bit+0x14>
    33bc:	91 95       	neg	r25
    33be:	81 95       	neg	r24
    33c0:	91 09       	sbc	r25, r1
    33c2:	93 70       	andi	r25, 0x03	; 3
    33c4:	91 95       	neg	r25
    33c6:	81 95       	neg	r24
    33c8:	91 09       	sbc	r25, r1
    33ca:	08 95       	ret
    33cc:	91 70       	andi	r25, 0x01	; 1
    33ce:	08 95       	ret

000033d0 <FUNCtwocomptointnbit>:
    33d0:	61 50       	subi	r22, 0x01	; 1
    33d2:	21 e0       	ldi	r18, 0x01	; 1
    33d4:	30 e0       	ldi	r19, 0x00	; 0
    33d6:	02 c0       	rjmp	.+4      	; 0x33dc <FUNCtwocomptointnbit+0xc>
    33d8:	22 0f       	add	r18, r18
    33da:	33 1f       	adc	r19, r19
    33dc:	6a 95       	dec	r22
    33de:	e2 f7       	brpl	.-8      	; 0x33d8 <FUNCtwocomptointnbit+0x8>
    33e0:	a9 01       	movw	r20, r18
    33e2:	41 50       	subi	r20, 0x01	; 1
    33e4:	51 09       	sbc	r21, r1
    33e6:	b9 01       	movw	r22, r18
    33e8:	68 23       	and	r22, r24
    33ea:	79 23       	and	r23, r25
    33ec:	67 2b       	or	r22, r23
    33ee:	29 f0       	breq	.+10     	; 0x33fa <FUNCtwocomptointnbit+0x2a>
    33f0:	84 23       	and	r24, r20
    33f2:	95 23       	and	r25, r21
    33f4:	82 1b       	sub	r24, r18
    33f6:	93 0b       	sbc	r25, r19
    33f8:	08 95       	ret
    33fa:	84 23       	and	r24, r20
    33fc:	95 23       	and	r25, r21
    33fe:	08 95       	ret

00003400 <FUNCdec2bcd>:
    3400:	9d ec       	ldi	r25, 0xCD	; 205
    3402:	89 9f       	mul	r24, r25
    3404:	91 2d       	mov	r25, r1
    3406:	11 24       	eor	r1, r1
    3408:	96 95       	lsr	r25
    340a:	96 95       	lsr	r25
    340c:	96 95       	lsr	r25
    340e:	39 2f       	mov	r19, r25
    3410:	33 0f       	add	r19, r19
    3412:	23 2f       	mov	r18, r19
    3414:	22 0f       	add	r18, r18
    3416:	22 0f       	add	r18, r18
    3418:	23 0f       	add	r18, r19
    341a:	82 1b       	sub	r24, r18
    341c:	20 e1       	ldi	r18, 0x10	; 16
    341e:	92 9f       	mul	r25, r18
    3420:	80 0d       	add	r24, r0
    3422:	11 24       	eor	r1, r1
    3424:	08 95       	ret

00003426 <FUNCbcd2dec>:
    3426:	98 2f       	mov	r25, r24
    3428:	92 95       	swap	r25
    342a:	9f 70       	andi	r25, 0x0F	; 15
    342c:	99 0f       	add	r25, r25
    342e:	29 2f       	mov	r18, r25
    3430:	22 0f       	add	r18, r18
    3432:	22 0f       	add	r18, r18
    3434:	92 0f       	add	r25, r18
    3436:	8f 70       	andi	r24, 0x0F	; 15
    3438:	89 0f       	add	r24, r25
    343a:	08 95       	ret

0000343c <FUNCresizestr>:
    343c:	fc 01       	movw	r30, r24
    343e:	db 01       	movw	r26, r22
    3440:	a9 52       	subi	r26, 0x29	; 41
    3442:	be 4f       	sbci	r27, 0xFE	; 254
    3444:	1c 92       	st	X, r1
    3446:	16 16       	cp	r1, r22
    3448:	17 06       	cpc	r1, r23
    344a:	14 f5       	brge	.+68     	; 0x3490 <FUNCresizestr+0x54>
    344c:	90 81       	ld	r25, Z
    344e:	91 11       	cpse	r25, r1
    3450:	0c c0       	rjmp	.+24     	; 0x346a <FUNCresizestr+0x2e>
    3452:	17 c0       	rjmp	.+46     	; 0x3482 <FUNCresizestr+0x46>
    3454:	91 91       	ld	r25, Z+
    3456:	91 11       	cpse	r25, r1
    3458:	0d c0       	rjmp	.+26     	; 0x3474 <FUNCresizestr+0x38>
    345a:	15 c0       	rjmp	.+42     	; 0x3486 <FUNCresizestr+0x4a>
    345c:	81 93       	st	Z+, r24
    345e:	2f 5f       	subi	r18, 0xFF	; 255
    3460:	3f 4f       	sbci	r19, 0xFF	; 255
    3462:	26 17       	cp	r18, r22
    3464:	37 07       	cpc	r19, r23
    3466:	d4 f3       	brlt	.-12     	; 0x345c <FUNCresizestr+0x20>
    3468:	13 c0       	rjmp	.+38     	; 0x3490 <FUNCresizestr+0x54>
    346a:	a7 ed       	ldi	r26, 0xD7	; 215
    346c:	b1 e0       	ldi	r27, 0x01	; 1
    346e:	31 96       	adiw	r30, 0x01	; 1
    3470:	20 e0       	ldi	r18, 0x00	; 0
    3472:	30 e0       	ldi	r19, 0x00	; 0
    3474:	9d 93       	st	X+, r25
    3476:	2f 5f       	subi	r18, 0xFF	; 255
    3478:	3f 4f       	sbci	r19, 0xFF	; 255
    347a:	62 17       	cp	r22, r18
    347c:	73 07       	cpc	r23, r19
    347e:	51 f7       	brne	.-44     	; 0x3454 <FUNCresizestr+0x18>
    3480:	07 c0       	rjmp	.+14     	; 0x3490 <FUNCresizestr+0x54>
    3482:	20 e0       	ldi	r18, 0x00	; 0
    3484:	30 e0       	ldi	r19, 0x00	; 0
    3486:	f9 01       	movw	r30, r18
    3488:	e9 52       	subi	r30, 0x29	; 41
    348a:	fe 4f       	sbci	r31, 0xFE	; 254
    348c:	80 e2       	ldi	r24, 0x20	; 32
    348e:	e6 cf       	rjmp	.-52     	; 0x345c <FUNCresizestr+0x20>
    3490:	87 ed       	ldi	r24, 0xD7	; 215
    3492:	91 e0       	ldi	r25, 0x01	; 1
    3494:	08 95       	ret

00003496 <FUNCtrimmer>:
    3496:	4f 92       	push	r4
    3498:	5f 92       	push	r5
    349a:	6f 92       	push	r6
    349c:	7f 92       	push	r7
    349e:	af 92       	push	r10
    34a0:	bf 92       	push	r11
    34a2:	cf 92       	push	r12
    34a4:	df 92       	push	r13
    34a6:	ef 92       	push	r14
    34a8:	ff 92       	push	r15
    34aa:	0f 93       	push	r16
    34ac:	1f 93       	push	r17
    34ae:	cf 93       	push	r28
    34b0:	df 93       	push	r29
    34b2:	cd b7       	in	r28, 0x3d	; 61
    34b4:	de b7       	in	r29, 0x3e	; 62
    34b6:	29 01       	movw	r4, r18
    34b8:	3a 01       	movw	r6, r20
    34ba:	9b 01       	movw	r18, r22
    34bc:	ac 01       	movw	r20, r24
    34be:	24 19       	sub	r18, r4
    34c0:	35 09       	sbc	r19, r5
    34c2:	46 09       	sbc	r20, r6
    34c4:	57 09       	sbc	r21, r7
    34c6:	89 89       	ldd	r24, Y+17	; 0x11
    34c8:	9a 89       	ldd	r25, Y+18	; 0x12
    34ca:	ab 89       	ldd	r26, Y+19	; 0x13
    34cc:	bc 89       	ldd	r27, Y+20	; 0x14
    34ce:	bc 01       	movw	r22, r24
    34d0:	cd 01       	movw	r24, r26
    34d2:	6a 19       	sub	r22, r10
    34d4:	7b 09       	sbc	r23, r11
    34d6:	8c 09       	sbc	r24, r12
    34d8:	9d 09       	sbc	r25, r13
    34da:	0e 94 80 2d 	call	0x5b00	; 0x5b00 <__mulsi3>
    34de:	a8 01       	movw	r20, r16
    34e0:	97 01       	movw	r18, r14
    34e2:	24 19       	sub	r18, r4
    34e4:	35 09       	sbc	r19, r5
    34e6:	46 09       	sbc	r20, r6
    34e8:	57 09       	sbc	r21, r7
    34ea:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <__divmodsi4>
    34ee:	ca 01       	movw	r24, r20
    34f0:	b9 01       	movw	r22, r18
    34f2:	6a 0d       	add	r22, r10
    34f4:	7b 1d       	adc	r23, r11
    34f6:	8c 1d       	adc	r24, r12
    34f8:	9d 1d       	adc	r25, r13
    34fa:	df 91       	pop	r29
    34fc:	cf 91       	pop	r28
    34fe:	1f 91       	pop	r17
    3500:	0f 91       	pop	r16
    3502:	ff 90       	pop	r15
    3504:	ef 90       	pop	r14
    3506:	df 90       	pop	r13
    3508:	cf 90       	pop	r12
    350a:	bf 90       	pop	r11
    350c:	af 90       	pop	r10
    350e:	7f 90       	pop	r7
    3510:	6f 90       	pop	r6
    3512:	5f 90       	pop	r5
    3514:	4f 90       	pop	r4
    3516:	08 95       	ret

00003518 <StringLength>:
    3518:	fc 01       	movw	r30, r24
    351a:	20 81       	ld	r18, Z
    351c:	22 23       	and	r18, r18
    351e:	41 f0       	breq	.+16     	; 0x3530 <StringLength+0x18>
    3520:	31 96       	adiw	r30, 0x01	; 1
    3522:	80 e0       	ldi	r24, 0x00	; 0
    3524:	90 e0       	ldi	r25, 0x00	; 0
    3526:	01 96       	adiw	r24, 0x01	; 1
    3528:	21 91       	ld	r18, Z+
    352a:	21 11       	cpse	r18, r1
    352c:	fc cf       	rjmp	.-8      	; 0x3526 <StringLength+0xe>
    352e:	08 95       	ret
    3530:	80 e0       	ldi	r24, 0x00	; 0
    3532:	90 e0       	ldi	r25, 0x00	; 0
    3534:	08 95       	ret

00003536 <FUNCtrim>:
    3536:	cf 93       	push	r28
    3538:	df 93       	push	r29
    353a:	ec 01       	movw	r28, r24
    353c:	ed df       	rcall	.-38     	; 0x3518 <StringLength>
    353e:	9c 01       	movw	r18, r24
    3540:	21 50       	subi	r18, 0x01	; 1
    3542:	31 09       	sbc	r19, r1
    3544:	62 f0       	brmi	.+24     	; 0x355e <FUNCtrim+0x28>
    3546:	fe 01       	movw	r30, r28
    3548:	e8 0f       	add	r30, r24
    354a:	f9 1f       	adc	r31, r25
    354c:	92 91       	ld	r25, -Z
    354e:	90 32       	cpi	r25, 0x20	; 32
    3550:	19 f0       	breq	.+6      	; 0x3558 <FUNCtrim+0x22>
    3552:	99 50       	subi	r25, 0x09	; 9
    3554:	92 30       	cpi	r25, 0x02	; 2
    3556:	18 f4       	brcc	.+6      	; 0x355e <FUNCtrim+0x28>
    3558:	21 50       	subi	r18, 0x01	; 1
    355a:	31 09       	sbc	r19, r1
    355c:	b8 f7       	brcc	.-18     	; 0x354c <FUNCtrim+0x16>
    355e:	c2 0f       	add	r28, r18
    3560:	d3 1f       	adc	r29, r19
    3562:	19 82       	std	Y+1, r1	; 0x01
    3564:	c9 01       	movw	r24, r18
    3566:	df 91       	pop	r29
    3568:	cf 91       	pop	r28
    356a:	08 95       	ret

0000356c <Reverse>:
    356c:	cf 93       	push	r28
    356e:	df 93       	push	r29
    3570:	ec 01       	movw	r28, r24
    3572:	d2 df       	rcall	.-92     	; 0x3518 <StringLength>
    3574:	9c 01       	movw	r18, r24
    3576:	21 50       	subi	r18, 0x01	; 1
    3578:	31 09       	sbc	r19, r1
    357a:	12 16       	cp	r1, r18
    357c:	13 06       	cpc	r1, r19
    357e:	84 f4       	brge	.+32     	; 0x35a0 <Reverse+0x34>
    3580:	de 01       	movw	r26, r28
    3582:	a8 0f       	add	r26, r24
    3584:	b9 1f       	adc	r27, r25
    3586:	fe 01       	movw	r30, r28
    3588:	80 e0       	ldi	r24, 0x00	; 0
    358a:	90 e0       	ldi	r25, 0x00	; 0
    358c:	40 81       	ld	r20, Z
    358e:	5e 91       	ld	r21, -X
    3590:	51 93       	st	Z+, r21
    3592:	4c 93       	st	X, r20
    3594:	01 96       	adiw	r24, 0x01	; 1
    3596:	21 50       	subi	r18, 0x01	; 1
    3598:	31 09       	sbc	r19, r1
    359a:	82 17       	cp	r24, r18
    359c:	93 07       	cpc	r25, r19
    359e:	b4 f3       	brlt	.-20     	; 0x358c <Reverse+0x20>
    35a0:	df 91       	pop	r29
    35a2:	cf 91       	pop	r28
    35a4:	08 95       	ret

000035a6 <FUNCi32toa>:
    35a6:	8f 92       	push	r8
    35a8:	9f 92       	push	r9
    35aa:	af 92       	push	r10
    35ac:	bf 92       	push	r11
    35ae:	cf 92       	push	r12
    35b0:	df 92       	push	r13
    35b2:	ef 92       	push	r14
    35b4:	ff 92       	push	r15
    35b6:	0f 93       	push	r16
    35b8:	1f 93       	push	r17
    35ba:	cf 93       	push	r28
    35bc:	df 93       	push	r29
    35be:	6b 01       	movw	r12, r22
    35c0:	7c 01       	movw	r14, r24
    35c2:	dc 01       	movw	r26, r24
    35c4:	cb 01       	movw	r24, r22
    35c6:	ff 20       	and	r15, r15
    35c8:	3c f4       	brge	.+14     	; 0x35d8 <FUNCi32toa+0x32>
    35ca:	88 27       	eor	r24, r24
    35cc:	99 27       	eor	r25, r25
    35ce:	dc 01       	movw	r26, r24
    35d0:	8c 19       	sub	r24, r12
    35d2:	9d 09       	sbc	r25, r13
    35d4:	ae 09       	sbc	r26, r14
    35d6:	bf 09       	sbc	r27, r15
    35d8:	bc 01       	movw	r22, r24
    35da:	cd 01       	movw	r24, r26
    35dc:	10 e0       	ldi	r17, 0x00	; 0
    35de:	0f 2e       	mov	r0, r31
    35e0:	fa e0       	ldi	r31, 0x0A	; 10
    35e2:	8f 2e       	mov	r8, r31
    35e4:	91 2c       	mov	r9, r1
    35e6:	a1 2c       	mov	r10, r1
    35e8:	b1 2c       	mov	r11, r1
    35ea:	f0 2d       	mov	r31, r0
    35ec:	01 c0       	rjmp	.+2      	; 0x35f0 <FUNCi32toa+0x4a>
    35ee:	10 2f       	mov	r17, r16
    35f0:	01 e0       	ldi	r16, 0x01	; 1
    35f2:	01 0f       	add	r16, r17
    35f4:	c1 2f       	mov	r28, r17
    35f6:	d0 e0       	ldi	r29, 0x00	; 0
    35f8:	c9 52       	subi	r28, 0x29	; 41
    35fa:	de 4f       	sbci	r29, 0xFE	; 254
    35fc:	a5 01       	movw	r20, r10
    35fe:	94 01       	movw	r18, r8
    3600:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <__divmodsi4>
    3604:	60 5d       	subi	r22, 0xD0	; 208
    3606:	68 83       	st	Y, r22
    3608:	62 2f       	mov	r22, r18
    360a:	73 2f       	mov	r23, r19
    360c:	84 2f       	mov	r24, r20
    360e:	95 2f       	mov	r25, r21
    3610:	16 16       	cp	r1, r22
    3612:	17 06       	cpc	r1, r23
    3614:	18 06       	cpc	r1, r24
    3616:	19 06       	cpc	r1, r25
    3618:	54 f3       	brlt	.-44     	; 0x35ee <FUNCi32toa+0x48>
    361a:	ff 20       	and	r15, r15
    361c:	44 f4       	brge	.+16     	; 0x362e <FUNCi32toa+0x88>
    361e:	e0 2f       	mov	r30, r16
    3620:	f0 e0       	ldi	r31, 0x00	; 0
    3622:	e9 52       	subi	r30, 0x29	; 41
    3624:	fe 4f       	sbci	r31, 0xFE	; 254
    3626:	8d e2       	ldi	r24, 0x2D	; 45
    3628:	80 83       	st	Z, r24
    362a:	02 e0       	ldi	r16, 0x02	; 2
    362c:	01 0f       	add	r16, r17
    362e:	e0 2f       	mov	r30, r16
    3630:	f0 e0       	ldi	r31, 0x00	; 0
    3632:	e9 52       	subi	r30, 0x29	; 41
    3634:	fe 4f       	sbci	r31, 0xFE	; 254
    3636:	10 82       	st	Z, r1
    3638:	87 ed       	ldi	r24, 0xD7	; 215
    363a:	91 e0       	ldi	r25, 0x01	; 1
    363c:	97 df       	rcall	.-210    	; 0x356c <Reverse>
    363e:	87 ed       	ldi	r24, 0xD7	; 215
    3640:	91 e0       	ldi	r25, 0x01	; 1
    3642:	df 91       	pop	r29
    3644:	cf 91       	pop	r28
    3646:	1f 91       	pop	r17
    3648:	0f 91       	pop	r16
    364a:	ff 90       	pop	r15
    364c:	ef 90       	pop	r14
    364e:	df 90       	pop	r13
    3650:	cf 90       	pop	r12
    3652:	bf 90       	pop	r11
    3654:	af 90       	pop	r10
    3656:	9f 90       	pop	r9
    3658:	8f 90       	pop	r8
    365a:	08 95       	ret

0000365c <FUNCi16toa>:
    365c:	0f 93       	push	r16
    365e:	1f 93       	push	r17
    3660:	cf 93       	push	r28
    3662:	df 93       	push	r29
    3664:	ec 01       	movw	r28, r24
    3666:	99 23       	and	r25, r25
    3668:	24 f4       	brge	.+8      	; 0x3672 <FUNCi16toa+0x16>
    366a:	88 27       	eor	r24, r24
    366c:	99 27       	eor	r25, r25
    366e:	8c 1b       	sub	r24, r28
    3670:	9d 0b       	sbc	r25, r29
    3672:	20 e0       	ldi	r18, 0x00	; 0
    3674:	0a e0       	ldi	r16, 0x0A	; 10
    3676:	10 e0       	ldi	r17, 0x00	; 0
    3678:	01 c0       	rjmp	.+2      	; 0x367c <FUNCi16toa+0x20>
    367a:	23 2f       	mov	r18, r19
    367c:	31 e0       	ldi	r19, 0x01	; 1
    367e:	32 0f       	add	r19, r18
    3680:	e2 2f       	mov	r30, r18
    3682:	f0 e0       	ldi	r31, 0x00	; 0
    3684:	e9 52       	subi	r30, 0x29	; 41
    3686:	fe 4f       	sbci	r31, 0xFE	; 254
    3688:	b8 01       	movw	r22, r16
    368a:	0e 94 a3 2d 	call	0x5b46	; 0x5b46 <__divmodhi4>
    368e:	80 5d       	subi	r24, 0xD0	; 208
    3690:	80 83       	st	Z, r24
    3692:	86 2f       	mov	r24, r22
    3694:	97 2f       	mov	r25, r23
    3696:	18 16       	cp	r1, r24
    3698:	19 06       	cpc	r1, r25
    369a:	7c f3       	brlt	.-34     	; 0x367a <FUNCi16toa+0x1e>
    369c:	dd 23       	and	r29, r29
    369e:	44 f4       	brge	.+16     	; 0x36b0 <FUNCi16toa+0x54>
    36a0:	e3 2f       	mov	r30, r19
    36a2:	f0 e0       	ldi	r31, 0x00	; 0
    36a4:	e9 52       	subi	r30, 0x29	; 41
    36a6:	fe 4f       	sbci	r31, 0xFE	; 254
    36a8:	8d e2       	ldi	r24, 0x2D	; 45
    36aa:	80 83       	st	Z, r24
    36ac:	32 e0       	ldi	r19, 0x02	; 2
    36ae:	32 0f       	add	r19, r18
    36b0:	e3 2f       	mov	r30, r19
    36b2:	f0 e0       	ldi	r31, 0x00	; 0
    36b4:	e9 52       	subi	r30, 0x29	; 41
    36b6:	fe 4f       	sbci	r31, 0xFE	; 254
    36b8:	10 82       	st	Z, r1
    36ba:	87 ed       	ldi	r24, 0xD7	; 215
    36bc:	91 e0       	ldi	r25, 0x01	; 1
    36be:	56 df       	rcall	.-340    	; 0x356c <Reverse>
    36c0:	87 ed       	ldi	r24, 0xD7	; 215
    36c2:	91 e0       	ldi	r25, 0x01	; 1
    36c4:	df 91       	pop	r29
    36c6:	cf 91       	pop	r28
    36c8:	1f 91       	pop	r17
    36ca:	0f 91       	pop	r16
    36cc:	08 95       	ret

000036ce <FUNCui16toa>:
    36ce:	cf 93       	push	r28
    36d0:	ac 01       	movw	r20, r24
    36d2:	9c 01       	movw	r18, r24
    36d4:	ad ec       	ldi	r26, 0xCD	; 205
    36d6:	bc ec       	ldi	r27, 0xCC	; 204
    36d8:	0e 94 fd 2d 	call	0x5bfa	; 0x5bfa <__umulhisi3>
    36dc:	96 95       	lsr	r25
    36de:	87 95       	ror	r24
    36e0:	96 95       	lsr	r25
    36e2:	87 95       	ror	r24
    36e4:	96 95       	lsr	r25
    36e6:	87 95       	ror	r24
    36e8:	9c 01       	movw	r18, r24
    36ea:	22 0f       	add	r18, r18
    36ec:	33 1f       	adc	r19, r19
    36ee:	88 0f       	add	r24, r24
    36f0:	99 1f       	adc	r25, r25
    36f2:	88 0f       	add	r24, r24
    36f4:	99 1f       	adc	r25, r25
    36f6:	88 0f       	add	r24, r24
    36f8:	99 1f       	adc	r25, r25
    36fa:	82 0f       	add	r24, r18
    36fc:	93 1f       	adc	r25, r19
    36fe:	9a 01       	movw	r18, r20
    3700:	28 1b       	sub	r18, r24
    3702:	39 0b       	sbc	r19, r25
    3704:	c9 01       	movw	r24, r18
    3706:	80 5d       	subi	r24, 0xD0	; 208
    3708:	80 93 d7 01 	sts	0x01D7, r24	; 0x8001d7 <FUNCstr>
    370c:	9a 01       	movw	r18, r20
    370e:	0e 94 fd 2d 	call	0x5bfa	; 0x5bfa <__umulhisi3>
    3712:	ac 01       	movw	r20, r24
    3714:	56 95       	lsr	r21
    3716:	47 95       	ror	r20
    3718:	56 95       	lsr	r21
    371a:	47 95       	ror	r20
    371c:	56 95       	lsr	r21
    371e:	47 95       	ror	r20
    3720:	41 15       	cp	r20, r1
    3722:	51 05       	cpc	r21, r1
    3724:	89 f1       	breq	.+98     	; 0x3788 <FUNCui16toa+0xba>
    3726:	e1 e0       	ldi	r30, 0x01	; 1
    3728:	c1 e0       	ldi	r28, 0x01	; 1
    372a:	ce 0f       	add	r28, r30
    372c:	f0 e0       	ldi	r31, 0x00	; 0
    372e:	e9 52       	subi	r30, 0x29	; 41
    3730:	fe 4f       	sbci	r31, 0xFE	; 254
    3732:	9a 01       	movw	r18, r20
    3734:	ad ec       	ldi	r26, 0xCD	; 205
    3736:	bc ec       	ldi	r27, 0xCC	; 204
    3738:	0e 94 fd 2d 	call	0x5bfa	; 0x5bfa <__umulhisi3>
    373c:	96 95       	lsr	r25
    373e:	87 95       	ror	r24
    3740:	96 95       	lsr	r25
    3742:	87 95       	ror	r24
    3744:	96 95       	lsr	r25
    3746:	87 95       	ror	r24
    3748:	9c 01       	movw	r18, r24
    374a:	22 0f       	add	r18, r18
    374c:	33 1f       	adc	r19, r19
    374e:	88 0f       	add	r24, r24
    3750:	99 1f       	adc	r25, r25
    3752:	88 0f       	add	r24, r24
    3754:	99 1f       	adc	r25, r25
    3756:	88 0f       	add	r24, r24
    3758:	99 1f       	adc	r25, r25
    375a:	82 0f       	add	r24, r18
    375c:	93 1f       	adc	r25, r19
    375e:	9a 01       	movw	r18, r20
    3760:	28 1b       	sub	r18, r24
    3762:	39 0b       	sbc	r19, r25
    3764:	c9 01       	movw	r24, r18
    3766:	80 5d       	subi	r24, 0xD0	; 208
    3768:	80 83       	st	Z, r24
    376a:	9a 01       	movw	r18, r20
    376c:	0e 94 fd 2d 	call	0x5bfa	; 0x5bfa <__umulhisi3>
    3770:	ac 01       	movw	r20, r24
    3772:	56 95       	lsr	r21
    3774:	47 95       	ror	r20
    3776:	56 95       	lsr	r21
    3778:	47 95       	ror	r20
    377a:	56 95       	lsr	r21
    377c:	47 95       	ror	r20
    377e:	ec 2f       	mov	r30, r28
    3780:	41 15       	cp	r20, r1
    3782:	51 05       	cpc	r21, r1
    3784:	89 f6       	brne	.-94     	; 0x3728 <FUNCui16toa+0x5a>
    3786:	01 c0       	rjmp	.+2      	; 0x378a <FUNCui16toa+0xbc>
    3788:	c1 e0       	ldi	r28, 0x01	; 1
    378a:	ec 2f       	mov	r30, r28
    378c:	f0 e0       	ldi	r31, 0x00	; 0
    378e:	e9 52       	subi	r30, 0x29	; 41
    3790:	fe 4f       	sbci	r31, 0xFE	; 254
    3792:	10 82       	st	Z, r1
    3794:	87 ed       	ldi	r24, 0xD7	; 215
    3796:	91 e0       	ldi	r25, 0x01	; 1
    3798:	e9 de       	rcall	.-558    	; 0x356c <Reverse>
    379a:	87 ed       	ldi	r24, 0xD7	; 215
    379c:	91 e0       	ldi	r25, 0x01	; 1
    379e:	cf 91       	pop	r28
    37a0:	08 95       	ret

000037a2 <FUNCbcd2bin>:
    37a2:	98 2f       	mov	r25, r24
    37a4:	92 95       	swap	r25
    37a6:	9f 70       	andi	r25, 0x0F	; 15
    37a8:	99 0f       	add	r25, r25
    37aa:	29 2f       	mov	r18, r25
    37ac:	22 0f       	add	r18, r18
    37ae:	22 0f       	add	r18, r18
    37b0:	92 0f       	add	r25, r18
    37b2:	8f 70       	andi	r24, 0x0F	; 15
    37b4:	89 0f       	add	r24, r25
    37b6:	08 95       	ret

000037b8 <FUNCbin2bcd>:
    37b8:	ac 01       	movw	r20, r24
    37ba:	9c 01       	movw	r18, r24
    37bc:	ad ec       	ldi	r26, 0xCD	; 205
    37be:	bc ec       	ldi	r27, 0xCC	; 204
    37c0:	0e 94 fd 2d 	call	0x5bfa	; 0x5bfa <__umulhisi3>
    37c4:	96 95       	lsr	r25
    37c6:	87 95       	ror	r24
    37c8:	96 95       	lsr	r25
    37ca:	87 95       	ror	r24
    37cc:	96 95       	lsr	r25
    37ce:	87 95       	ror	r24
    37d0:	bc 01       	movw	r22, r24
    37d2:	66 0f       	add	r22, r22
    37d4:	77 1f       	adc	r23, r23
    37d6:	9c 01       	movw	r18, r24
    37d8:	22 0f       	add	r18, r18
    37da:	33 1f       	adc	r19, r19
    37dc:	22 0f       	add	r18, r18
    37de:	33 1f       	adc	r19, r19
    37e0:	22 0f       	add	r18, r18
    37e2:	33 1f       	adc	r19, r19
    37e4:	26 0f       	add	r18, r22
    37e6:	37 1f       	adc	r19, r23
    37e8:	42 1b       	sub	r20, r18
    37ea:	53 0b       	sbc	r21, r19
    37ec:	34 2f       	mov	r19, r20
    37ee:	20 e1       	ldi	r18, 0x10	; 16
    37f0:	82 9f       	mul	r24, r18
    37f2:	30 0d       	add	r19, r0
    37f4:	11 24       	eor	r1, r1
    37f6:	83 2f       	mov	r24, r19
    37f8:	08 95       	ret

000037fa <FUNCgcd1>:
    37fa:	cf 92       	push	r12
    37fc:	df 92       	push	r13
    37fe:	ef 92       	push	r14
    3800:	ff 92       	push	r15
    3802:	cf 93       	push	r28
    3804:	df 93       	push	r29
    3806:	cd b7       	in	r28, 0x3d	; 61
    3808:	de b7       	in	r29, 0x3e	; 62
    380a:	28 97       	sbiw	r28, 0x08	; 8
    380c:	0f b6       	in	r0, 0x3f	; 63
    380e:	f8 94       	cli
    3810:	de bf       	out	0x3e, r29	; 62
    3812:	0f be       	out	0x3f, r0	; 63
    3814:	cd bf       	out	0x3d, r28	; 61
    3816:	6b 01       	movw	r12, r22
    3818:	7c 01       	movw	r14, r24
    381a:	69 83       	std	Y+1, r22	; 0x01
    381c:	7a 83       	std	Y+2, r23	; 0x02
    381e:	8b 83       	std	Y+3, r24	; 0x03
    3820:	9c 83       	std	Y+4, r25	; 0x04
    3822:	2d 83       	std	Y+5, r18	; 0x05
    3824:	3e 83       	std	Y+6, r19	; 0x06
    3826:	4f 83       	std	Y+7, r20	; 0x07
    3828:	58 87       	std	Y+8, r21	; 0x08
    382a:	c2 16       	cp	r12, r18
    382c:	d3 06       	cpc	r13, r19
    382e:	e4 06       	cpc	r14, r20
    3830:	f5 06       	cpc	r15, r21
    3832:	34 f4       	brge	.+12     	; 0x3840 <FUNCgcd1+0x46>
    3834:	be 01       	movw	r22, r28
    3836:	6b 5f       	subi	r22, 0xFB	; 251
    3838:	7f 4f       	sbci	r23, 0xFF	; 255
    383a:	ce 01       	movw	r24, r28
    383c:	01 96       	adiw	r24, 0x01	; 1
    383e:	74 dc       	rcall	.-1816   	; 0x3128 <FUNCswap>
    3840:	8d 81       	ldd	r24, Y+5	; 0x05
    3842:	9e 81       	ldd	r25, Y+6	; 0x06
    3844:	af 81       	ldd	r26, Y+7	; 0x07
    3846:	b8 85       	ldd	r27, Y+8	; 0x08
    3848:	89 2b       	or	r24, r25
    384a:	8a 2b       	or	r24, r26
    384c:	8b 2b       	or	r24, r27
    384e:	71 f4       	brne	.+28     	; 0x386c <FUNCgcd1+0x72>
    3850:	69 81       	ldd	r22, Y+1	; 0x01
    3852:	7a 81       	ldd	r23, Y+2	; 0x02
    3854:	8b 81       	ldd	r24, Y+3	; 0x03
    3856:	9c 81       	ldd	r25, Y+4	; 0x04
    3858:	20 e0       	ldi	r18, 0x00	; 0
    385a:	30 e0       	ldi	r19, 0x00	; 0
    385c:	a9 01       	movw	r20, r18
    385e:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <__divmodsi4>
    3862:	61 15       	cp	r22, r1
    3864:	71 05       	cpc	r23, r1
    3866:	81 05       	cpc	r24, r1
    3868:	91 05       	cpc	r25, r1
    386a:	29 f4       	brne	.+10     	; 0x3876 <FUNCgcd1+0x7c>
    386c:	6d 81       	ldd	r22, Y+5	; 0x05
    386e:	7e 81       	ldd	r23, Y+6	; 0x06
    3870:	8f 81       	ldd	r24, Y+7	; 0x07
    3872:	98 85       	ldd	r25, Y+8	; 0x08
    3874:	05 c0       	rjmp	.+10     	; 0x3880 <FUNCgcd1+0x86>
    3876:	6d 83       	std	Y+5, r22	; 0x05
    3878:	7e 83       	std	Y+6, r23	; 0x06
    387a:	8f 83       	std	Y+7, r24	; 0x07
    387c:	98 87       	std	Y+8, r25	; 0x08
    387e:	f6 cf       	rjmp	.-20     	; 0x386c <FUNCgcd1+0x72>
    3880:	28 96       	adiw	r28, 0x08	; 8
    3882:	0f b6       	in	r0, 0x3f	; 63
    3884:	f8 94       	cli
    3886:	de bf       	out	0x3e, r29	; 62
    3888:	0f be       	out	0x3f, r0	; 63
    388a:	cd bf       	out	0x3d, r28	; 61
    388c:	df 91       	pop	r29
    388e:	cf 91       	pop	r28
    3890:	ff 90       	pop	r15
    3892:	ef 90       	pop	r14
    3894:	df 90       	pop	r13
    3896:	cf 90       	pop	r12
    3898:	08 95       	ret

0000389a <FUNCpincheck>:
    389a:	90 e0       	ldi	r25, 0x00	; 0
    389c:	02 c0       	rjmp	.+4      	; 0x38a2 <FUNCpincheck+0x8>
    389e:	95 95       	asr	r25
    38a0:	87 95       	ror	r24
    38a2:	6a 95       	dec	r22
    38a4:	e2 f7       	brpl	.-8      	; 0x389e <FUNCpincheck+0x4>
    38a6:	81 70       	andi	r24, 0x01	; 1
    38a8:	08 95       	ret

000038aa <FUNCprint_binary>:
    38aa:	9c 01       	movw	r18, r24
    38ac:	21 50       	subi	r18, 0x01	; 1
    38ae:	31 09       	sbc	r19, r1
    38b0:	81 e0       	ldi	r24, 0x01	; 1
    38b2:	90 e0       	ldi	r25, 0x00	; 0
    38b4:	02 c0       	rjmp	.+4      	; 0x38ba <FUNCprint_binary+0x10>
    38b6:	88 0f       	add	r24, r24
    38b8:	99 1f       	adc	r25, r25
    38ba:	2a 95       	dec	r18
    38bc:	e2 f7       	brpl	.-8      	; 0x38b6 <FUNCprint_binary+0xc>
    38be:	00 97       	sbiw	r24, 0x00	; 0
    38c0:	b1 f0       	breq	.+44     	; 0x38ee <FUNCprint_binary+0x44>
    38c2:	e7 ed       	ldi	r30, 0xD7	; 215
    38c4:	f1 e0       	ldi	r31, 0x01	; 1
    38c6:	20 e0       	ldi	r18, 0x00	; 0
    38c8:	30 e0       	ldi	r19, 0x00	; 0
    38ca:	b0 e3       	ldi	r27, 0x30	; 48
    38cc:	a1 e3       	ldi	r26, 0x31	; 49
    38ce:	ab 01       	movw	r20, r22
    38d0:	48 23       	and	r20, r24
    38d2:	59 23       	and	r21, r25
    38d4:	45 2b       	or	r20, r21
    38d6:	11 f0       	breq	.+4      	; 0x38dc <FUNCprint_binary+0x32>
    38d8:	a0 83       	st	Z, r26
    38da:	01 c0       	rjmp	.+2      	; 0x38de <FUNCprint_binary+0x34>
    38dc:	b0 83       	st	Z, r27
    38de:	96 95       	lsr	r25
    38e0:	87 95       	ror	r24
    38e2:	2f 5f       	subi	r18, 0xFF	; 255
    38e4:	3f 4f       	sbci	r19, 0xFF	; 255
    38e6:	31 96       	adiw	r30, 0x01	; 1
    38e8:	00 97       	sbiw	r24, 0x00	; 0
    38ea:	89 f7       	brne	.-30     	; 0x38ce <FUNCprint_binary+0x24>
    38ec:	02 c0       	rjmp	.+4      	; 0x38f2 <FUNCprint_binary+0x48>
    38ee:	20 e0       	ldi	r18, 0x00	; 0
    38f0:	30 e0       	ldi	r19, 0x00	; 0
    38f2:	f9 01       	movw	r30, r18
    38f4:	e9 52       	subi	r30, 0x29	; 41
    38f6:	fe 4f       	sbci	r31, 0xFE	; 254
    38f8:	10 82       	st	Z, r1
    38fa:	87 ed       	ldi	r24, 0xD7	; 215
    38fc:	91 e0       	ldi	r25, 0x01	; 1
    38fe:	08 95       	ret

00003900 <FUNCdectohex>:
    3900:	ab 01       	movw	r20, r22
    3902:	bc 01       	movw	r22, r24
    3904:	10 92 d7 01 	sts	0x01D7, r1	; 0x8001d7 <FUNCstr>
    3908:	41 15       	cp	r20, r1
    390a:	51 05       	cpc	r21, r1
    390c:	61 05       	cpc	r22, r1
    390e:	71 05       	cpc	r23, r1
    3910:	09 f4       	brne	.+2      	; 0x3914 <FUNCdectohex+0x14>
    3912:	42 c0       	rjmp	.+132    	; 0x3998 <FUNCdectohex+0x98>
    3914:	21 e0       	ldi	r18, 0x01	; 1
    3916:	ef ef       	ldi	r30, 0xFF	; 255
    3918:	e2 0f       	add	r30, r18
    391a:	db 01       	movw	r26, r22
    391c:	ca 01       	movw	r24, r20
    391e:	8f 70       	andi	r24, 0x0F	; 15
    3920:	99 27       	eor	r25, r25
    3922:	aa 27       	eor	r26, r26
    3924:	b0 78       	andi	r27, 0x80	; 128
    3926:	bb 23       	and	r27, r27
    3928:	54 f4       	brge	.+20     	; 0x393e <FUNCdectohex+0x3e>
    392a:	01 97       	sbiw	r24, 0x01	; 1
    392c:	a1 09       	sbc	r26, r1
    392e:	b1 09       	sbc	r27, r1
    3930:	80 6f       	ori	r24, 0xF0	; 240
    3932:	9f 6f       	ori	r25, 0xFF	; 255
    3934:	af 6f       	ori	r26, 0xFF	; 255
    3936:	bf 6f       	ori	r27, 0xFF	; 255
    3938:	01 96       	adiw	r24, 0x01	; 1
    393a:	a1 1d       	adc	r26, r1
    393c:	b1 1d       	adc	r27, r1
    393e:	8a 30       	cpi	r24, 0x0A	; 10
    3940:	91 05       	cpc	r25, r1
    3942:	a1 05       	cpc	r26, r1
    3944:	b1 05       	cpc	r27, r1
    3946:	34 f4       	brge	.+12     	; 0x3954 <FUNCdectohex+0x54>
    3948:	f0 e0       	ldi	r31, 0x00	; 0
    394a:	e9 52       	subi	r30, 0x29	; 41
    394c:	fe 4f       	sbci	r31, 0xFE	; 254
    394e:	80 5d       	subi	r24, 0xD0	; 208
    3950:	80 83       	st	Z, r24
    3952:	05 c0       	rjmp	.+10     	; 0x395e <FUNCdectohex+0x5e>
    3954:	f0 e0       	ldi	r31, 0x00	; 0
    3956:	e9 52       	subi	r30, 0x29	; 41
    3958:	fe 4f       	sbci	r31, 0xFE	; 254
    395a:	89 5c       	subi	r24, 0xC9	; 201
    395c:	80 83       	st	Z, r24
    395e:	e2 2f       	mov	r30, r18
    3960:	f0 e0       	ldi	r31, 0x00	; 0
    3962:	e9 52       	subi	r30, 0x29	; 41
    3964:	fe 4f       	sbci	r31, 0xFE	; 254
    3966:	10 82       	st	Z, r1
    3968:	db 01       	movw	r26, r22
    396a:	ca 01       	movw	r24, r20
    396c:	77 23       	and	r23, r23
    396e:	1c f4       	brge	.+6      	; 0x3976 <FUNCdectohex+0x76>
    3970:	0f 96       	adiw	r24, 0x0f	; 15
    3972:	a1 1d       	adc	r26, r1
    3974:	b1 1d       	adc	r27, r1
    3976:	ac 01       	movw	r20, r24
    3978:	bd 01       	movw	r22, r26
    397a:	68 94       	set
    397c:	13 f8       	bld	r1, 3
    397e:	75 95       	asr	r23
    3980:	67 95       	ror	r22
    3982:	57 95       	ror	r21
    3984:	47 95       	ror	r20
    3986:	16 94       	lsr	r1
    3988:	d1 f7       	brne	.-12     	; 0x397e <FUNCdectohex+0x7e>
    398a:	2f 5f       	subi	r18, 0xFF	; 255
    398c:	41 15       	cp	r20, r1
    398e:	51 05       	cpc	r21, r1
    3990:	61 05       	cpc	r22, r1
    3992:	71 05       	cpc	r23, r1
    3994:	09 f0       	breq	.+2      	; 0x3998 <FUNCdectohex+0x98>
    3996:	bf cf       	rjmp	.-130    	; 0x3916 <FUNCdectohex+0x16>
    3998:	87 ed       	ldi	r24, 0xD7	; 215
    399a:	91 e0       	ldi	r25, 0x01	; 1
    399c:	e7 dd       	rcall	.-1074   	; 0x356c <Reverse>
    399e:	87 ed       	ldi	r24, 0xD7	; 215
    39a0:	91 e0       	ldi	r25, 0x01	; 1
    39a2:	08 95       	ret

000039a4 <FUNCReadHLByte>:
    39a4:	28 2f       	mov	r18, r24
    39a6:	30 e0       	ldi	r19, 0x00	; 0
    39a8:	32 2f       	mov	r19, r18
    39aa:	22 27       	eor	r18, r18
    39ac:	a9 01       	movw	r20, r18
    39ae:	49 2b       	or	r20, r25
    39b0:	ca 01       	movw	r24, r20
    39b2:	08 95       	ret

000039b4 <FUNCReadLHByte>:
    39b4:	29 2f       	mov	r18, r25
    39b6:	30 e0       	ldi	r19, 0x00	; 0
    39b8:	32 2f       	mov	r19, r18
    39ba:	22 27       	eor	r18, r18
    39bc:	a9 01       	movw	r20, r18
    39be:	48 2b       	or	r20, r24
    39c0:	ca 01       	movw	r24, r20
    39c2:	08 95       	ret

000039c4 <FUNCWriteHLByte>:
    39c4:	28 2f       	mov	r18, r24
    39c6:	89 2f       	mov	r24, r25
    39c8:	92 2f       	mov	r25, r18
    39ca:	08 95       	ret

000039cc <FUNCWriteLHByte>:
    39cc:	08 95       	ret

000039ce <FUNCSwapByte>:
    39ce:	98 27       	eor	r25, r24
    39d0:	89 27       	eor	r24, r25
    39d2:	98 27       	eor	r25, r24
    39d4:	08 95       	ret

000039d6 <FUNCmayia>:
    39d6:	ff 92       	push	r15
    39d8:	0f 93       	push	r16
    39da:	1f 93       	push	r17
    39dc:	cf 93       	push	r28
    39de:	df 93       	push	r29
    39e0:	8c 01       	movw	r16, r24
    39e2:	eb 01       	movw	r28, r22
    39e4:	f4 2e       	mov	r15, r20
    39e6:	64 2f       	mov	r22, r20
    39e8:	70 e0       	ldi	r23, 0x00	; 0
    39ea:	80 e0       	ldi	r24, 0x00	; 0
    39ec:	90 e0       	ldi	r25, 0x00	; 0
    39ee:	0e 94 02 2b 	call	0x5604	; 0x5604 <__floatunsisf>
    39f2:	9b 01       	movw	r18, r22
    39f4:	ac 01       	movw	r20, r24
    39f6:	60 e0       	ldi	r22, 0x00	; 0
    39f8:	70 e0       	ldi	r23, 0x00	; 0
    39fa:	80 e0       	ldi	r24, 0x00	; 0
    39fc:	90 e4       	ldi	r25, 0x40	; 64
    39fe:	0e 94 1b 2c 	call	0x5836	; 0x5836 <pow>
    3a02:	20 e0       	ldi	r18, 0x00	; 0
    3a04:	30 e0       	ldi	r19, 0x00	; 0
    3a06:	40 e8       	ldi	r20, 0x80	; 128
    3a08:	5f e3       	ldi	r21, 0x3F	; 63
    3a0a:	0e 94 00 2a 	call	0x5400	; 0x5400 <__subsf3>
    3a0e:	0e 94 d6 2a 	call	0x55ac	; 0x55ac <__fixunssfsi>
    3a12:	9e 01       	movw	r18, r28
    3a14:	26 23       	and	r18, r22
    3a16:	37 23       	and	r19, r23
    3a18:	60 23       	and	r22, r16
    3a1a:	71 23       	and	r23, r17
    3a1c:	cb 01       	movw	r24, r22
    3a1e:	82 27       	eor	r24, r18
    3a20:	93 27       	eor	r25, r19
    3a22:	28 23       	and	r18, r24
    3a24:	39 23       	and	r19, r25
    3a26:	02 c0       	rjmp	.+4      	; 0x3a2c <FUNCmayia+0x56>
    3a28:	22 0f       	add	r18, r18
    3a2a:	33 1f       	adc	r19, r19
    3a2c:	fa 94       	dec	r15
    3a2e:	e2 f7       	brpl	.-8      	; 0x3a28 <FUNCmayia+0x52>
    3a30:	82 2b       	or	r24, r18
    3a32:	93 2b       	or	r25, r19
    3a34:	df 91       	pop	r29
    3a36:	cf 91       	pop	r28
    3a38:	1f 91       	pop	r17
    3a3a:	0f 91       	pop	r16
    3a3c:	ff 90       	pop	r15
    3a3e:	08 95       	ret

00003a40 <FUNCprint>:
    3a40:	cf 93       	push	r28
    3a42:	df 93       	push	r29
    3a44:	cd b7       	in	r28, 0x3d	; 61
    3a46:	de b7       	in	r29, 0x3e	; 62
    3a48:	9e 01       	movw	r18, r28
    3a4a:	2b 5f       	subi	r18, 0xFB	; 251
    3a4c:	3f 4f       	sbci	r19, 0xFF	; 255
    3a4e:	f9 01       	movw	r30, r18
    3a50:	41 91       	ld	r20, Z+
    3a52:	51 91       	ld	r21, Z+
    3a54:	9f 01       	movw	r18, r30
    3a56:	6f e5       	ldi	r22, 0x5F	; 95
    3a58:	70 e0       	ldi	r23, 0x00	; 0
    3a5a:	87 ed       	ldi	r24, 0xD7	; 215
    3a5c:	91 e0       	ldi	r25, 0x01	; 1
    3a5e:	0e 94 35 2e 	call	0x5c6a	; 0x5c6a <vsnprintf>
    3a62:	99 23       	and	r25, r25
    3a64:	1c f0       	brlt	.+6      	; 0x3a6c <FUNCprint+0x2c>
    3a66:	87 ed       	ldi	r24, 0xD7	; 215
    3a68:	91 e0       	ldi	r25, 0x01	; 1
    3a6a:	02 c0       	rjmp	.+4      	; 0x3a70 <FUNCprint+0x30>
    3a6c:	80 e0       	ldi	r24, 0x00	; 0
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	df 91       	pop	r29
    3a72:	cf 91       	pop	r28
    3a74:	08 95       	ret

00003a76 <FUNCenable>:
    3a76:	fc 01       	movw	r30, r24
    3a78:	10 92 36 02 	sts	0x0236, r1	; 0x800236 <FUNCstr+0x5f>
    3a7c:	8c e8       	ldi	r24, 0x8C	; 140
    3a7e:	9a e1       	ldi	r25, 0x1A	; 26
    3a80:	91 83       	std	Z+1, r25	; 0x01
    3a82:	80 83       	st	Z, r24
    3a84:	86 eb       	ldi	r24, 0xB6	; 182
    3a86:	9a e1       	ldi	r25, 0x1A	; 26
    3a88:	93 83       	std	Z+3, r25	; 0x03
    3a8a:	82 83       	std	Z+2, r24	; 0x02
    3a8c:	8b ee       	ldi	r24, 0xEB	; 235
    3a8e:	9c e1       	ldi	r25, 0x1C	; 28
    3a90:	95 83       	std	Z+5, r25	; 0x05
    3a92:	84 83       	std	Z+4, r24	; 0x04
    3a94:	84 e9       	ldi	r24, 0x94	; 148
    3a96:	98 e1       	ldi	r25, 0x18	; 24
    3a98:	97 83       	std	Z+7, r25	; 0x07
    3a9a:	86 83       	std	Z+6, r24	; 0x06
    3a9c:	85 eb       	ldi	r24, 0xB5	; 181
    3a9e:	98 e1       	ldi	r25, 0x18	; 24
    3aa0:	91 87       	std	Z+9, r25	; 0x09
    3aa2:	80 87       	std	Z+8, r24	; 0x08
    3aa4:	83 ec       	ldi	r24, 0xC3	; 195
    3aa6:	98 e1       	ldi	r25, 0x18	; 24
    3aa8:	93 87       	std	Z+11, r25	; 0x0b
    3aaa:	82 87       	std	Z+10, r24	; 0x0a
    3aac:	85 ee       	ldi	r24, 0xE5	; 229
    3aae:	98 e1       	ldi	r25, 0x18	; 24
    3ab0:	95 87       	std	Z+13, r25	; 0x0d
    3ab2:	84 87       	std	Z+12, r24	; 0x0c
    3ab4:	8e e2       	ldi	r24, 0x2E	; 46
    3ab6:	9b e1       	ldi	r25, 0x1B	; 27
    3ab8:	97 87       	std	Z+15, r25	; 0x0f
    3aba:	86 87       	std	Z+14, r24	; 0x0e
    3abc:	87 e6       	ldi	r24, 0x67	; 103
    3abe:	9b e1       	ldi	r25, 0x1B	; 27
    3ac0:	91 8b       	std	Z+17, r25	; 0x11
    3ac2:	80 8b       	std	Z+16, r24	; 0x10
    3ac4:	83 ed       	ldi	r24, 0xD3	; 211
    3ac6:	9a e1       	ldi	r25, 0x1A	; 26
    3ac8:	93 8b       	std	Z+19, r25	; 0x13
    3aca:	82 8b       	std	Z+18, r24	; 0x12
    3acc:	8b e9       	ldi	r24, 0x9B	; 155
    3ace:	9a e1       	ldi	r25, 0x1A	; 26
    3ad0:	95 8b       	std	Z+21, r25	; 0x15
    3ad2:	84 8b       	std	Z+20, r24	; 0x14
    3ad4:	8b e8       	ldi	r24, 0x8B	; 139
    3ad6:	99 e1       	ldi	r25, 0x19	; 25
    3ad8:	97 8b       	std	Z+23, r25	; 0x17
    3ada:	86 8b       	std	Z+22, r24	; 0x16
    3adc:	80 e9       	ldi	r24, 0x90	; 144
    3ade:	99 e1       	ldi	r25, 0x19	; 25
    3ae0:	91 8f       	std	Z+25, r25	; 0x19
    3ae2:	80 8f       	std	Z+24, r24	; 0x18
    3ae4:	8f e9       	ldi	r24, 0x9F	; 159
    3ae6:	99 e1       	ldi	r25, 0x19	; 25
    3ae8:	93 8f       	std	Z+27, r25	; 0x1b
    3aea:	82 8f       	std	Z+26, r24	; 0x1a
    3aec:	83 ec       	ldi	r24, 0xC3	; 195
    3aee:	99 e1       	ldi	r25, 0x19	; 25
    3af0:	95 8f       	std	Z+29, r25	; 0x1d
    3af2:	84 8f       	std	Z+28, r24	; 0x1c
    3af4:	85 ec       	ldi	r24, 0xC5	; 197
    3af6:	99 e1       	ldi	r25, 0x19	; 25
    3af8:	97 8f       	std	Z+31, r25	; 0x1f
    3afa:	86 8f       	std	Z+30, r24	; 0x1e
    3afc:	8f ec       	ldi	r24, 0xCF	; 207
    3afe:	99 e1       	ldi	r25, 0x19	; 25
    3b00:	91 a3       	std	Z+33, r25	; 0x21
    3b02:	80 a3       	std	Z+32, r24	; 0x20
    3b04:	8c ed       	ldi	r24, 0xDC	; 220
    3b06:	99 e1       	ldi	r25, 0x19	; 25
    3b08:	93 a3       	std	Z+35, r25	; 0x23
    3b0a:	82 a3       	std	Z+34, r24	; 0x22
    3b0c:	88 ee       	ldi	r24, 0xE8	; 232
    3b0e:	99 e1       	ldi	r25, 0x19	; 25
    3b10:	95 a3       	std	Z+37, r25	; 0x25
    3b12:	84 a3       	std	Z+36, r24	; 0x24
    3b14:	80 e0       	ldi	r24, 0x00	; 0
    3b16:	9a e1       	ldi	r25, 0x1A	; 26
    3b18:	97 a3       	std	Z+39, r25	; 0x27
    3b1a:	86 a3       	std	Z+38, r24	; 0x26
    3b1c:	83 e1       	ldi	r24, 0x13	; 19
    3b1e:	9a e1       	ldi	r25, 0x1A	; 26
    3b20:	91 a7       	std	Z+41, r25	; 0x29
    3b22:	80 a7       	std	Z+40, r24	; 0x28
    3b24:	8e e1       	ldi	r24, 0x1E	; 30
    3b26:	9a e1       	ldi	r25, 0x1A	; 26
    3b28:	93 a7       	std	Z+43, r25	; 0x2b
    3b2a:	82 a7       	std	Z+42, r24	; 0x2a
    3b2c:	8b e4       	ldi	r24, 0x4B	; 75
    3b2e:	9a e1       	ldi	r25, 0x1A	; 26
    3b30:	95 a7       	std	Z+45, r25	; 0x2d
    3b32:	84 a7       	std	Z+44, r24	; 0x2c
    3b34:	81 ed       	ldi	r24, 0xD1	; 209
    3b36:	9b e1       	ldi	r25, 0x1B	; 27
    3b38:	97 a7       	std	Z+47, r25	; 0x2f
    3b3a:	86 a7       	std	Z+46, r24	; 0x2e
    3b3c:	8c ed       	ldi	r24, 0xDC	; 220
    3b3e:	9b e1       	ldi	r25, 0x1B	; 27
    3b40:	91 ab       	std	Z+49, r25	; 0x31
    3b42:	80 ab       	std	Z+48, r24	; 0x30
    3b44:	8d ef       	ldi	r24, 0xFD	; 253
    3b46:	9b e1       	ldi	r25, 0x1B	; 27
    3b48:	93 ab       	std	Z+51, r25	; 0x33
    3b4a:	82 ab       	std	Z+50, r24	; 0x32
    3b4c:	8d e4       	ldi	r24, 0x4D	; 77
    3b4e:	9c e1       	ldi	r25, 0x1C	; 28
    3b50:	95 ab       	std	Z+53, r25	; 0x35
    3b52:	84 ab       	std	Z+52, r24	; 0x34
    3b54:	85 e5       	ldi	r24, 0x55	; 85
    3b56:	9c e1       	ldi	r25, 0x1C	; 28
    3b58:	97 ab       	std	Z+55, r25	; 0x37
    3b5a:	86 ab       	std	Z+54, r24	; 0x36
    3b5c:	83 e3       	ldi	r24, 0x33	; 51
    3b5e:	9e e1       	ldi	r25, 0x1E	; 30
    3b60:	91 af       	std	Z+57, r25	; 0x39
    3b62:	80 af       	std	Z+56, r24	; 0x38
    3b64:	80 e8       	ldi	r24, 0x80	; 128
    3b66:	9c e1       	ldi	r25, 0x1C	; 28
    3b68:	93 af       	std	Z+59, r25	; 0x3b
    3b6a:	82 af       	std	Z+58, r24	; 0x3a
    3b6c:	82 ed       	ldi	r24, 0xD2	; 210
    3b6e:	9c e1       	ldi	r25, 0x1C	; 28
    3b70:	95 af       	std	Z+61, r25	; 0x3d
    3b72:	84 af       	std	Z+60, r24	; 0x3c
    3b74:	8a ed       	ldi	r24, 0xDA	; 218
    3b76:	9c e1       	ldi	r25, 0x1C	; 28
    3b78:	97 af       	std	Z+63, r25	; 0x3f
    3b7a:	86 af       	std	Z+62, r24	; 0x3e
    3b7c:	df 01       	movw	r26, r30
    3b7e:	a0 5c       	subi	r26, 0xC0	; 192
    3b80:	bf 4f       	sbci	r27, 0xFF	; 255
    3b82:	82 ee       	ldi	r24, 0xE2	; 226
    3b84:	9c e1       	ldi	r25, 0x1C	; 28
    3b86:	11 96       	adiw	r26, 0x01	; 1
    3b88:	9c 93       	st	X, r25
    3b8a:	8e 93       	st	-X, r24
    3b8c:	12 96       	adiw	r26, 0x02	; 2
    3b8e:	86 ee       	ldi	r24, 0xE6	; 230
    3b90:	9c e1       	ldi	r25, 0x1C	; 28
    3b92:	11 96       	adiw	r26, 0x01	; 1
    3b94:	9c 93       	st	X, r25
    3b96:	8e 93       	st	-X, r24
    3b98:	12 96       	adiw	r26, 0x02	; 2
    3b9a:	87 ee       	ldi	r24, 0xE7	; 231
    3b9c:	9c e1       	ldi	r25, 0x1C	; 28
    3b9e:	11 96       	adiw	r26, 0x01	; 1
    3ba0:	9c 93       	st	X, r25
    3ba2:	8e 93       	st	-X, r24
    3ba4:	12 96       	adiw	r26, 0x02	; 2
    3ba6:	80 e2       	ldi	r24, 0x20	; 32
    3ba8:	9d e1       	ldi	r25, 0x1D	; 29
    3baa:	8d 93       	st	X+, r24
    3bac:	9c 93       	st	X, r25
    3bae:	cf 01       	movw	r24, r30
    3bb0:	08 95       	ret

00003bb2 <FUNCintinvstr>:
// intinvstr
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
    3bb2:	8f 92       	push	r8
    3bb4:	9f 92       	push	r9
    3bb6:	af 92       	push	r10
    3bb8:	bf 92       	push	r11
    3bba:	ef 92       	push	r14
    3bbc:	ff 92       	push	r15
    3bbe:	0f 93       	push	r16
    3bc0:	1f 93       	push	r17
    3bc2:	cf 93       	push	r28
    3bc4:	df 93       	push	r29
    3bc6:	8a 01       	movw	r16, r20
    3bc8:	d2 2f       	mov	r29, r18
	uint8_t k = 0;
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
    3bca:	2a e0       	ldi	r18, 0x0A	; 10
    3bcc:	30 e0       	ldi	r19, 0x00	; 0
    3bce:	40 e0       	ldi	r20, 0x00	; 0
    3bd0:	50 e0       	ldi	r21, 0x00	; 0
    3bd2:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <__divmodsi4>
    3bd6:	60 5d       	subi	r22, 0xD0	; 208
    3bd8:	f8 01       	movw	r30, r16
    3bda:	60 83       	st	Z, r22
    3bdc:	62 2f       	mov	r22, r18
    3bde:	73 2f       	mov	r23, r19
    3be0:	84 2f       	mov	r24, r20
    3be2:	95 2f       	mov	r25, r21
    3be4:	16 16       	cp	r1, r22
    3be6:	17 06       	cpc	r1, r23
    3be8:	18 06       	cpc	r1, r24
    3bea:	19 06       	cpc	r1, r25
    3bec:	fc f4       	brge	.+62     	; 0x3c2c <FUNCintinvstr+0x7a>
    3bee:	21 e0       	ldi	r18, 0x01	; 1
    3bf0:	0f 2e       	mov	r0, r31
    3bf2:	fa e0       	ldi	r31, 0x0A	; 10
    3bf4:	8f 2e       	mov	r8, r31
    3bf6:	91 2c       	mov	r9, r1
    3bf8:	a1 2c       	mov	r10, r1
    3bfa:	b1 2c       	mov	r11, r1
    3bfc:	f0 2d       	mov	r31, r0
    3bfe:	c1 e0       	ldi	r28, 0x01	; 1
    3c00:	c2 0f       	add	r28, r18
    3c02:	78 01       	movw	r14, r16
    3c04:	e2 0e       	add	r14, r18
    3c06:	f1 1c       	adc	r15, r1
    3c08:	a5 01       	movw	r20, r10
    3c0a:	94 01       	movw	r18, r8
    3c0c:	0e 94 d8 2d 	call	0x5bb0	; 0x5bb0 <__divmodsi4>
    3c10:	60 5d       	subi	r22, 0xD0	; 208
    3c12:	f7 01       	movw	r30, r14
    3c14:	60 83       	st	Z, r22
    3c16:	62 2f       	mov	r22, r18
    3c18:	73 2f       	mov	r23, r19
    3c1a:	84 2f       	mov	r24, r20
    3c1c:	95 2f       	mov	r25, r21
    3c1e:	2c 2f       	mov	r18, r28
    3c20:	16 16       	cp	r1, r22
    3c22:	17 06       	cpc	r1, r23
    3c24:	18 06       	cpc	r1, r24
    3c26:	19 06       	cpc	r1, r25
    3c28:	54 f3       	brlt	.-44     	; 0x3bfe <FUNCintinvstr+0x4c>
    3c2a:	01 c0       	rjmp	.+2      	; 0x3c2e <FUNCintinvstr+0x7c>
    3c2c:	c1 e0       	ldi	r28, 0x01	; 1
	for( ; k < n_digit ; res[k++] = '0');
    3c2e:	cd 17       	cp	r28, r29
    3c30:	48 f4       	brcc	.+18     	; 0x3c44 <FUNCintinvstr+0x92>
    3c32:	80 e3       	ldi	r24, 0x30	; 48
    3c34:	f8 01       	movw	r30, r16
    3c36:	ec 0f       	add	r30, r28
    3c38:	f1 1d       	adc	r31, r1
    3c3a:	80 83       	st	Z, r24
    3c3c:	cf 5f       	subi	r28, 0xFF	; 255
    3c3e:	dc 13       	cpse	r29, r28
    3c40:	f9 cf       	rjmp	.-14     	; 0x3c34 <FUNCintinvstr+0x82>
    3c42:	01 c0       	rjmp	.+2      	; 0x3c46 <FUNCintinvstr+0x94>
    3c44:	dc 2f       	mov	r29, r28
	res[k] = '\0';
    3c46:	f8 01       	movw	r30, r16
    3c48:	ed 0f       	add	r30, r29
    3c4a:	f1 1d       	adc	r31, r1
    3c4c:	10 82       	st	Z, r1
	return k;
}
    3c4e:	8d 2f       	mov	r24, r29
    3c50:	df 91       	pop	r29
    3c52:	cf 91       	pop	r28
    3c54:	1f 91       	pop	r17
    3c56:	0f 91       	pop	r16
    3c58:	ff 90       	pop	r15
    3c5a:	ef 90       	pop	r14
    3c5c:	bf 90       	pop	r11
    3c5e:	af 90       	pop	r10
    3c60:	9f 90       	pop	r9
    3c62:	8f 90       	pop	r8
    3c64:	08 95       	ret

00003c66 <FUNCftoa>:
// ftoa
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
    3c66:	8f 92       	push	r8
    3c68:	9f 92       	push	r9
    3c6a:	af 92       	push	r10
    3c6c:	bf 92       	push	r11
    3c6e:	cf 92       	push	r12
    3c70:	df 92       	push	r13
    3c72:	ef 92       	push	r14
    3c74:	ff 92       	push	r15
    3c76:	0f 93       	push	r16
    3c78:	1f 93       	push	r17
    3c7a:	cf 93       	push	r28
    3c7c:	df 93       	push	r29
    3c7e:	6b 01       	movw	r12, r22
    3c80:	7c 01       	movw	r14, r24
    3c82:	ea 01       	movw	r28, r20
    3c84:	02 2f       	mov	r16, r18
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
	int8_t sign;
	if (num < 0){
    3c86:	20 e0       	ldi	r18, 0x00	; 0
    3c88:	30 e0       	ldi	r19, 0x00	; 0
    3c8a:	a9 01       	movw	r20, r18
    3c8c:	0e 94 65 2a 	call	0x54ca	; 0x54ca <__cmpsf2>
    3c90:	88 23       	and	r24, r24
    3c92:	0c f0       	brlt	.+2      	; 0x3c96 <FUNCftoa+0x30>
    3c94:	66 c0       	rjmp	.+204    	; 0x3d62 <FUNCftoa+0xfc>
		n = -num; sign = -1;
    3c96:	f7 fa       	bst	r15, 7
    3c98:	f0 94       	com	r15
    3c9a:	f7 f8       	bld	r15, 7
    3c9c:	f0 94       	com	r15
	}else{
		n = num; sign = 1;
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
    3c9e:	c7 01       	movw	r24, r14
    3ca0:	b6 01       	movw	r22, r12
    3ca2:	0e 94 d6 2a 	call	0x55ac	; 0x55ac <__fixunssfsi>
    3ca6:	4b 01       	movw	r8, r22
    3ca8:	5c 01       	movw	r10, r24
    3caa:	0e 94 02 2b 	call	0x5604	; 0x5604 <__floatunsisf>
    3cae:	9b 01       	movw	r18, r22
    3cb0:	ac 01       	movw	r20, r24
    3cb2:	c7 01       	movw	r24, r14
    3cb4:	b6 01       	movw	r22, r12
    3cb6:	0e 94 00 2a 	call	0x5400	; 0x5400 <__subsf3>
    3cba:	6b 01       	movw	r12, r22
    3cbc:	7c 01       	movw	r14, r24
	k = FUNCintinvstr((int)ipart, res, 1);
    3cbe:	b4 01       	movw	r22, r8
    3cc0:	99 0c       	add	r9, r9
    3cc2:	88 0b       	sbc	r24, r24
    3cc4:	99 0b       	sbc	r25, r25
    3cc6:	21 e0       	ldi	r18, 0x01	; 1
    3cc8:	ae 01       	movw	r20, r28
    3cca:	73 df       	rcall	.-282    	; 0x3bb2 <FUNCintinvstr>
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
    3ccc:	11 e0       	ldi	r17, 0x01	; 1
    3cce:	18 0f       	add	r17, r24
    3cd0:	fe 01       	movw	r30, r28
    3cd2:	e8 0f       	add	r30, r24
    3cd4:	f1 1d       	adc	r31, r1
    3cd6:	8d e2       	ldi	r24, 0x2D	; 45
    3cd8:	80 83       	st	Z, r24
	res[k] = '\0';
    3cda:	5e 01       	movw	r10, r28
    3cdc:	a1 0e       	add	r10, r17
    3cde:	b1 1c       	adc	r11, r1
    3ce0:	f5 01       	movw	r30, r10
    3ce2:	10 82       	st	Z, r1
	Reverse(res);
    3ce4:	ce 01       	movw	r24, r28
    3ce6:	42 dc       	rcall	.-1916   	; 0x356c <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
    3ce8:	8f ef       	ldi	r24, 0xFF	; 255
    3cea:	80 0f       	add	r24, r16
    3cec:	86 30       	cpi	r24, 0x06	; 6
    3cee:	08 f5       	brcc	.+66     	; 0x3d32 <FUNCftoa+0xcc>
		res[k++] = '.';
    3cf0:	8e e2       	ldi	r24, 0x2E	; 46
    3cf2:	f5 01       	movw	r30, r10
    3cf4:	80 83       	st	Z, r24
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
    3cf6:	1f 5f       	subi	r17, 0xFF	; 255
    3cf8:	5e 01       	movw	r10, r28
    3cfa:	a1 0e       	add	r10, r17
    3cfc:	b1 1c       	adc	r11, r1
    3cfe:	60 2f       	mov	r22, r16
    3d00:	70 e0       	ldi	r23, 0x00	; 0
    3d02:	80 e0       	ldi	r24, 0x00	; 0
    3d04:	90 e0       	ldi	r25, 0x00	; 0
    3d06:	0e 94 02 2b 	call	0x5604	; 0x5604 <__floatunsisf>
    3d0a:	9b 01       	movw	r18, r22
    3d0c:	ac 01       	movw	r20, r24
    3d0e:	60 e0       	ldi	r22, 0x00	; 0
    3d10:	70 e0       	ldi	r23, 0x00	; 0
    3d12:	80 e2       	ldi	r24, 0x20	; 32
    3d14:	91 e4       	ldi	r25, 0x41	; 65
    3d16:	0e 94 1b 2c 	call	0x5836	; 0x5836 <pow>
    3d1a:	a7 01       	movw	r20, r14
    3d1c:	96 01       	movw	r18, r12
    3d1e:	0e 94 b8 2b 	call	0x5770	; 0x5770 <__mulsf3>
    3d22:	0e 94 d1 2a 	call	0x55a2	; 0x55a2 <__fixsfsi>
    3d26:	20 2f       	mov	r18, r16
    3d28:	a5 01       	movw	r20, r10
		Reverse(res + k);
    3d2a:	43 df       	rcall	.-378    	; 0x3bb2 <FUNCintinvstr>
    3d2c:	c5 01       	movw	r24, r10
    3d2e:	1e dc       	rcall	.-1988   	; 0x356c <Reverse>
    3d30:	37 c0       	rjmp	.+110    	; 0x3da0 <FUNCftoa+0x13a>
	}else{
		res[k++] = '.';
    3d32:	8e e2       	ldi	r24, 0x2E	; 46
    3d34:	f5 01       	movw	r30, r10
    3d36:	80 83       	st	Z, r24
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
    3d38:	1f 5f       	subi	r17, 0xFF	; 255
    3d3a:	ce 01       	movw	r24, r28
    3d3c:	81 0f       	add	r24, r17
    3d3e:	91 1d       	adc	r25, r1
    3d40:	8c 01       	movw	r16, r24
    3d42:	20 e0       	ldi	r18, 0x00	; 0
    3d44:	30 e0       	ldi	r19, 0x00	; 0
    3d46:	48 ec       	ldi	r20, 0xC8	; 200
    3d48:	52 e4       	ldi	r21, 0x42	; 66
    3d4a:	c7 01       	movw	r24, r14
    3d4c:	b6 01       	movw	r22, r12
    3d4e:	0e 94 b8 2b 	call	0x5770	; 0x5770 <__mulsf3>
    3d52:	0e 94 d1 2a 	call	0x55a2	; 0x55a2 <__fixsfsi>
    3d56:	22 e0       	ldi	r18, 0x02	; 2
    3d58:	a8 01       	movw	r20, r16
		Reverse(res + k);
    3d5a:	2b df       	rcall	.-426    	; 0x3bb2 <FUNCintinvstr>
    3d5c:	c8 01       	movw	r24, r16
    3d5e:	06 dc       	rcall	.-2036   	; 0x356c <Reverse>
	}
	return res;
    3d60:	1f c0       	rjmp	.+62     	; 0x3da0 <FUNCftoa+0x13a>
	if (num < 0){
		n = -num; sign = -1;
	}else{
		n = num; sign = 1;
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
    3d62:	c7 01       	movw	r24, r14
    3d64:	b6 01       	movw	r22, r12
    3d66:	0e 94 d6 2a 	call	0x55ac	; 0x55ac <__fixunssfsi>
    3d6a:	4b 01       	movw	r8, r22
    3d6c:	5c 01       	movw	r10, r24
    3d6e:	0e 94 02 2b 	call	0x5604	; 0x5604 <__floatunsisf>
    3d72:	9b 01       	movw	r18, r22
    3d74:	ac 01       	movw	r20, r24
    3d76:	c7 01       	movw	r24, r14
    3d78:	b6 01       	movw	r22, r12
    3d7a:	0e 94 00 2a 	call	0x5400	; 0x5400 <__subsf3>
    3d7e:	6b 01       	movw	r12, r22
    3d80:	7c 01       	movw	r14, r24
	k = FUNCintinvstr((int)ipart, res, 1);
    3d82:	b4 01       	movw	r22, r8
    3d84:	99 0c       	add	r9, r9
    3d86:	88 0b       	sbc	r24, r24
    3d88:	99 0b       	sbc	r25, r25
    3d8a:	21 e0       	ldi	r18, 0x01	; 1
    3d8c:	ae 01       	movw	r20, r28
    3d8e:	11 df       	rcall	.-478    	; 0x3bb2 <FUNCintinvstr>
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
    3d90:	11 e0       	ldi	r17, 0x01	; 1
    3d92:	18 0f       	add	r17, r24
    3d94:	fe 01       	movw	r30, r28
    3d96:	e8 0f       	add	r30, r24
    3d98:	f1 1d       	adc	r31, r1
    3d9a:	80 e2       	ldi	r24, 0x20	; 32
    3d9c:	80 83       	st	Z, r24
    3d9e:	9d cf       	rjmp	.-198    	; 0x3cda <FUNCftoa+0x74>
		res[k++] = '.';
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
		Reverse(res + k);
	}
	return res;
}
    3da0:	ce 01       	movw	r24, r28
    3da2:	df 91       	pop	r29
    3da4:	cf 91       	pop	r28
    3da6:	1f 91       	pop	r17
    3da8:	0f 91       	pop	r16
    3daa:	ff 90       	pop	r15
    3dac:	ef 90       	pop	r14
    3dae:	df 90       	pop	r13
    3db0:	cf 90       	pop	r12
    3db2:	bf 90       	pop	r11
    3db4:	af 90       	pop	r10
    3db6:	9f 90       	pop	r9
    3db8:	8f 90       	pop	r8
    3dba:	08 95       	ret

00003dbc <KEYPAD_data>:
		}
	}
}
// read
keypadata KEYPAD_data(void)
{
    3dbc:	cf 93       	push	r28
    3dbe:	df 93       	push	r29
    3dc0:	00 d0       	rcall	.+0      	; 0x3dc2 <KEYPAD_data+0x6>
    3dc2:	00 d0       	rcall	.+0      	; 0x3dc4 <KEYPAD_data+0x8>
    3dc4:	1f 92       	push	r1
    3dc6:	cd b7       	in	r28, 0x3d	; 61
    3dc8:	de b7       	in	r29, 0x3e	; 62
	return data;
    3dca:	85 e0       	ldi	r24, 0x05	; 5
    3dcc:	e0 e3       	ldi	r30, 0x30	; 48
    3dce:	f3 e0       	ldi	r31, 0x03	; 3
    3dd0:	de 01       	movw	r26, r28
    3dd2:	11 96       	adiw	r26, 0x01	; 1
    3dd4:	01 90       	ld	r0, Z+
    3dd6:	0d 92       	st	X+, r0
    3dd8:	8a 95       	dec	r24
    3dda:	e1 f7       	brne	.-8      	; 0x3dd4 <KEYPAD_data+0x18>
    3ddc:	29 81       	ldd	r18, Y+1	; 0x01
    3dde:	3a 81       	ldd	r19, Y+2	; 0x02
    3de0:	4b 81       	ldd	r20, Y+3	; 0x03
    3de2:	5c 81       	ldd	r21, Y+4	; 0x04
    3de4:	6d 81       	ldd	r22, Y+5	; 0x05
}
    3de6:	70 e0       	ldi	r23, 0x00	; 0
    3de8:	80 e0       	ldi	r24, 0x00	; 0
    3dea:	90 e0       	ldi	r25, 0x00	; 0
    3dec:	0f 90       	pop	r0
    3dee:	0f 90       	pop	r0
    3df0:	0f 90       	pop	r0
    3df2:	0f 90       	pop	r0
    3df4:	0f 90       	pop	r0
    3df6:	df 91       	pop	r29
    3df8:	cf 91       	pop	r28
    3dfa:	08 95       	ret

00003dfc <KEYPAD_flush>:
// flush
void KEYPAD_flush(void)
{
	KEYPADSTRINGINDEX = 0;
    3dfc:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <KEYPADSTRINGINDEX>
	data.character = ' ';
    3e00:	e0 e3       	ldi	r30, 0x30	; 48
    3e02:	f3 e0       	ldi	r31, 0x03	; 3
    3e04:	80 e2       	ldi	r24, 0x20	; 32
    3e06:	80 83       	st	Z, r24
	data.print = endstr;
    3e08:	87 e3       	ldi	r24, 0x37	; 55
    3e0a:	92 e0       	ldi	r25, 0x02	; 2
    3e0c:	92 83       	std	Z+2, r25	; 0x02
    3e0e:	81 83       	std	Z+1, r24	; 0x01
	data.string = endstr;
    3e10:	94 83       	std	Z+4, r25	; 0x04
    3e12:	83 83       	std	Z+3, r24	; 0x03
    3e14:	08 95       	ret

00003e16 <KEYPAD_getkey>:
	*keypad_PORT |= (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
	// Going to use pull down method.
	return keypad;
}
char KEYPAD_getkey(void)
{
    3e16:	cf 93       	push	r28
    3e18:	df 93       	push	r29
    3e1a:	21 e0       	ldi	r18, 0x01	; 1
	uint8_t HL;
	char c = 0;
    3e1c:	80 e0       	ldi	r24, 0x00	; 0
				*keypad_PORT |= (1 << KEYPADLINE_1);
			break;
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    3e1e:	a3 e0       	ldi	r26, 0x03	; 3
    3e20:	b3 e0       	ldi	r27, 0x03	; 3
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
    3e22:	e7 e0       	ldi	r30, 0x07	; 7
    3e24:	f3 e0       	ldi	r31, 0x03	; 3
					if(HL == (1 << KEYPADDATA_2))
						c = keypadvalue[1][1];
					if(HL == (1 << KEYPADDATA_3))
						c = keypadvalue[1][2];
					if(HL == (1 << KEYPADDATA_4))
						c = keypadvalue[1][3];
    3e26:	60 e0       	ldi	r22, 0x00	; 0
    3e28:	71 e0       	ldi	r23, 0x01	; 1
    3e2a:	01 c0       	rjmp	.+2      	; 0x3e2e <KEYPAD_getkey+0x18>
    3e2c:	2f 5f       	subi	r18, 0xFF	; 255
{
	uint8_t HL;
	char c = 0;
	uint8_t keypad_option;
	for(keypad_option = 0; keypad_option < KEYPADLINES; keypad_option++){
		switch (keypad_option)
    3e2e:	9f ef       	ldi	r25, 0xFF	; 255
    3e30:	92 0f       	add	r25, r18
    3e32:	91 30       	cpi	r25, 0x01	; 1
    3e34:	09 f4       	brne	.+2      	; 0x3e38 <KEYPAD_getkey+0x22>
    3e36:	4b c0       	rjmp	.+150    	; 0x3ece <KEYPAD_getkey+0xb8>
    3e38:	38 f0       	brcs	.+14     	; 0x3e48 <KEYPAD_getkey+0x32>
    3e3a:	92 30       	cpi	r25, 0x02	; 2
    3e3c:	09 f4       	brne	.+2      	; 0x3e40 <KEYPAD_getkey+0x2a>
    3e3e:	8c c0       	rjmp	.+280    	; 0x3f58 <KEYPAD_getkey+0x142>
    3e40:	93 30       	cpi	r25, 0x03	; 3
    3e42:	09 f4       	brne	.+2      	; 0x3e46 <KEYPAD_getkey+0x30>
    3e44:	ce c0       	rjmp	.+412    	; 0x3fe2 <KEYPAD_getkey+0x1cc>
    3e46:	0e c1       	rjmp	.+540    	; 0x4064 <KEYPAD_getkey+0x24e>
		{
			case 0: // line 1 index 0
				*keypad_DDR |= (1 << KEYPADLINE_1);
    3e48:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3e4c:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3e50:	ea 01       	movw	r28, r20
    3e52:	98 81       	ld	r25, Y
    3e54:	90 68       	ori	r25, 0x80	; 128
    3e56:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_1);
    3e58:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3e5c:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3e60:	ea 01       	movw	r28, r20
    3e62:	98 81       	ld	r25, Y
    3e64:	9f 77       	andi	r25, 0x7F	; 127
    3e66:	98 83       	st	Y, r25
				keypad_dataf.line_1 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    3e68:	40 91 0c 03 	lds	r20, 0x030C	; 0x80030c <keypad_PIN>
    3e6c:	50 91 0d 03 	lds	r21, 0x030D	; 0x80030d <keypad_PIN+0x1>
    3e70:	ea 01       	movw	r28, r20
    3e72:	38 81       	ld	r19, Y
    3e74:	34 77       	andi	r19, 0x74	; 116
    3e76:	3c 93       	st	X, r19
				HL = KEYPADhl(keypad_datai.line_1, keypad_dataf.line_1);
    3e78:	90 81       	ld	r25, Z
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    3e7a:	43 2f       	mov	r20, r19
    3e7c:	49 27       	eor	r20, r25
    3e7e:	94 23       	and	r25, r20
			case 0: // line 1 index 0
				*keypad_DDR |= (1 << KEYPADLINE_1);
				*keypad_PORT &= ~(1 << KEYPADLINE_1);
				keypad_dataf.line_1 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_1, keypad_dataf.line_1);
				keypad_datai.line_1 = keypad_dataf.line_1;
    3e80:	30 83       	st	Z, r19
				if(HL){
    3e82:	99 23       	and	r25, r25
    3e84:	99 f0       	breq	.+38     	; 0x3eac <KEYPAD_getkey+0x96>
					// decode index line one column what ?
					if(HL == (1 << KEYPADDATA_1))
    3e86:	94 30       	cpi	r25, 0x04	; 4
    3e88:	19 f4       	brne	.+6      	; 0x3e90 <KEYPAD_getkey+0x7a>
						c = keypadvalue[0][0];
    3e8a:	eb 01       	movw	r28, r22
    3e8c:	88 81       	ld	r24, Y
    3e8e:	0a c0       	rjmp	.+20     	; 0x3ea4 <KEYPAD_getkey+0x8e>
					if(HL == (1 << KEYPADDATA_2))
    3e90:	90 31       	cpi	r25, 0x10	; 16
    3e92:	19 f4       	brne	.+6      	; 0x3e9a <KEYPAD_getkey+0x84>
						c = keypadvalue[0][1];
    3e94:	eb 01       	movw	r28, r22
    3e96:	89 81       	ldd	r24, Y+1	; 0x01
    3e98:	09 c0       	rjmp	.+18     	; 0x3eac <KEYPAD_getkey+0x96>
					if(HL == (1 << KEYPADDATA_3))
    3e9a:	90 32       	cpi	r25, 0x20	; 32
    3e9c:	19 f4       	brne	.+6      	; 0x3ea4 <KEYPAD_getkey+0x8e>
						c = keypadvalue[0][2];
    3e9e:	eb 01       	movw	r28, r22
    3ea0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ea2:	04 c0       	rjmp	.+8      	; 0x3eac <KEYPAD_getkey+0x96>
					if(HL == (1 << KEYPADDATA_4))
    3ea4:	90 34       	cpi	r25, 0x40	; 64
    3ea6:	11 f4       	brne	.+4      	; 0x3eac <KEYPAD_getkey+0x96>
						c = keypadvalue[0][3];
    3ea8:	eb 01       	movw	r28, r22
    3eaa:	8b 81       	ldd	r24, Y+3	; 0x03
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_1);
    3eac:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3eb0:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3eb4:	ea 01       	movw	r28, r20
    3eb6:	98 81       	ld	r25, Y
    3eb8:	9f 77       	andi	r25, 0x7F	; 127
    3eba:	98 83       	st	Y, r25
				*keypad_PORT |= (1 << KEYPADLINE_1);
    3ebc:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3ec0:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3ec4:	ea 01       	movw	r28, r20
    3ec6:	98 81       	ld	r25, Y
    3ec8:	90 68       	ori	r25, 0x80	; 128
    3eca:	98 83       	st	Y, r25
			break;
    3ecc:	af cf       	rjmp	.-162    	; 0x3e2c <KEYPAD_getkey+0x16>
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
    3ece:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3ed2:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3ed6:	ea 01       	movw	r28, r20
    3ed8:	98 81       	ld	r25, Y
    3eda:	91 60       	ori	r25, 0x01	; 1
    3edc:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
    3ede:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3ee2:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3ee6:	ea 01       	movw	r28, r20
    3ee8:	98 81       	ld	r25, Y
    3eea:	9e 7f       	andi	r25, 0xFE	; 254
    3eec:	98 83       	st	Y, r25
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    3eee:	40 91 0c 03 	lds	r20, 0x030C	; 0x80030c <keypad_PIN>
    3ef2:	50 91 0d 03 	lds	r21, 0x030D	; 0x80030d <keypad_PIN+0x1>
    3ef6:	ea 01       	movw	r28, r20
    3ef8:	38 81       	ld	r19, Y
    3efa:	34 77       	andi	r19, 0x74	; 116
    3efc:	11 96       	adiw	r26, 0x01	; 1
    3efe:	3c 93       	st	X, r19
    3f00:	11 97       	sbiw	r26, 0x01	; 1
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
    3f02:	91 81       	ldd	r25, Z+1	; 0x01
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    3f04:	43 2f       	mov	r20, r19
    3f06:	49 27       	eor	r20, r25
    3f08:	94 23       	and	r25, r20
			case 1: // line 2 index 1
				*keypad_DDR |= (1 << KEYPADLINE_2);
				*keypad_PORT &= ~(1 << KEYPADLINE_2);
				keypad_dataf.line_2 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_2, keypad_dataf.line_2);
				keypad_datai.line_2 = keypad_dataf.line_2;
    3f0a:	31 83       	std	Z+1, r19	; 0x01
				if(HL){
    3f0c:	99 23       	and	r25, r25
    3f0e:	99 f0       	breq	.+38     	; 0x3f36 <KEYPAD_getkey+0x120>
					// decode index line two column what ?
					if(HL == (1 << KEYPADDATA_1))
    3f10:	94 30       	cpi	r25, 0x04	; 4
    3f12:	19 f4       	brne	.+6      	; 0x3f1a <KEYPAD_getkey+0x104>
						c = keypadvalue[1][0];
    3f14:	eb 01       	movw	r28, r22
    3f16:	8c 81       	ldd	r24, Y+4	; 0x04
    3f18:	0a c0       	rjmp	.+20     	; 0x3f2e <KEYPAD_getkey+0x118>
					if(HL == (1 << KEYPADDATA_2))
    3f1a:	90 31       	cpi	r25, 0x10	; 16
    3f1c:	19 f4       	brne	.+6      	; 0x3f24 <KEYPAD_getkey+0x10e>
						c = keypadvalue[1][1];
    3f1e:	eb 01       	movw	r28, r22
    3f20:	8d 81       	ldd	r24, Y+5	; 0x05
    3f22:	09 c0       	rjmp	.+18     	; 0x3f36 <KEYPAD_getkey+0x120>
					if(HL == (1 << KEYPADDATA_3))
    3f24:	90 32       	cpi	r25, 0x20	; 32
    3f26:	19 f4       	brne	.+6      	; 0x3f2e <KEYPAD_getkey+0x118>
						c = keypadvalue[1][2];
    3f28:	eb 01       	movw	r28, r22
    3f2a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f2c:	04 c0       	rjmp	.+8      	; 0x3f36 <KEYPAD_getkey+0x120>
					if(HL == (1 << KEYPADDATA_4))
    3f2e:	90 34       	cpi	r25, 0x40	; 64
    3f30:	11 f4       	brne	.+4      	; 0x3f36 <KEYPAD_getkey+0x120>
						c = keypadvalue[1][3];
    3f32:	eb 01       	movw	r28, r22
    3f34:	8f 81       	ldd	r24, Y+7	; 0x07
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_2);
    3f36:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3f3a:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3f3e:	ea 01       	movw	r28, r20
    3f40:	98 81       	ld	r25, Y
    3f42:	9e 7f       	andi	r25, 0xFE	; 254
    3f44:	98 83       	st	Y, r25
				*keypad_PORT |= (1<<KEYPADLINE_2);
    3f46:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3f4a:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3f4e:	ea 01       	movw	r28, r20
    3f50:	98 81       	ld	r25, Y
    3f52:	91 60       	ori	r25, 0x01	; 1
    3f54:	98 83       	st	Y, r25
			break;
    3f56:	6a cf       	rjmp	.-300    	; 0x3e2c <KEYPAD_getkey+0x16>
			case 2: // line 3 index 2
				*keypad_DDR |= (1 << KEYPADLINE_3);
    3f58:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3f5c:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3f60:	ea 01       	movw	r28, r20
    3f62:	98 81       	ld	r25, Y
    3f64:	92 60       	ori	r25, 0x02	; 2
    3f66:	98 83       	st	Y, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_3);
    3f68:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3f6c:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3f70:	ea 01       	movw	r28, r20
    3f72:	98 81       	ld	r25, Y
    3f74:	9d 7f       	andi	r25, 0xFD	; 253
    3f76:	98 83       	st	Y, r25
				keypad_dataf.line_3 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    3f78:	40 91 0c 03 	lds	r20, 0x030C	; 0x80030c <keypad_PIN>
    3f7c:	50 91 0d 03 	lds	r21, 0x030D	; 0x80030d <keypad_PIN+0x1>
    3f80:	ea 01       	movw	r28, r20
    3f82:	38 81       	ld	r19, Y
    3f84:	34 77       	andi	r19, 0x74	; 116
    3f86:	12 96       	adiw	r26, 0x02	; 2
    3f88:	3c 93       	st	X, r19
    3f8a:	12 97       	sbiw	r26, 0x02	; 2
				HL = KEYPADhl(keypad_datai.line_3, keypad_dataf.line_3);
    3f8c:	92 81       	ldd	r25, Z+2	; 0x02
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    3f8e:	43 2f       	mov	r20, r19
    3f90:	49 27       	eor	r20, r25
    3f92:	94 23       	and	r25, r20
			case 2: // line 3 index 2
				*keypad_DDR |= (1 << KEYPADLINE_3);
				*keypad_PORT &= ~(1 << KEYPADLINE_3);
				keypad_dataf.line_3 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_3, keypad_dataf.line_3);
				keypad_datai.line_3 = keypad_dataf.line_3;
    3f94:	32 83       	std	Z+2, r19	; 0x02
				if(HL){
    3f96:	99 23       	and	r25, r25
    3f98:	99 f0       	breq	.+38     	; 0x3fc0 <KEYPAD_getkey+0x1aa>
					// decode index line three column what ?
					if(HL == (1 << KEYPADDATA_1))
    3f9a:	94 30       	cpi	r25, 0x04	; 4
    3f9c:	19 f4       	brne	.+6      	; 0x3fa4 <KEYPAD_getkey+0x18e>
						c = keypadvalue[2][0];
    3f9e:	eb 01       	movw	r28, r22
    3fa0:	88 85       	ldd	r24, Y+8	; 0x08
    3fa2:	0a c0       	rjmp	.+20     	; 0x3fb8 <KEYPAD_getkey+0x1a2>
					if(HL == (1 << KEYPADDATA_2))
    3fa4:	90 31       	cpi	r25, 0x10	; 16
    3fa6:	19 f4       	brne	.+6      	; 0x3fae <KEYPAD_getkey+0x198>
						c = keypadvalue[2][1];
    3fa8:	eb 01       	movw	r28, r22
    3faa:	89 85       	ldd	r24, Y+9	; 0x09
    3fac:	09 c0       	rjmp	.+18     	; 0x3fc0 <KEYPAD_getkey+0x1aa>
					if(HL == (1 << KEYPADDATA_3))
    3fae:	90 32       	cpi	r25, 0x20	; 32
    3fb0:	19 f4       	brne	.+6      	; 0x3fb8 <KEYPAD_getkey+0x1a2>
						c = keypadvalue[2][2];
    3fb2:	eb 01       	movw	r28, r22
    3fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
    3fb6:	04 c0       	rjmp	.+8      	; 0x3fc0 <KEYPAD_getkey+0x1aa>
					if(HL == (1 << KEYPADDATA_4))
    3fb8:	90 34       	cpi	r25, 0x40	; 64
    3fba:	11 f4       	brne	.+4      	; 0x3fc0 <KEYPAD_getkey+0x1aa>
						c = keypadvalue[2][3];
    3fbc:	eb 01       	movw	r28, r22
    3fbe:	8b 85       	ldd	r24, Y+11	; 0x0b
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_3);
    3fc0:	40 91 0e 03 	lds	r20, 0x030E	; 0x80030e <keypad_DDR>
    3fc4:	50 91 0f 03 	lds	r21, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3fc8:	ea 01       	movw	r28, r20
    3fca:	98 81       	ld	r25, Y
    3fcc:	9d 7f       	andi	r25, 0xFD	; 253
    3fce:	98 83       	st	Y, r25
				*keypad_PORT |= (1 << KEYPADLINE_3);
    3fd0:	40 91 00 03 	lds	r20, 0x0300	; 0x800300 <keypad_PORT>
    3fd4:	50 91 01 03 	lds	r21, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3fd8:	ea 01       	movw	r28, r20
    3fda:	98 81       	ld	r25, Y
    3fdc:	92 60       	ori	r25, 0x02	; 2
    3fde:	98 83       	st	Y, r25
			break;
    3fe0:	25 cf       	rjmp	.-438    	; 0x3e2c <KEYPAD_getkey+0x16>
			case 3: // line 4 index 3
				*keypad_DDR |= (1 << KEYPADLINE_4);
    3fe2:	e0 91 0e 03 	lds	r30, 0x030E	; 0x80030e <keypad_DDR>
    3fe6:	f0 91 0f 03 	lds	r31, 0x030F	; 0x80030f <keypad_DDR+0x1>
    3fea:	90 81       	ld	r25, Z
    3fec:	98 60       	ori	r25, 0x08	; 8
    3fee:	90 83       	st	Z, r25
				*keypad_PORT &= ~(1 << KEYPADLINE_4);
    3ff0:	e0 91 00 03 	lds	r30, 0x0300	; 0x800300 <keypad_PORT>
    3ff4:	f0 91 01 03 	lds	r31, 0x0301	; 0x800301 <keypad_PORT+0x1>
    3ff8:	90 81       	ld	r25, Z
    3ffa:	97 7f       	andi	r25, 0xF7	; 247
    3ffc:	90 83       	st	Z, r25
				keypad_dataf.line_4 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
    3ffe:	e0 91 0c 03 	lds	r30, 0x030C	; 0x80030c <keypad_PIN>
    4002:	f0 91 0d 03 	lds	r31, 0x030D	; 0x80030d <keypad_PIN+0x1>
    4006:	20 81       	ld	r18, Z
    4008:	24 77       	andi	r18, 0x74	; 116
    400a:	20 93 06 03 	sts	0x0306, r18	; 0x800306 <keypad_dataf+0x3>
				HL = KEYPADhl(keypad_datai.line_4, keypad_dataf.line_4);
    400e:	e7 e0       	ldi	r30, 0x07	; 7
    4010:	f3 e0       	ldi	r31, 0x03	; 3
    4012:	93 81       	ldd	r25, Z+3	; 0x03
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	// printf("KEYPADhl\n");
	i = xf ^ xi;
	i &= xi;
    4014:	32 2f       	mov	r19, r18
    4016:	39 27       	eor	r19, r25
    4018:	93 23       	and	r25, r19
			case 3: // line 4 index 3
				*keypad_DDR |= (1 << KEYPADLINE_4);
				*keypad_PORT &= ~(1 << KEYPADLINE_4);
				keypad_dataf.line_4 = *keypad_PIN & ((1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4));
				HL = KEYPADhl(keypad_datai.line_4, keypad_dataf.line_4);
				keypad_datai.line_4 = keypad_dataf.line_4;
    401a:	23 83       	std	Z+3, r18	; 0x03
				if(HL){
    401c:	99 23       	and	r25, r25
    401e:	99 f0       	breq	.+38     	; 0x4046 <KEYPAD_getkey+0x230>
					// decode index line four column what ?
					if(HL == (1 << KEYPADDATA_1))
    4020:	94 30       	cpi	r25, 0x04	; 4
    4022:	19 f4       	brne	.+6      	; 0x402a <KEYPAD_getkey+0x214>
						c = keypadvalue[3][0];
    4024:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__DATA_REGION_ORIGIN__+0xc>
    4028:	0a c0       	rjmp	.+20     	; 0x403e <KEYPAD_getkey+0x228>
					if(HL == (1 << KEYPADDATA_2))
    402a:	90 31       	cpi	r25, 0x10	; 16
    402c:	19 f4       	brne	.+6      	; 0x4034 <KEYPAD_getkey+0x21e>
						c = keypadvalue[3][1];
    402e:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <__DATA_REGION_ORIGIN__+0xd>
    4032:	09 c0       	rjmp	.+18     	; 0x4046 <KEYPAD_getkey+0x230>
					if(HL == (1 << KEYPADDATA_3))
    4034:	90 32       	cpi	r25, 0x20	; 32
    4036:	19 f4       	brne	.+6      	; 0x403e <KEYPAD_getkey+0x228>
						c = keypadvalue[3][2];
    4038:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__DATA_REGION_ORIGIN__+0xe>
    403c:	04 c0       	rjmp	.+8      	; 0x4046 <KEYPAD_getkey+0x230>
					if(HL == (1 << KEYPADDATA_4))
    403e:	90 34       	cpi	r25, 0x40	; 64
    4040:	11 f4       	brne	.+4      	; 0x4046 <KEYPAD_getkey+0x230>
						c = keypadvalue[3][3];
    4042:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <__DATA_REGION_ORIGIN__+0xf>
				}
				*keypad_DDR &= ~(1 << KEYPADLINE_4);
    4046:	e0 91 0e 03 	lds	r30, 0x030E	; 0x80030e <keypad_DDR>
    404a:	f0 91 0f 03 	lds	r31, 0x030F	; 0x80030f <keypad_DDR+0x1>
    404e:	90 81       	ld	r25, Z
    4050:	97 7f       	andi	r25, 0xF7	; 247
    4052:	90 83       	st	Z, r25
				*keypad_PORT |= (1 << KEYPADLINE_4);
    4054:	e0 91 00 03 	lds	r30, 0x0300	; 0x800300 <keypad_PORT>
    4058:	f0 91 01 03 	lds	r31, 0x0301	; 0x800301 <keypad_PORT+0x1>
    405c:	90 81       	ld	r25, Z
    405e:	98 60       	ori	r25, 0x08	; 8
    4060:	90 83       	st	Z, r25
    4062:	03 c0       	rjmp	.+6      	; 0x406a <KEYPAD_getkey+0x254>
char KEYPAD_getkey(void)
{
	uint8_t HL;
	char c = 0;
	uint8_t keypad_option;
	for(keypad_option = 0; keypad_option < KEYPADLINES; keypad_option++){
    4064:	24 30       	cpi	r18, 0x04	; 4
    4066:	08 f4       	brcc	.+2      	; 0x406a <KEYPAD_getkey+0x254>
    4068:	e1 ce       	rjmp	.-574    	; 0x3e2c <KEYPAD_getkey+0x16>
			default:
			break;
		}
	}
	return c;
}
    406a:	df 91       	pop	r29
    406c:	cf 91       	pop	r28
    406e:	08 95       	ret

00004070 <KEYPAD_read>:
// read
void KEYPAD_read(void)
{
	char c;
	c = KEYPAD_getkey(); // returns null ('\0') all the time when no entry
    4070:	d2 de       	rcall	.-604    	; 0x3e16 <KEYPAD_getkey>
	if(c){
    4072:	88 23       	and	r24, r24
    4074:	09 f4       	brne	.+2      	; 0x4078 <KEYPAD_read+0x8>
    4076:	45 c0       	rjmp	.+138    	; 0x4102 <KEYPAD_read+0x92>
		data.character = c;
    4078:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <data>
		if(c == KEYPADENTERKEY){
    407c:	84 34       	cpi	r24, 0x44	; 68
    407e:	99 f4       	brne	.+38     	; 0x40a6 <KEYPAD_read+0x36>
			KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    4080:	e0 91 0b 03 	lds	r30, 0x030B	; 0x80030b <KEYPADSTRINGINDEX>
    4084:	f0 e0       	ldi	r31, 0x00	; 0
    4086:	e0 5f       	subi	r30, 0xF0	; 240
    4088:	fc 4f       	sbci	r31, 0xFC	; 252
    408a:	10 82       	st	Z, r1
			KEYPADSTRINGINDEX = 0;
    408c:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <KEYPADSTRINGINDEX>
			data.print = endstr;
    4090:	e0 e3       	ldi	r30, 0x30	; 48
    4092:	f3 e0       	ldi	r31, 0x03	; 3
    4094:	87 e3       	ldi	r24, 0x37	; 55
    4096:	92 e0       	ldi	r25, 0x02	; 2
    4098:	92 83       	std	Z+2, r25	; 0x02
    409a:	81 83       	std	Z+1, r24	; 0x01
			data.string = KEYPAD_string; // shift output
    409c:	80 e1       	ldi	r24, 0x10	; 16
    409e:	93 e0       	ldi	r25, 0x03	; 3
    40a0:	94 83       	std	Z+4, r25	; 0x04
    40a2:	83 83       	std	Z+3, r24	; 0x03
    40a4:	08 95       	ret
		}else{
			if(KEYPADSTRINGINDEX < KEYPADSTRINGSIZE){
    40a6:	e0 91 0b 03 	lds	r30, 0x030B	; 0x80030b <KEYPADSTRINGINDEX>
    40aa:	e6 30       	cpi	r30, 0x06	; 6
    40ac:	b8 f4       	brcc	.+46     	; 0x40dc <KEYPAD_read+0x6c>
				KEYPAD_string[KEYPADSTRINGINDEX] = c;
    40ae:	ae 2f       	mov	r26, r30
    40b0:	b0 e0       	ldi	r27, 0x00	; 0
    40b2:	a0 5f       	subi	r26, 0xF0	; 240
    40b4:	bc 4f       	sbci	r27, 0xFC	; 252
    40b6:	8c 93       	st	X, r24
				KEYPADSTRINGINDEX++;
    40b8:	ef 5f       	subi	r30, 0xFF	; 255
    40ba:	e0 93 0b 03 	sts	0x030B, r30	; 0x80030b <KEYPADSTRINGINDEX>
				KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    40be:	f0 e0       	ldi	r31, 0x00	; 0
    40c0:	e0 5f       	subi	r30, 0xF0	; 240
    40c2:	fc 4f       	sbci	r31, 0xFC	; 252
    40c4:	10 82       	st	Z, r1
				data.print = KEYPAD_string;
    40c6:	e0 e3       	ldi	r30, 0x30	; 48
    40c8:	f3 e0       	ldi	r31, 0x03	; 3
    40ca:	80 e1       	ldi	r24, 0x10	; 16
    40cc:	93 e0       	ldi	r25, 0x03	; 3
    40ce:	92 83       	std	Z+2, r25	; 0x02
    40d0:	81 83       	std	Z+1, r24	; 0x01
				data.string = endstr; // clear output
    40d2:	87 e3       	ldi	r24, 0x37	; 55
    40d4:	92 e0       	ldi	r25, 0x02	; 2
    40d6:	94 83       	std	Z+4, r25	; 0x04
    40d8:	83 83       	std	Z+3, r24	; 0x03
    40da:	08 95       	ret
			}else{
				KEYPADSTRINGINDEX = 0;
				KEYPAD_string[KEYPADSTRINGINDEX] = c;
    40dc:	e0 e1       	ldi	r30, 0x10	; 16
    40de:	f3 e0       	ldi	r31, 0x03	; 3
    40e0:	80 83       	st	Z, r24
				KEYPADSTRINGINDEX++;
    40e2:	81 e0       	ldi	r24, 0x01	; 1
    40e4:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <KEYPADSTRINGINDEX>
				KEYPAD_string[KEYPADSTRINGINDEX] = '\0';
    40e8:	11 82       	std	Z+1, r1	; 0x01
				data.print = KEYPAD_string;
    40ea:	a0 e3       	ldi	r26, 0x30	; 48
    40ec:	b3 e0       	ldi	r27, 0x03	; 3
    40ee:	12 96       	adiw	r26, 0x02	; 2
    40f0:	fc 93       	st	X, r31
    40f2:	ee 93       	st	-X, r30
    40f4:	11 97       	sbiw	r26, 0x01	; 1
				data.string = endstr; // clear output
    40f6:	87 e3       	ldi	r24, 0x37	; 55
    40f8:	92 e0       	ldi	r25, 0x02	; 2
    40fa:	14 96       	adiw	r26, 0x04	; 4
    40fc:	9c 93       	st	X, r25
    40fe:	8e 93       	st	-X, r24
    4100:	13 97       	sbiw	r26, 0x03	; 3
    4102:	08 95       	ret

00004104 <KEYPADenable>:
// hl
uint8_t KEYPADhl(uint8_t xi, uint8_t xf);

/*** Procedure & Function ***/
KEYPAD KEYPADenable(volatile uint8_t *ddr, volatile uint8_t *pin, volatile uint8_t *port)
{
    4104:	cf 93       	push	r28
    4106:	df 93       	push	r29
    4108:	cd b7       	in	r28, 0x3d	; 61
    410a:	de b7       	in	r29, 0x3e	; 62
    410c:	28 97       	sbiw	r28, 0x08	; 8
    410e:	0f b6       	in	r0, 0x3f	; 63
    4110:	f8 94       	cli
    4112:	de bf       	out	0x3e, r29	; 62
    4114:	0f be       	out	0x3f, r0	; 63
    4116:	cd bf       	out	0x3d, r28	; 61
	// LOCAL VARIABLE
	data.character = ' ';
    4118:	20 e2       	ldi	r18, 0x20	; 32
    411a:	20 93 30 03 	sts	0x0330, r18	; 0x800330 <data>
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	KEYPAD keypad;
	// import parameters
	keypad_DDR = ddr;
    411e:	90 93 0f 03 	sts	0x030F, r25	; 0x80030f <keypad_DDR+0x1>
    4122:	80 93 0e 03 	sts	0x030E, r24	; 0x80030e <keypad_DDR>
	keypad_PIN = pin;
    4126:	70 93 0d 03 	sts	0x030D, r23	; 0x80030d <keypad_PIN+0x1>
    412a:	60 93 0c 03 	sts	0x030C, r22	; 0x80030c <keypad_PIN>
	keypad_PORT = port;
    412e:	50 93 01 03 	sts	0x0301, r21	; 0x800301 <keypad_PORT+0x1>
    4132:	40 93 00 03 	sts	0x0300, r20	; 0x800300 <keypad_PORT>
	// initialize variables
	*keypad_DDR = (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
    4136:	2b e8       	ldi	r18, 0x8B	; 139
    4138:	fc 01       	movw	r30, r24
    413a:	20 83       	st	Z, r18
	*keypad_PORT = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    413c:	e0 91 00 03 	lds	r30, 0x0300	; 0x800300 <keypad_PORT>
    4140:	f0 91 01 03 	lds	r31, 0x0301	; 0x800301 <keypad_PORT+0x1>
    4144:	84 e7       	ldi	r24, 0x74	; 116
    4146:	80 83       	st	Z, r24
	keypad_datai.line_1 = keypad_dataf.line_1 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    4148:	a3 e0       	ldi	r26, 0x03	; 3
    414a:	b3 e0       	ldi	r27, 0x03	; 3
    414c:	8c 93       	st	X, r24
    414e:	e7 e0       	ldi	r30, 0x07	; 7
    4150:	f3 e0       	ldi	r31, 0x03	; 3
    4152:	80 83       	st	Z, r24
	keypad_datai.line_2 = keypad_dataf.line_2 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    4154:	11 96       	adiw	r26, 0x01	; 1
    4156:	8c 93       	st	X, r24
    4158:	11 97       	sbiw	r26, 0x01	; 1
    415a:	81 83       	std	Z+1, r24	; 0x01
	keypad_datai.line_3 = keypad_dataf.line_3 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    415c:	12 96       	adiw	r26, 0x02	; 2
    415e:	8c 93       	st	X, r24
    4160:	12 97       	sbiw	r26, 0x02	; 2
    4162:	82 83       	std	Z+2, r24	; 0x02
	keypad_datai.line_4 = keypad_dataf.line_4 = (1 << KEYPADDATA_1) | (1 << KEYPADDATA_2) | (1 << KEYPADDATA_3) | (1 << KEYPADDATA_4);
    4164:	13 96       	adiw	r26, 0x03	; 3
    4166:	8c 93       	st	X, r24
    4168:	83 83       	std	Z+3, r24	; 0x03
	KEYPADSTRINGINDEX = 0;
    416a:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <KEYPADSTRINGINDEX>
	keypad.getkey = KEYPAD_getkey;
	keypad.read = KEYPAD_read;
	keypad.data = KEYPAD_data;
	keypad.flush = KEYPAD_flush;
	//
	*keypad_PORT |= (1 << KEYPADLINE_1) | (1 << KEYPADLINE_2) | (1 << KEYPADLINE_3) | (1 << KEYPADLINE_4);
    416e:	e0 91 00 03 	lds	r30, 0x0300	; 0x800300 <keypad_PORT>
    4172:	f0 91 01 03 	lds	r31, 0x0301	; 0x800301 <keypad_PORT+0x1>
    4176:	80 81       	ld	r24, Z
    4178:	8b 68       	ori	r24, 0x8B	; 139
    417a:	80 83       	st	Z, r24
	// Going to use pull down method.
	return keypad;
    417c:	2b e0       	ldi	r18, 0x0B	; 11
    417e:	3f e1       	ldi	r19, 0x1F	; 31
    4180:	3a 83       	std	Y+2, r19	; 0x02
    4182:	29 83       	std	Y+1, r18	; 0x01
    4184:	48 e3       	ldi	r20, 0x38	; 56
    4186:	50 e2       	ldi	r21, 0x20	; 32
    4188:	5c 83       	std	Y+4, r21	; 0x04
    418a:	4b 83       	std	Y+3, r20	; 0x03
    418c:	6e ed       	ldi	r22, 0xDE	; 222
    418e:	7e e1       	ldi	r23, 0x1E	; 30
    4190:	7e 83       	std	Y+6, r23	; 0x06
    4192:	6d 83       	std	Y+5, r22	; 0x05
    4194:	8e ef       	ldi	r24, 0xFE	; 254
    4196:	9e e1       	ldi	r25, 0x1E	; 30
    4198:	98 87       	std	Y+8, r25	; 0x08
    419a:	8f 83       	std	Y+7, r24	; 0x07
    419c:	3a 81       	ldd	r19, Y+2	; 0x02
    419e:	5c 81       	ldd	r21, Y+4	; 0x04
    41a0:	7e 81       	ldd	r23, Y+6	; 0x06
}
    41a2:	98 85       	ldd	r25, Y+8	; 0x08
    41a4:	28 96       	adiw	r28, 0x08	; 8
    41a6:	0f b6       	in	r0, 0x3f	; 63
    41a8:	f8 94       	cli
    41aa:	de bf       	out	0x3e, r29	; 62
    41ac:	0f be       	out	0x3f, r0	; 63
    41ae:	cd bf       	out	0x3d, r28	; 61
    41b0:	df 91       	pop	r29
    41b2:	cf 91       	pop	r28
    41b4:	08 95       	ret

000041b6 <LCD0_strobe>:
		break;
	}
}
void LCD0_strobe(uint16_t num)
{
	*lcd0_PORT &= ~(1 << EN);
    41b6:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    41ba:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    41be:	80 81       	ld	r24, Z
    41c0:	8b 7f       	andi	r24, 0xFB	; 251
    41c2:	80 83       	st	Z, r24
	LCD_ticks(num);
	*lcd0_PORT |= (1 << EN);
    41c4:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    41c8:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    41cc:	80 81       	ld	r24, Z
    41ce:	84 60       	ori	r24, 0x04	; 4
    41d0:	80 83       	st	Z, r24
    41d2:	08 95       	ret

000041d4 <LCD0_write>:
	// LCD0_write(0x03, INST);// return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
}
void LCD0_write(char c, unsigned short D_I)
{
    41d4:	0f 93       	push	r16
    41d6:	1f 93       	push	r17
    41d8:	cf 93       	push	r28
    41da:	c8 2f       	mov	r28, r24
    41dc:	8b 01       	movw	r16, r22
	*lcd0_PORT &= ~(1 << RW); // lcd as input
    41de:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    41e2:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    41e6:	80 81       	ld	r24, Z
    41e8:	8d 7f       	andi	r24, 0xFD	; 253
    41ea:	80 83       	st	Z, r24
	*lcd0_DDR |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // mcu as output
    41ec:	e0 91 1e 03 	lds	r30, 0x031E	; 0x80031e <lcd0_DDR>
    41f0:	f0 91 1f 03 	lds	r31, 0x031F	; 0x80031f <lcd0_DDR+0x1>
    41f4:	80 81       	ld	r24, Z
    41f6:	80 6f       	ori	r24, 0xF0	; 240
    41f8:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    41fa:	67 2b       	or	r22, r23
    41fc:	41 f0       	breq	.+16     	; 0x420e <LCD0_write+0x3a>
    41fe:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4202:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4206:	80 81       	ld	r24, Z
    4208:	81 60       	ori	r24, 0x01	; 1
    420a:	80 83       	st	Z, r24
    420c:	07 c0       	rjmp	.+14     	; 0x421c <LCD0_write+0x48>
    420e:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4212:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4216:	80 81       	ld	r24, Z
    4218:	8e 7f       	andi	r24, 0xFE	; 254
    421a:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    421c:	80 e0       	ldi	r24, 0x00	; 0
    421e:	90 e0       	ldi	r25, 0x00	; 0
    4220:	ca df       	rcall	.-108    	; 0x41b6 <LCD0_strobe>
	
	if(c & 0x80) *lcd0_PORT |= 1 << DB7; else *lcd0_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    4222:	cc 23       	and	r28, r28
    4224:	44 f4       	brge	.+16     	; 0x4236 <LCD0_write+0x62>
    4226:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    422a:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    422e:	80 81       	ld	r24, Z
    4230:	80 68       	ori	r24, 0x80	; 128
    4232:	80 83       	st	Z, r24
    4234:	07 c0       	rjmp	.+14     	; 0x4244 <LCD0_write+0x70>
    4236:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    423a:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    423e:	80 81       	ld	r24, Z
    4240:	8f 77       	andi	r24, 0x7F	; 127
    4242:	80 83       	st	Z, r24
	if(c & 0x40) *lcd0_PORT |= 1 << DB6; else *lcd0_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    4244:	c6 ff       	sbrs	r28, 6
    4246:	08 c0       	rjmp	.+16     	; 0x4258 <LCD0_write+0x84>
    4248:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    424c:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4250:	80 81       	ld	r24, Z
    4252:	80 64       	ori	r24, 0x40	; 64
    4254:	80 83       	st	Z, r24
    4256:	07 c0       	rjmp	.+14     	; 0x4266 <LCD0_write+0x92>
    4258:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    425c:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4260:	80 81       	ld	r24, Z
    4262:	8f 7b       	andi	r24, 0xBF	; 191
    4264:	80 83       	st	Z, r24
	if(c & 0x20) *lcd0_PORT |= 1 << DB5; else *lcd0_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    4266:	c5 ff       	sbrs	r28, 5
    4268:	08 c0       	rjmp	.+16     	; 0x427a <LCD0_write+0xa6>
    426a:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    426e:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4272:	80 81       	ld	r24, Z
    4274:	80 62       	ori	r24, 0x20	; 32
    4276:	80 83       	st	Z, r24
    4278:	07 c0       	rjmp	.+14     	; 0x4288 <LCD0_write+0xb4>
    427a:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    427e:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4282:	80 81       	ld	r24, Z
    4284:	8f 7d       	andi	r24, 0xDF	; 223
    4286:	80 83       	st	Z, r24
	if(c & 0x10) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    4288:	c4 ff       	sbrs	r28, 4
    428a:	08 c0       	rjmp	.+16     	; 0x429c <LCD0_write+0xc8>
    428c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4290:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4294:	80 81       	ld	r24, Z
    4296:	80 61       	ori	r24, 0x10	; 16
    4298:	80 83       	st	Z, r24
    429a:	07 c0       	rjmp	.+14     	; 0x42aa <LCD0_write+0xd6>
    429c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42a0:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    42a4:	80 81       	ld	r24, Z
    42a6:	8f 7e       	andi	r24, 0xEF	; 239
    42a8:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    42aa:	01 2b       	or	r16, r17
    42ac:	41 f0       	breq	.+16     	; 0x42be <LCD0_write+0xea>
    42ae:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42b2:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    42b6:	80 81       	ld	r24, Z
    42b8:	81 60       	ori	r24, 0x01	; 1
    42ba:	80 83       	st	Z, r24
    42bc:	07 c0       	rjmp	.+14     	; 0x42cc <LCD0_write+0xf8>
    42be:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42c2:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    42c6:	80 81       	ld	r24, Z
    42c8:	8e 7f       	andi	r24, 0xFE	; 254
    42ca:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    42cc:	80 e0       	ldi	r24, 0x00	; 0
    42ce:	90 e0       	ldi	r25, 0x00	; 0
    42d0:	72 df       	rcall	.-284    	; 0x41b6 <LCD0_strobe>
	
	if(c & 0x08) *lcd0_PORT |= 1 << DB7; else *lcd0_PORT &= ~(1 << DB7); LCD_ticks(BIT_N_TICKS);
    42d2:	c3 ff       	sbrs	r28, 3
    42d4:	08 c0       	rjmp	.+16     	; 0x42e6 <LCD0_write+0x112>
    42d6:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42da:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    42de:	80 81       	ld	r24, Z
    42e0:	80 68       	ori	r24, 0x80	; 128
    42e2:	80 83       	st	Z, r24
    42e4:	07 c0       	rjmp	.+14     	; 0x42f4 <LCD0_write+0x120>
    42e6:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42ea:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    42ee:	80 81       	ld	r24, Z
    42f0:	8f 77       	andi	r24, 0x7F	; 127
    42f2:	80 83       	st	Z, r24
	if(c & 0x04) *lcd0_PORT |= 1 << DB6; else *lcd0_PORT &= ~(1 << DB6); LCD_ticks(BIT_N_TICKS);
    42f4:	c2 ff       	sbrs	r28, 2
    42f6:	08 c0       	rjmp	.+16     	; 0x4308 <LCD0_write+0x134>
    42f8:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    42fc:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4300:	80 81       	ld	r24, Z
    4302:	80 64       	ori	r24, 0x40	; 64
    4304:	80 83       	st	Z, r24
    4306:	07 c0       	rjmp	.+14     	; 0x4316 <LCD0_write+0x142>
    4308:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    430c:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4310:	80 81       	ld	r24, Z
    4312:	8f 7b       	andi	r24, 0xBF	; 191
    4314:	80 83       	st	Z, r24
	if(c & 0x02) *lcd0_PORT |= 1 << DB5; else *lcd0_PORT &= ~(1 << DB5); LCD_ticks(BIT_N_TICKS);
    4316:	c1 ff       	sbrs	r28, 1
    4318:	08 c0       	rjmp	.+16     	; 0x432a <LCD0_write+0x156>
    431a:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    431e:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4322:	80 81       	ld	r24, Z
    4324:	80 62       	ori	r24, 0x20	; 32
    4326:	80 83       	st	Z, r24
    4328:	07 c0       	rjmp	.+14     	; 0x4338 <LCD0_write+0x164>
    432a:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    432e:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4332:	80 81       	ld	r24, Z
    4334:	8f 7d       	andi	r24, 0xDF	; 223
    4336:	80 83       	st	Z, r24
	if(c & 0x01) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
    4338:	c0 ff       	sbrs	r28, 0
    433a:	08 c0       	rjmp	.+16     	; 0x434c <LCD0_write+0x178>
    433c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4340:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4344:	80 81       	ld	r24, Z
    4346:	80 61       	ori	r24, 0x10	; 16
    4348:	80 83       	st	Z, r24
    434a:	07 c0       	rjmp	.+14     	; 0x435a <LCD0_write+0x186>
    434c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4350:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4354:	80 81       	ld	r24, Z
    4356:	8f 7e       	andi	r24, 0xEF	; 239
    4358:	80 83       	st	Z, r24
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    435a:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    435e:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4362:	80 81       	ld	r24, Z
    4364:	8b 7f       	andi	r24, 0xFB	; 251
    4366:	80 83       	st	Z, r24
}
    4368:	cf 91       	pop	r28
    436a:	1f 91       	pop	r17
    436c:	0f 91       	pop	r16
    436e:	08 95       	ret

00004370 <LCD0_clear>:
		LCD0_putch(' ');
	}
}
void LCD0_clear(void)
{
	LCD0_write(0x01, INST);
    4370:	60 e0       	ldi	r22, 0x00	; 0
    4372:	70 e0       	ldi	r23, 0x00	; 0
    4374:	81 e0       	ldi	r24, 0x01	; 1
    4376:	2e df       	rcall	.-420    	; 0x41d4 <LCD0_write>
    4378:	87 ee       	ldi	r24, 0xE7	; 231
    437a:	97 e1       	ldi	r25, 0x17	; 23
    437c:	01 97       	sbiw	r24, 0x01	; 1
    437e:	f1 f7       	brne	.-4      	; 0x437c <LCD0_clear+0xc>
    4380:	00 c0       	rjmp	.+0      	; 0x4382 <LCD0_clear+0x12>
    4382:	00 00       	nop
    4384:	08 95       	ret

00004386 <LCD0_read>:
	if(c & 0x01) *lcd0_PORT |= 1 << DB4; else *lcd0_PORT &= ~(1 << DB4); LCD_ticks(BIT_N_TICKS);
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
}
char LCD0_read(unsigned short D_I)
{
    4386:	0f 93       	push	r16
    4388:	1f 93       	push	r17
    438a:	cf 93       	push	r28
    438c:	8c 01       	movw	r16, r24
	char c = 0x00;
	*lcd0_DDR &= ~((1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7)); // mcu as input
    438e:	e0 91 1e 03 	lds	r30, 0x031E	; 0x80031e <lcd0_DDR>
    4392:	f0 91 1f 03 	lds	r31, 0x031F	; 0x80031f <lcd0_DDR+0x1>
    4396:	80 81       	ld	r24, Z
    4398:	8f 70       	andi	r24, 0x0F	; 15
    439a:	80 83       	st	Z, r24
	*lcd0_PORT |= (1 << DB4) | (1 << DB5) | (1 << DB6) | (1 << DB7); // pull up resistors
    439c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    43a0:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    43a4:	80 81       	ld	r24, Z
    43a6:	80 6f       	ori	r24, 0xF0	; 240
    43a8:	80 83       	st	Z, r24
	*lcd0_PORT |= (1 << RW); // lcd as output
    43aa:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    43ae:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    43b2:	80 81       	ld	r24, Z
    43b4:	82 60       	ori	r24, 0x02	; 2
    43b6:	80 83       	st	Z, r24
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    43b8:	01 15       	cp	r16, r1
    43ba:	11 05       	cpc	r17, r1
    43bc:	41 f0       	breq	.+16     	; 0x43ce <LCD0_read+0x48>
    43be:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    43c2:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    43c6:	80 81       	ld	r24, Z
    43c8:	81 60       	ori	r24, 0x01	; 1
    43ca:	80 83       	st	Z, r24
    43cc:	07 c0       	rjmp	.+14     	; 0x43dc <LCD0_read+0x56>
    43ce:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    43d2:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    43d6:	80 81       	ld	r24, Z
    43d8:	8e 7f       	andi	r24, 0xFE	; 254
    43da:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	90 e0       	ldi	r25, 0x00	; 0
    43e0:	ea de       	rcall	.-556    	; 0x41b6 <LCD0_strobe>
	
	if(*lcd0_PIN & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7); LCD_ticks(BIT_N_TICKS);
    43e2:	e0 91 17 03 	lds	r30, 0x0317	; 0x800317 <lcd0_PIN>
    43e6:	f0 91 18 03 	lds	r31, 0x0318	; 0x800318 <lcd0_PIN+0x1>
    43ea:	80 81       	ld	r24, Z
    43ec:	88 23       	and	r24, r24
    43ee:	14 f0       	brlt	.+4      	; 0x43f4 <LCD0_read+0x6e>
    43f0:	c0 e0       	ldi	r28, 0x00	; 0
    43f2:	01 c0       	rjmp	.+2      	; 0x43f6 <LCD0_read+0x70>
    43f4:	c0 e8       	ldi	r28, 0x80	; 128
	if(*lcd0_PIN & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6); LCD_ticks(BIT_N_TICKS);
    43f6:	80 81       	ld	r24, Z
    43f8:	86 ff       	sbrs	r24, 6
    43fa:	02 c0       	rjmp	.+4      	; 0x4400 <LCD0_read+0x7a>
    43fc:	c0 64       	ori	r28, 0x40	; 64
    43fe:	01 c0       	rjmp	.+2      	; 0x4402 <LCD0_read+0x7c>
    4400:	cf 7b       	andi	r28, 0xBF	; 191
	if(*lcd0_PIN & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5); LCD_ticks(BIT_N_TICKS);
    4402:	80 81       	ld	r24, Z
    4404:	85 ff       	sbrs	r24, 5
    4406:	02 c0       	rjmp	.+4      	; 0x440c <LCD0_read+0x86>
    4408:	c0 62       	ori	r28, 0x20	; 32
    440a:	01 c0       	rjmp	.+2      	; 0x440e <LCD0_read+0x88>
    440c:	cf 7d       	andi	r28, 0xDF	; 223
	if(*lcd0_PIN & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4); LCD_ticks(BIT_N_TICKS);
    440e:	80 81       	ld	r24, Z
    4410:	84 ff       	sbrs	r24, 4
    4412:	02 c0       	rjmp	.+4      	; 0x4418 <LCD0_read+0x92>
    4414:	c0 61       	ori	r28, 0x10	; 16
    4416:	01 c0       	rjmp	.+2      	; 0x441a <LCD0_read+0x94>
    4418:	cf 7e       	andi	r28, 0xEF	; 239
	
	if(D_I) *lcd0_PORT |= (1 << RS); else *lcd0_PORT &= ~(1 << RS);
    441a:	01 2b       	or	r16, r17
    441c:	41 f0       	breq	.+16     	; 0x442e <LCD0_read+0xa8>
    441e:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4422:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4426:	80 81       	ld	r24, Z
    4428:	81 60       	ori	r24, 0x01	; 1
    442a:	80 83       	st	Z, r24
    442c:	07 c0       	rjmp	.+14     	; 0x443c <LCD0_read+0xb6>
    442e:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4432:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4436:	80 81       	ld	r24, Z
    4438:	8e 7f       	andi	r24, 0xFE	; 254
    443a:	80 83       	st	Z, r24
	LCD0_strobe(LCD_N_TICKS); LCD_ticks(BIT_N_TICKS);
    443c:	80 e0       	ldi	r24, 0x00	; 0
    443e:	90 e0       	ldi	r25, 0x00	; 0
    4440:	ba de       	rcall	.-652    	; 0x41b6 <LCD0_strobe>
	
	if(*lcd0_PIN & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3); LCD_ticks(BIT_N_TICKS);
    4442:	e0 91 17 03 	lds	r30, 0x0317	; 0x800317 <lcd0_PIN>
    4446:	f0 91 18 03 	lds	r31, 0x0318	; 0x800318 <lcd0_PIN+0x1>
    444a:	80 81       	ld	r24, Z
    444c:	88 23       	and	r24, r24
    444e:	1c f4       	brge	.+6      	; 0x4456 <LCD0_read+0xd0>
    4450:	8c 2f       	mov	r24, r28
    4452:	88 60       	ori	r24, 0x08	; 8
    4454:	02 c0       	rjmp	.+4      	; 0x445a <LCD0_read+0xd4>
    4456:	8c 2f       	mov	r24, r28
    4458:	87 7f       	andi	r24, 0xF7	; 247
	if(*lcd0_PIN & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2); LCD_ticks(BIT_N_TICKS);
    445a:	90 81       	ld	r25, Z
    445c:	96 ff       	sbrs	r25, 6
    445e:	02 c0       	rjmp	.+4      	; 0x4464 <LCD0_read+0xde>
    4460:	84 60       	ori	r24, 0x04	; 4
    4462:	01 c0       	rjmp	.+2      	; 0x4466 <LCD0_read+0xe0>
    4464:	8b 7f       	andi	r24, 0xFB	; 251
	if(*lcd0_PIN & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1); LCD_ticks(BIT_N_TICKS);
    4466:	90 81       	ld	r25, Z
    4468:	95 ff       	sbrs	r25, 5
    446a:	02 c0       	rjmp	.+4      	; 0x4470 <LCD0_read+0xea>
    446c:	82 60       	ori	r24, 0x02	; 2
    446e:	01 c0       	rjmp	.+2      	; 0x4472 <LCD0_read+0xec>
    4470:	8d 7f       	andi	r24, 0xFD	; 253
	if(*lcd0_PIN & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0); LCD_ticks(BIT_N_TICKS);
    4472:	90 81       	ld	r25, Z
    4474:	94 ff       	sbrs	r25, 4
    4476:	02 c0       	rjmp	.+4      	; 0x447c <LCD0_read+0xf6>
    4478:	81 60       	ori	r24, 0x01	; 1
    447a:	01 c0       	rjmp	.+2      	; 0x447e <LCD0_read+0xf8>
    447c:	8e 7f       	andi	r24, 0xFE	; 254
	
	*lcd0_PORT &= ~(1 << EN); LCD_ticks(LCD_N_TICKS);
    447e:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4482:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4486:	90 81       	ld	r25, Z
    4488:	9b 7f       	andi	r25, 0xFB	; 251
    448a:	90 83       	st	Z, r25
	
	return c;
}
    448c:	cf 91       	pop	r28
    448e:	1f 91       	pop	r17
    4490:	0f 91       	pop	r16
    4492:	08 95       	ret

00004494 <LCD0_BF>:
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
		inst = LCD0_read(INST);
    4494:	80 e0       	ldi	r24, 0x00	; 0
    4496:	90 e0       	ldi	r25, 0x00	; 0
    4498:	76 df       	rcall	.-276    	; 0x4386 <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    449a:	88 23       	and	r24, r24
    449c:	44 f4       	brge	.+16     	; 0x44ae <LCD0_BF+0x1a>
		inst = LCD0_read(INST);
    449e:	80 e0       	ldi	r24, 0x00	; 0
    44a0:	90 e0       	ldi	r25, 0x00	; 0
    44a2:	71 df       	rcall	.-286    	; 0x4386 <LCD0_read>
void LCD0_BF(void)
// it has to read at minimum one equal and exit immediately if not equal, weird property.
{
	uint8_t i;
	char inst = 0x80;
	for(i=0; 0x80 & inst; i++){
    44a4:	88 23       	and	r24, r24
    44a6:	1c f4       	brge	.+6      	; 0x44ae <LCD0_BF+0x1a>
		inst = LCD0_read(INST);
    44a8:	80 e0       	ldi	r24, 0x00	; 0
    44aa:	90 e0       	ldi	r25, 0x00	; 0
    44ac:	6c cf       	rjmp	.-296    	; 0x4386 <LCD0_read>
    44ae:	08 95       	ret

000044b0 <LCD0_putch>:
	LCD0_BF();
	return c;
}
void LCD0_putch(char c)
{
	LCD0_write(c, DATA);
    44b0:	61 e0       	ldi	r22, 0x01	; 1
    44b2:	70 e0       	ldi	r23, 0x00	; 0
    44b4:	8f de       	rcall	.-738    	; 0x41d4 <LCD0_write>
	LCD0_BF();
    44b6:	ee cf       	rjmp	.-36     	; 0x4494 <LCD0_BF>
    44b8:	08 95       	ret

000044ba <LCD0_string>:
    44ba:	cf 93       	push	r28
}
void LCD0_string(const char* s)
{
    44bc:	df 93       	push	r29
    44be:	ec 01       	movw	r28, r24
	char tmp;
	while(*s){
    44c0:	88 81       	ld	r24, Y
    44c2:	88 23       	and	r24, r24
    44c4:	29 f0       	breq	.+10     	; 0x44d0 <LCD0_string+0x16>
    44c6:	21 96       	adiw	r28, 0x01	; 1
		tmp = *(s++);
		LCD0_putch(tmp);
    44c8:	f3 df       	rcall	.-26     	; 0x44b0 <LCD0_putch>
	LCD0_BF();
}
void LCD0_string(const char* s)
{
	char tmp;
	while(*s){
    44ca:	89 91       	ld	r24, Y+
    44cc:	81 11       	cpse	r24, r1
    44ce:	fc cf       	rjmp	.-8      	; 0x44c8 <LCD0_string+0xe>
		tmp = *(s++);
		LCD0_putch(tmp);
	}
}
    44d0:	df 91       	pop	r29
    44d2:	cf 91       	pop	r28
    44d4:	08 95       	ret

000044d6 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint8_t size)
{
    44d6:	0f 93       	push	r16
    44d8:	1f 93       	push	r17
    44da:	cf 93       	push	r28
    44dc:	df 93       	push	r29
    44de:	fc 01       	movw	r30, r24
    44e0:	d6 2f       	mov	r29, r22
	char tmp;
	uint8_t pos = 0;
	while(*s){
    44e2:	80 81       	ld	r24, Z
    44e4:	88 23       	and	r24, r24
    44e6:	51 f0       	breq	.+20     	; 0x44fc <LCD0_string_size+0x26>
		tmp=*(s++);
    44e8:	8f 01       	movw	r16, r30
    44ea:	0f 5f       	subi	r16, 0xFF	; 255
    44ec:	1f 4f       	sbci	r17, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
    44ee:	61 11       	cpse	r22, r1
    44f0:	09 c0       	rjmp	.+18     	; 0x4504 <LCD0_string_size+0x2e>
    44f2:	15 c0       	rjmp	.+42     	; 0x451e <LCD0_string_size+0x48>
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
    44f4:	cf 5f       	subi	r28, 0xFF	; 255
		if(pos > size) // 1 TO SIZE+1
    44f6:	dc 17       	cp	r29, r28
    44f8:	30 f4       	brcc	.+12     	; 0x4506 <LCD0_string_size+0x30>
    44fa:	01 c0       	rjmp	.+2      	; 0x44fe <LCD0_string_size+0x28>
	}
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
    44fc:	c0 e0       	ldi	r28, 0x00	; 0
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    44fe:	cd 17       	cp	r28, r29
    4500:	48 f0       	brcs	.+18     	; 0x4514 <LCD0_string_size+0x3e>
    4502:	0d c0       	rjmp	.+26     	; 0x451e <LCD0_string_size+0x48>
	char tmp;
	uint8_t pos = 0;
	while(*s){
		tmp=*(s++);
		pos++;
		if(pos > size) // 1 TO SIZE+1
    4504:	c1 e0       	ldi	r28, 0x01	; 1
			break;
		LCD0_putch(tmp);
    4506:	d4 df       	rcall	.-88     	; 0x44b0 <LCD0_putch>
}
void LCD0_string_size(const char* s, uint8_t size)
{
	char tmp;
	uint8_t pos = 0;
	while(*s){
    4508:	f8 01       	movw	r30, r16
    450a:	81 91       	ld	r24, Z+
    450c:	8f 01       	movw	r16, r30
    450e:	81 11       	cpse	r24, r1
    4510:	f1 cf       	rjmp	.-30     	; 0x44f4 <LCD0_string_size+0x1e>
    4512:	f5 cf       	rjmp	.-22     	; 0x44fe <LCD0_string_size+0x28>
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
		LCD0_putch(' ');
    4514:	80 e2       	ldi	r24, 0x20	; 32
    4516:	cc df       	rcall	.-104    	; 0x44b0 <LCD0_putch>
		pos++;
    4518:	cf 5f       	subi	r28, 0xFF	; 255
		pos++;
		if(pos > size) // 1 TO SIZE+1
			break;
		LCD0_putch(tmp);
	}
	while(pos<size){ // TO SIZE
    451a:	cd 17       	cp	r28, r29
    451c:	d8 f3       	brcs	.-10     	; 0x4514 <LCD0_string_size+0x3e>
		LCD0_putch(' ');
		pos++;
	}
}
    451e:	df 91       	pop	r29
    4520:	cf 91       	pop	r28
    4522:	1f 91       	pop	r17
    4524:	0f 91       	pop	r16
    4526:	08 95       	ret

00004528 <LCD0_hspace>:
void LCD0_hspace(uint8_t n)
{
    4528:	cf 93       	push	r28
    452a:	c8 2f       	mov	r28, r24
	for(; n; n--){
    452c:	88 23       	and	r24, r24
    452e:	21 f0       	breq	.+8      	; 0x4538 <LCD0_hspace+0x10>
		LCD0_putch(' ');
    4530:	80 e2       	ldi	r24, 0x20	; 32
    4532:	be df       	rcall	.-132    	; 0x44b0 <LCD0_putch>
		pos++;
	}
}
void LCD0_hspace(uint8_t n)
{
	for(; n; n--){
    4534:	c1 50       	subi	r28, 0x01	; 1
    4536:	e1 f7       	brne	.-8      	; 0x4530 <LCD0_hspace+0x8>
		LCD0_putch(' ');
	}
}
    4538:	cf 91       	pop	r28
    453a:	08 95       	ret

0000453c <LCD0_gotoxy>:
{
	LCD0_write(0x01, INST);
    _delay_ms(1.53);
}
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
    453c:	26 2f       	mov	r18, r22
	switch(y){
    453e:	81 30       	cpi	r24, 0x01	; 1
    4540:	91 05       	cpc	r25, r1
    4542:	71 f0       	breq	.+28     	; 0x4560 <LCD0_gotoxy+0x24>
    4544:	30 f0       	brcs	.+12     	; 0x4552 <LCD0_gotoxy+0x16>
    4546:	82 30       	cpi	r24, 0x02	; 2
    4548:	91 05       	cpc	r25, r1
    454a:	89 f0       	breq	.+34     	; 0x456e <LCD0_gotoxy+0x32>
    454c:	03 97       	sbiw	r24, 0x03	; 3
    454e:	b1 f0       	breq	.+44     	; 0x457c <LCD0_gotoxy+0x40>
    4550:	08 95       	ret
		case 0:
			LCD0_write((0x80 + x), INST);
    4552:	60 e0       	ldi	r22, 0x00	; 0
    4554:	70 e0       	ldi	r23, 0x00	; 0
    4556:	80 e8       	ldi	r24, 0x80	; 128
    4558:	82 0f       	add	r24, r18
    455a:	3c de       	rcall	.-904    	; 0x41d4 <LCD0_write>
			LCD0_BF();
    455c:	9b cf       	rjmp	.-202    	; 0x4494 <LCD0_BF>
    455e:	08 95       	ret
		break;
    4560:	60 e0       	ldi	r22, 0x00	; 0
		case 1:
			LCD0_write((0xC0 + x), INST);
    4562:	70 e0       	ldi	r23, 0x00	; 0
    4564:	80 ec       	ldi	r24, 0xC0	; 192
    4566:	82 0f       	add	r24, r18
    4568:	35 de       	rcall	.-918    	; 0x41d4 <LCD0_write>
			LCD0_BF();
    456a:	94 cf       	rjmp	.-216    	; 0x4494 <LCD0_BF>
    456c:	08 95       	ret
		break;
    456e:	60 e0       	ldi	r22, 0x00	; 0
		case 2:
			LCD0_write((0x94 + x), INST); // 0x94
    4570:	70 e0       	ldi	r23, 0x00	; 0
    4572:	84 e9       	ldi	r24, 0x94	; 148
    4574:	82 0f       	add	r24, r18
    4576:	2e de       	rcall	.-932    	; 0x41d4 <LCD0_write>
			LCD0_BF();
    4578:	8d cf       	rjmp	.-230    	; 0x4494 <LCD0_BF>
		break;
		case 3:
			LCD0_write((0xD4 + x), INST); // 0xD4
    457a:	08 95       	ret
    457c:	60 e0       	ldi	r22, 0x00	; 0
    457e:	70 e0       	ldi	r23, 0x00	; 0
    4580:	84 ed       	ldi	r24, 0xD4	; 212
    4582:	82 0f       	add	r24, r18
    4584:	27 de       	rcall	.-946    	; 0x41d4 <LCD0_write>
			LCD0_BF();
    4586:	86 cf       	rjmp	.-244    	; 0x4494 <LCD0_BF>
    4588:	08 95       	ret

0000458a <LCD0_inic>:
    458a:	e0 91 1e 03 	lds	r30, 0x031E	; 0x80031e <lcd0_DDR>
	return lcd0;
}
void LCD0_inic(void)
{
	// LCD INIC
	*lcd0_DDR = (1 << RS) | (1 << RW) | (1 << EN) | (0 << NC);
    458e:	f0 91 1f 03 	lds	r31, 0x031F	; 0x80031f <lcd0_DDR+0x1>
    4592:	87 e0       	ldi	r24, 0x07	; 7
    4594:	80 83       	st	Z, r24
	*lcd0_PORT = (1 << NC);
    4596:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    459a:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    459e:	88 e0       	ldi	r24, 0x08	; 8
    45a0:	80 83       	st	Z, r24
    45a2:	2f ef       	ldi	r18, 0xFF	; 255
    45a4:	83 ef       	ldi	r24, 0xF3	; 243
    45a6:	91 e0       	ldi	r25, 0x01	; 1
    45a8:	21 50       	subi	r18, 0x01	; 1
    45aa:	80 40       	sbci	r24, 0x00	; 0
    45ac:	90 40       	sbci	r25, 0x00	; 0
    45ae:	e1 f7       	brne	.-8      	; 0x45a8 <LCD0_inic+0x1e>
    45b0:	00 c0       	rjmp	.+0      	; 0x45b2 <LCD0_inic+0x28>
    45b2:	00 00       	nop
	// INICIALIZACAO LCD datasheet/
	_delay_ms(40); // using clock at 16Mhz
	LCD0_write(0x38, INST); // function set
    45b4:	60 e0       	ldi	r22, 0x00	; 0
    45b6:	70 e0       	ldi	r23, 0x00	; 0
    45b8:	88 e3       	ldi	r24, 0x38	; 56
    45ba:	0c de       	rcall	.-1000   	; 0x41d4 <LCD0_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    45bc:	20 ed       	ldi	r18, 0xD0	; 208
    45be:	2a 95       	dec	r18
    45c0:	f1 f7       	brne	.-4      	; 0x45be <LCD0_inic+0x34>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    45c2:	60 e0       	ldi	r22, 0x00	; 0
    45c4:	70 e0       	ldi	r23, 0x00	; 0
    45c6:	88 e3       	ldi	r24, 0x38	; 56
    45c8:	05 de       	rcall	.-1014   	; 0x41d4 <LCD0_write>
    45ca:	80 ed       	ldi	r24, 0xD0	; 208
    45cc:	8a 95       	dec	r24
    45ce:	f1 f7       	brne	.-4      	; 0x45cc <LCD0_inic+0x42>
	_delay_us(39);
	LCD0_write(0x38, INST); // function set
    45d0:	60 e0       	ldi	r22, 0x00	; 0
    45d2:	70 e0       	ldi	r23, 0x00	; 0
    45d4:	88 e3       	ldi	r24, 0x38	; 56
    45d6:	fe dd       	rcall	.-1028   	; 0x41d4 <LCD0_write>
    45d8:	90 ed       	ldi	r25, 0xD0	; 208
    45da:	9a 95       	dec	r25
    45dc:	f1 f7       	brne	.-4      	; 0x45da <LCD0_inic+0x50>
	_delay_us(39);
	LCD0_write(0x28, INST); // function set 2B
    45de:	60 e0       	ldi	r22, 0x00	; 0
    45e0:	70 e0       	ldi	r23, 0x00	; 0
    45e2:	88 e2       	ldi	r24, 0x28	; 40
    45e4:	f7 dd       	rcall	.-1042   	; 0x41d4 <LCD0_write>
    45e6:	25 ec       	ldi	r18, 0xC5	; 197
    45e8:	2a 95       	dec	r18
    45ea:	f1 f7       	brne	.-4      	; 0x45e8 <LCD0_inic+0x5e>
	_delay_us(37);
	LCD0_write(0x28, INST); // function set 2B
    45ec:	00 00       	nop
    45ee:	60 e0       	ldi	r22, 0x00	; 0
    45f0:	70 e0       	ldi	r23, 0x00	; 0
    45f2:	88 e2       	ldi	r24, 0x28	; 40
    45f4:	ef dd       	rcall	.-1058   	; 0x41d4 <LCD0_write>
    45f6:	85 ec       	ldi	r24, 0xC5	; 197
    45f8:	8a 95       	dec	r24
    45fa:	f1 f7       	brne	.-4      	; 0x45f8 <LCD0_inic+0x6e>
	_delay_us(37);
	/**************************************/
	// for(repeat = 2 ; repeat ; repeat--){
	// repeat twice in 4 bit length
	LCD0_write(0x28, INST); // function set 2B
    45fc:	00 00       	nop
    45fe:	60 e0       	ldi	r22, 0x00	; 0
    4600:	70 e0       	ldi	r23, 0x00	; 0
    4602:	88 e2       	ldi	r24, 0x28	; 40
	LCD0_BF();
    4604:	e7 dd       	rcall	.-1074   	; 0x41d4 <LCD0_write>
    4606:	46 df       	rcall	.-372    	; 0x4494 <LCD0_BF>
	LCD0_write(0x28, INST); // function set 2B
    4608:	60 e0       	ldi	r22, 0x00	; 0
    460a:	70 e0       	ldi	r23, 0x00	; 0
    460c:	88 e2       	ldi	r24, 0x28	; 40
	LCD0_BF();
    460e:	e2 dd       	rcall	.-1084   	; 0x41d4 <LCD0_write>

	LCD0_write(0x0C, INST);// display on/off control
    4610:	41 df       	rcall	.-382    	; 0x4494 <LCD0_BF>
    4612:	60 e0       	ldi	r22, 0x00	; 0
    4614:	70 e0       	ldi	r23, 0x00	; 0
    4616:	8c e0       	ldi	r24, 0x0C	; 12
	LCD0_BF();
    4618:	dd dd       	rcall	.-1094   	; 0x41d4 <LCD0_write>
	LCD0_write(0x0C, INST);// display on/off control
    461a:	3c df       	rcall	.-392    	; 0x4494 <LCD0_BF>
    461c:	60 e0       	ldi	r22, 0x00	; 0
    461e:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    4620:	8c e0       	ldi	r24, 0x0C	; 12
    4622:	d8 dd       	rcall	.-1104   	; 0x41d4 <LCD0_write>

	LCD0_write(0x01, INST);// clear display
    4624:	37 df       	rcall	.-402    	; 0x4494 <LCD0_BF>
    4626:	60 e0       	ldi	r22, 0x00	; 0
    4628:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    462a:	81 e0       	ldi	r24, 0x01	; 1
	LCD0_write(0x01, INST);// clear display
    462c:	d3 dd       	rcall	.-1114   	; 0x41d4 <LCD0_write>
    462e:	32 df       	rcall	.-412    	; 0x4494 <LCD0_BF>
    4630:	60 e0       	ldi	r22, 0x00	; 0
    4632:	70 e0       	ldi	r23, 0x00	; 0
	LCD0_BF();
    4634:	81 e0       	ldi	r24, 0x01	; 1
    4636:	ce dd       	rcall	.-1124   	; 0x41d4 <LCD0_write>

	LCD0_write(0x06, INST);// entry mode set (crazy settings)
    4638:	2d df       	rcall	.-422    	; 0x4494 <LCD0_BF>
    463a:	60 e0       	ldi	r22, 0x00	; 0
    463c:	70 e0       	ldi	r23, 0x00	; 0
    463e:	86 e0       	ldi	r24, 0x06	; 6
    4640:	c9 dd       	rcall	.-1134   	; 0x41d4 <LCD0_write>
	LCD0_BF();
    4642:	28 df       	rcall	.-432    	; 0x4494 <LCD0_BF>
    4644:	60 e0       	ldi	r22, 0x00	; 0
	LCD0_write(0x06, INST);// entry mode set (crazy settings)
    4646:	70 e0       	ldi	r23, 0x00	; 0
    4648:	86 e0       	ldi	r24, 0x06	; 6
    464a:	c4 dd       	rcall	.-1144   	; 0x41d4 <LCD0_write>
    464c:	23 df       	rcall	.-442    	; 0x4494 <LCD0_BF>
    464e:	60 e0       	ldi	r22, 0x00	; 0
	LCD0_BF();
    4650:	70 e0       	ldi	r23, 0x00	; 0
    4652:	80 e0       	ldi	r24, 0x00	; 0
	// INICIALIZATION END
	// LCD0_write(0x1F, INST);// cursor or display shift
	// _delay_us(39);
	// LCD0_write(0x03, INST);// return home
	// _delay_ms(1.53);
	LCD0_gotoxy(0,0);
    4654:	90 e0       	ldi	r25, 0x00	; 0
    4656:	72 cf       	rjmp	.-284    	; 0x453c <LCD0_gotoxy>
    4658:	08 95       	ret

0000465a <LCD0enable>:
    465a:	cf 93       	push	r28
    465c:	df 93       	push	r29
    465e:	ec 01       	movw	r28, r24
    4660:	70 93 1f 03 	sts	0x031F, r23	; 0x80031f <lcd0_DDR+0x1>
{
	// LOCAL VARIABLES
	// ALLOCAÇÂO MEMORIA PARA Estrutura
	LCD0 lcd0;
	// import parameters
	lcd0_DDR = ddr;
    4664:	60 93 1e 03 	sts	0x031E, r22	; 0x80031e <lcd0_DDR>
	lcd0_PIN = pin;
    4668:	50 93 18 03 	sts	0x0318, r21	; 0x800318 <lcd0_PIN+0x1>
    466c:	40 93 17 03 	sts	0x0317, r20	; 0x800317 <lcd0_PIN>
	lcd0_PORT = port;
    4670:	30 93 22 03 	sts	0x0322, r19	; 0x800322 <lcd0_PORT+0x1>
    4674:	20 93 21 03 	sts	0x0321, r18	; 0x800321 <lcd0_PORT>
	// initialize variables
	*lcd0_DDR = 0x00;
    4678:	fb 01       	movw	r30, r22
    467a:	10 82       	st	Z, r1
	*lcd0_PORT = 0xFF;
    467c:	e0 91 21 03 	lds	r30, 0x0321	; 0x800321 <lcd0_PORT>
    4680:	f0 91 22 03 	lds	r31, 0x0322	; 0x800322 <lcd0_PORT+0x1>
    4684:	8f ef       	ldi	r24, 0xFF	; 255
    4686:	80 83       	st	Z, r24
	lcd0_detect = *lcd0_PIN & (1 << NC);
    4688:	e0 91 17 03 	lds	r30, 0x0317	; 0x800317 <lcd0_PIN>
    468c:	f0 91 18 03 	lds	r31, 0x0318	; 0x800318 <lcd0_PIN+0x1>
    4690:	80 81       	ld	r24, Z
    4692:	88 70       	andi	r24, 0x08	; 8
    4694:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <lcd0_detect>
	lcd0.hspace = LCD0_hspace;
	lcd0.clear = LCD0_clear;
	lcd0.gotoxy = LCD0_gotoxy;
	lcd0.reboot = LCD0_reboot;
	// LCD INIC
	LCD0_inic();
    4698:	78 df       	rcall	.-272    	; 0x458a <LCD0_inic>
	//
	return lcd0;
    469a:	8a ee       	ldi	r24, 0xEA	; 234
    469c:	90 e2       	ldi	r25, 0x20	; 32
    469e:	99 83       	std	Y+1, r25	; 0x01
    46a0:	88 83       	st	Y, r24
    46a2:	83 ec       	ldi	r24, 0xC3	; 195
    46a4:	91 e2       	ldi	r25, 0x21	; 33
    46a6:	9b 83       	std	Y+3, r25	; 0x03
    46a8:	8a 83       	std	Y+2, r24	; 0x02
    46aa:	8a e4       	ldi	r24, 0x4A	; 74
    46ac:	92 e2       	ldi	r25, 0x22	; 34
    46ae:	9d 83       	std	Y+5, r25	; 0x05
    46b0:	8c 83       	std	Y+4, r24	; 0x04
    46b2:	88 e5       	ldi	r24, 0x58	; 88
    46b4:	92 e2       	ldi	r25, 0x22	; 34
    46b6:	9f 83       	std	Y+7, r25	; 0x07
    46b8:	8e 83       	std	Y+6, r24	; 0x06
    46ba:	8e e8       	ldi	r24, 0x8E	; 142
    46bc:	93 e2       	ldi	r25, 0x23	; 35
    46be:	99 87       	std	Y+9, r25	; 0x09
    46c0:	88 87       	std	Y+8, r24	; 0x08
    46c2:	8d e5       	ldi	r24, 0x5D	; 93
    46c4:	92 e2       	ldi	r25, 0x22	; 34
    46c6:	9b 87       	std	Y+11, r25	; 0x0b
    46c8:	8a 87       	std	Y+10, r24	; 0x0a
    46ca:	8b e6       	ldi	r24, 0x6B	; 107
    46cc:	92 e2       	ldi	r25, 0x22	; 34
    46ce:	9d 87       	std	Y+13, r25	; 0x0d
    46d0:	8c 87       	std	Y+12, r24	; 0x0c
    46d2:	84 e9       	ldi	r24, 0x94	; 148
    46d4:	92 e2       	ldi	r25, 0x22	; 34
    46d6:	9f 87       	std	Y+15, r25	; 0x0f
    46d8:	8e 87       	std	Y+14, r24	; 0x0e
    46da:	88 eb       	ldi	r24, 0xB8	; 184
    46dc:	91 e2       	ldi	r25, 0x21	; 33
    46de:	99 8b       	std	Y+17, r25	; 0x11
    46e0:	88 8b       	std	Y+16, r24	; 0x10
    46e2:	8e e9       	ldi	r24, 0x9E	; 158
    46e4:	92 e2       	ldi	r25, 0x22	; 34
    46e6:	9b 8b       	std	Y+19, r25	; 0x13
    46e8:	8a 8b       	std	Y+18, r24	; 0x12
    46ea:	8d e7       	ldi	r24, 0x7D	; 125
    46ec:	93 e2       	ldi	r25, 0x23	; 35
    46ee:	9d 8b       	std	Y+21, r25	; 0x15
    46f0:	8c 8b       	std	Y+20, r24	; 0x14
}
    46f2:	ce 01       	movw	r24, r28
    46f4:	df 91       	pop	r29
    46f6:	cf 91       	pop	r28
    46f8:	08 95       	ret

000046fa <LCD0_reboot>:
	*lcd0_PORT &= ~(1 << EN);
	LCD_ticks(num);
	*lcd0_PORT |= (1 << EN);
}
void LCD0_reboot(void)
{
    46fa:	cf 93       	push	r28
	// low high detect pin NC
	uint8_t i;
	uint8_t tmp;
	tmp = *lcd0_PIN & (1 << NC);
    46fc:	e0 91 17 03 	lds	r30, 0x0317	; 0x800317 <lcd0_PIN>
    4700:	f0 91 18 03 	lds	r31, 0x0318	; 0x800318 <lcd0_PIN+0x1>
    4704:	c0 81       	ld	r28, Z
    4706:	c8 70       	andi	r28, 0x08	; 8
	i = tmp ^ lcd0_detect;
    4708:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <lcd0_detect>
    470c:	8c 27       	eor	r24, r28
	i &= tmp;
	if(i)
    470e:	8c 23       	and	r24, r28
    4710:	09 f0       	breq	.+2      	; 0x4714 <LCD0_reboot+0x1a>
		LCD0_inic();
    4712:	3b df       	rcall	.-394    	; 0x458a <LCD0_inic>
	lcd0_detect = tmp;
    4714:	c0 93 20 03 	sts	0x0320, r28	; 0x800320 <lcd0_detect>
}
    4718:	cf 91       	pop	r28
    471a:	08 95       	ret

0000471c <LCD0_getch>:
		if(i > 1)
			break;
	}
}
char LCD0_getch(void)
{
    471c:	cf 93       	push	r28
	char c;
	c = LCD0_read(DATA);
    471e:	81 e0       	ldi	r24, 0x01	; 1
    4720:	90 e0       	ldi	r25, 0x00	; 0
    4722:	31 de       	rcall	.-926    	; 0x4386 <LCD0_read>
    4724:	c8 2f       	mov	r28, r24
	LCD0_BF();
    4726:	b6 de       	rcall	.-660    	; 0x4494 <LCD0_BF>
    4728:	8c 2f       	mov	r24, r28
	return c;
}
    472a:	cf 91       	pop	r28
    472c:	08 95       	ret

0000472e <ZNPID_set_kc>:
    472e:	fc 01       	movw	r30, r24
	return (value_1 + value_2);
}
float product(float value_1, float value_2)
{
	return (value_1 * value_2);
}
    4730:	40 83       	st	Z, r20
    4732:	51 83       	std	Z+1, r21	; 0x01
    4734:	62 83       	std	Z+2, r22	; 0x02
    4736:	73 83       	std	Z+3, r23	; 0x03
    4738:	08 95       	ret

0000473a <ZNPID_set_ki>:
    473a:	fc 01       	movw	r30, r24
    473c:	44 83       	std	Z+4, r20	; 0x04
    473e:	55 83       	std	Z+5, r21	; 0x05
    4740:	66 83       	std	Z+6, r22	; 0x06
    4742:	77 83       	std	Z+7, r23	; 0x07
    4744:	08 95       	ret

00004746 <ZNPID_set_kd>:
    4746:	fc 01       	movw	r30, r24
    4748:	40 87       	std	Z+8, r20	; 0x08
    474a:	51 87       	std	Z+9, r21	; 0x09
    474c:	62 87       	std	Z+10, r22	; 0x0a
    474e:	73 87       	std	Z+11, r23	; 0x0b
    4750:	08 95       	ret

00004752 <ZNPID_set_SP>:
    4752:	fc 01       	movw	r30, r24
    4754:	40 a3       	std	Z+32, r20	; 0x20
    4756:	51 a3       	std	Z+33, r21	; 0x21
    4758:	62 a3       	std	Z+34, r22	; 0x22
    475a:	73 a3       	std	Z+35, r23	; 0x23
    475c:	08 95       	ret

0000475e <ZNPIDenable>:
    475e:	fc 01       	movw	r30, r24
    4760:	80 e0       	ldi	r24, 0x00	; 0
    4762:	90 e0       	ldi	r25, 0x00	; 0
    4764:	a0 e8       	ldi	r26, 0x80	; 128
    4766:	bf e3       	ldi	r27, 0x3F	; 63
    4768:	80 83       	st	Z, r24
    476a:	91 83       	std	Z+1, r25	; 0x01
    476c:	a2 83       	std	Z+2, r26	; 0x02
    476e:	b3 83       	std	Z+3, r27	; 0x03
    4770:	14 82       	std	Z+4, r1	; 0x04
    4772:	15 82       	std	Z+5, r1	; 0x05
    4774:	16 82       	std	Z+6, r1	; 0x06
    4776:	17 82       	std	Z+7, r1	; 0x07
    4778:	10 86       	std	Z+8, r1	; 0x08
    477a:	11 86       	std	Z+9, r1	; 0x09
    477c:	12 86       	std	Z+10, r1	; 0x0a
    477e:	13 86       	std	Z+11, r1	; 0x0b
    4780:	14 86       	std	Z+12, r1	; 0x0c
    4782:	15 86       	std	Z+13, r1	; 0x0d
    4784:	16 86       	std	Z+14, r1	; 0x0e
    4786:	17 86       	std	Z+15, r1	; 0x0f
    4788:	10 8a       	std	Z+16, r1	; 0x10
    478a:	11 8a       	std	Z+17, r1	; 0x11
    478c:	12 8a       	std	Z+18, r1	; 0x12
    478e:	13 8a       	std	Z+19, r1	; 0x13
    4790:	14 8a       	std	Z+20, r1	; 0x14
    4792:	15 8a       	std	Z+21, r1	; 0x15
    4794:	16 8a       	std	Z+22, r1	; 0x16
    4796:	17 8a       	std	Z+23, r1	; 0x17
    4798:	10 8e       	std	Z+24, r1	; 0x18
    479a:	11 8e       	std	Z+25, r1	; 0x19
    479c:	12 8e       	std	Z+26, r1	; 0x1a
    479e:	13 8e       	std	Z+27, r1	; 0x1b
    47a0:	14 8e       	std	Z+28, r1	; 0x1c
    47a2:	15 8e       	std	Z+29, r1	; 0x1d
    47a4:	16 8e       	std	Z+30, r1	; 0x1e
    47a6:	17 8e       	std	Z+31, r1	; 0x1f
    47a8:	10 a2       	std	Z+32, r1	; 0x20
    47aa:	11 a2       	std	Z+33, r1	; 0x21
    47ac:	12 a2       	std	Z+34, r1	; 0x22
    47ae:	13 a2       	std	Z+35, r1	; 0x23
    47b0:	14 a2       	std	Z+36, r1	; 0x24
    47b2:	15 a2       	std	Z+37, r1	; 0x25
    47b4:	16 a2       	std	Z+38, r1	; 0x26
    47b6:	17 a2       	std	Z+39, r1	; 0x27
    47b8:	10 a6       	std	Z+40, r1	; 0x28
    47ba:	11 a6       	std	Z+41, r1	; 0x29
    47bc:	12 a6       	std	Z+42, r1	; 0x2a
    47be:	13 a6       	std	Z+43, r1	; 0x2b
    47c0:	87 e9       	ldi	r24, 0x97	; 151
    47c2:	93 e2       	ldi	r25, 0x23	; 35
    47c4:	95 a7       	std	Z+45, r25	; 0x2d
    47c6:	84 a7       	std	Z+44, r24	; 0x2c
    47c8:	8d e9       	ldi	r24, 0x9D	; 157
    47ca:	93 e2       	ldi	r25, 0x23	; 35
    47cc:	97 a7       	std	Z+47, r25	; 0x2f
    47ce:	86 a7       	std	Z+46, r24	; 0x2e
    47d0:	83 ea       	ldi	r24, 0xA3	; 163
    47d2:	93 e2       	ldi	r25, 0x23	; 35
    47d4:	91 ab       	std	Z+49, r25	; 0x31
    47d6:	80 ab       	std	Z+48, r24	; 0x30
    47d8:	89 ea       	ldi	r24, 0xA9	; 169
    47da:	93 e2       	ldi	r25, 0x23	; 35
    47dc:	93 ab       	std	Z+51, r25	; 0x33
    47de:	82 ab       	std	Z+50, r24	; 0x32
    47e0:	8f e2       	ldi	r24, 0x2F	; 47
    47e2:	94 e2       	ldi	r25, 0x24	; 36
    47e4:	95 ab       	std	Z+53, r25	; 0x35
    47e6:	84 ab       	std	Z+52, r24	; 0x34
    47e8:	cf 01       	movw	r24, r30
    47ea:	08 95       	ret

000047ec <integral>:
float integral(ZNPID* self, float PV, float timelapse)
{
    47ec:	cf 92       	push	r12
    47ee:	df 92       	push	r13
    47f0:	ef 92       	push	r14
    47f2:	ff 92       	push	r15
    47f4:	0f 93       	push	r16
    47f6:	1f 93       	push	r17
    47f8:	cf 93       	push	r28
    47fa:	df 93       	push	r29
    47fc:	ec 01       	movw	r28, r24
    47fe:	68 01       	movw	r12, r16
    4800:	79 01       	movw	r14, r18
	tmp = product(sum(delta(self->SetPoint, PV), self->Err_past), timelapse);
	tmp /= 2;
    4802:	9a 01       	movw	r18, r20
    4804:	ab 01       	movw	r20, r22
    4806:	68 a1       	ldd	r22, Y+32	; 0x20
    4808:	79 a1       	ldd	r23, Y+33	; 0x21
    480a:	8a a1       	ldd	r24, Y+34	; 0x22
    480c:	9b a1       	ldd	r25, Y+35	; 0x23
    480e:	f8 d5       	rcall	.+3056   	; 0x5400 <__subsf3>
    4810:	2c 85       	ldd	r18, Y+12	; 0x0c
    4812:	3d 85       	ldd	r19, Y+13	; 0x0d
    4814:	4e 85       	ldd	r20, Y+14	; 0x0e
    4816:	5f 85       	ldd	r21, Y+15	; 0x0f
    4818:	f4 d5       	rcall	.+3048   	; 0x5402 <__addsf3>
    481a:	a7 01       	movw	r20, r14
    481c:	96 01       	movw	r18, r12
    481e:	a8 d7       	rcall	.+3920   	; 0x5770 <__mulsf3>
    4820:	20 e0       	ldi	r18, 0x00	; 0
    4822:	30 e0       	ldi	r19, 0x00	; 0
    4824:	40 e0       	ldi	r20, 0x00	; 0
    4826:	5f e3       	ldi	r21, 0x3F	; 63
    4828:	a3 d7       	rcall	.+3910   	; 0x5770 <__mulsf3>
    482a:	60 93 46 03 	sts	0x0346, r22	; 0x800346 <tmp>
    482e:	70 93 47 03 	sts	0x0347, r23	; 0x800347 <tmp+0x1>
    4832:	80 93 48 03 	sts	0x0348, r24	; 0x800348 <tmp+0x2>
    4836:	90 93 49 03 	sts	0x0349, r25	; 0x800349 <tmp+0x3>
	return (self->integral += tmp);
    483a:	28 8d       	ldd	r18, Y+24	; 0x18
    483c:	39 8d       	ldd	r19, Y+25	; 0x19
    483e:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4840:	5b 8d       	ldd	r21, Y+27	; 0x1b
    4842:	df d5       	rcall	.+3006   	; 0x5402 <__addsf3>
    4844:	68 8f       	std	Y+24, r22	; 0x18
    4846:	79 8f       	std	Y+25, r23	; 0x19
    4848:	8a 8f       	std	Y+26, r24	; 0x1a
    484a:	9b 8f       	std	Y+27, r25	; 0x1b
}
    484c:	df 91       	pop	r29
    484e:	cf 91       	pop	r28
    4850:	1f 91       	pop	r17
    4852:	0f 91       	pop	r16
    4854:	ff 90       	pop	r15
    4856:	ef 90       	pop	r14
    4858:	df 90       	pop	r13
    485a:	cf 90       	pop	r12
    485c:	08 95       	ret

0000485e <ZNPID_output>:
{
	tmp=delta(delta(self->SetPoint, PV), self->Err_past);
	return (self->derivative = (tmp / timelapse));
}
float ZNPID_output(ZNPID* self, float PV, float timelapse)
{
    485e:	4f 92       	push	r4
    4860:	5f 92       	push	r5
    4862:	6f 92       	push	r6
    4864:	7f 92       	push	r7
    4866:	8f 92       	push	r8
    4868:	9f 92       	push	r9
    486a:	af 92       	push	r10
    486c:	bf 92       	push	r11
    486e:	cf 92       	push	r12
    4870:	df 92       	push	r13
    4872:	ef 92       	push	r14
    4874:	ff 92       	push	r15
    4876:	0f 93       	push	r16
    4878:	1f 93       	push	r17
    487a:	cf 93       	push	r28
    487c:	df 93       	push	r29
    487e:	00 d0       	rcall	.+0      	; 0x4880 <ZNPID_output+0x22>
    4880:	00 d0       	rcall	.+0      	; 0x4882 <ZNPID_output+0x24>
    4882:	00 d0       	rcall	.+0      	; 0x4884 <ZNPID_output+0x26>
    4884:	cd b7       	in	r28, 0x3d	; 61
    4886:	de b7       	in	r29, 0x3e	; 62
    4888:	9e 83       	std	Y+6, r25	; 0x06
    488a:	8d 83       	std	Y+5, r24	; 0x05
    488c:	6a 01       	movw	r12, r20
    488e:	7b 01       	movw	r14, r22
    4890:	48 01       	movw	r8, r16
    4892:	59 01       	movw	r10, r18
	float result;
	self->PV = PV;
    4894:	dc 01       	movw	r26, r24
    4896:	94 96       	adiw	r26, 0x24	; 36
    4898:	4d 93       	st	X+, r20
    489a:	5d 93       	st	X+, r21
    489c:	6d 93       	st	X+, r22
    489e:	7c 93       	st	X, r23
    48a0:	97 97       	sbiw	r26, 0x27	; 39
{
	self->SetPoint = setpoint;
}
float delta(float present_value, float past_value)
{
	return (present_value - past_value);
    48a2:	9a 01       	movw	r18, r20
    48a4:	ab 01       	movw	r20, r22
    48a6:	90 96       	adiw	r26, 0x20	; 32
    48a8:	6d 91       	ld	r22, X+
    48aa:	7d 91       	ld	r23, X+
    48ac:	8d 91       	ld	r24, X+
    48ae:	9c 91       	ld	r25, X
    48b0:	93 97       	sbiw	r26, 0x23	; 35
    48b2:	a6 d5       	rcall	.+2892   	; 0x5400 <__subsf3>
}
float ZNPID_output(ZNPID* self, float PV, float timelapse)
{
	float result;
	self->PV = PV;
	self->dy = delta(self->SetPoint, PV);
    48b4:	ed 81       	ldd	r30, Y+5	; 0x05
    48b6:	fe 81       	ldd	r31, Y+6	; 0x06
    48b8:	60 8b       	std	Z+16, r22	; 0x10
    48ba:	71 8b       	std	Z+17, r23	; 0x11
    48bc:	82 8b       	std	Z+18, r24	; 0x12
    48be:	93 8b       	std	Z+19, r25	; 0x13
	self->dx = timelapse;
    48c0:	84 8a       	std	Z+20, r8	; 0x14
    48c2:	95 8a       	std	Z+21, r9	; 0x15
    48c4:	a6 8a       	std	Z+22, r10	; 0x16
    48c6:	b7 8a       	std	Z+23, r11	; 0x17
{
	return (value_1 + value_2);
}
float product(float value_1, float value_2)
{
	return (value_1 * value_2);
    48c8:	20 81       	ld	r18, Z
    48ca:	31 81       	ldd	r19, Z+1	; 0x01
    48cc:	42 81       	ldd	r20, Z+2	; 0x02
    48ce:	53 81       	ldd	r21, Z+3	; 0x03
    48d0:	4f d7       	rcall	.+3742   	; 0x5770 <__mulsf3>
    48d2:	2b 01       	movw	r4, r22
    48d4:	3c 01       	movw	r6, r24
	float result;
	self->PV = PV;
	self->dy = delta(self->SetPoint, PV);
	self->dx = timelapse;
	result = product(self->kc, self->dy);
	tmp = product(self->ki, integral(self, PV, timelapse));
    48d6:	95 01       	movw	r18, r10
    48d8:	84 01       	movw	r16, r8
    48da:	b7 01       	movw	r22, r14
    48dc:	a6 01       	movw	r20, r12
    48de:	8d 81       	ldd	r24, Y+5	; 0x05
    48e0:	9e 81       	ldd	r25, Y+6	; 0x06
    48e2:	84 df       	rcall	.-248    	; 0x47ec <integral>
{
	return (present_value - past_value);
}
float sum(float value_1, float value_2)
{
	return (value_1 + value_2);
    48e4:	ed 81       	ldd	r30, Y+5	; 0x05
    48e6:	fe 81       	ldd	r31, Y+6	; 0x06
    48e8:	24 81       	ldd	r18, Z+4	; 0x04
    48ea:	35 81       	ldd	r19, Z+5	; 0x05
    48ec:	46 81       	ldd	r20, Z+6	; 0x06
    48ee:	57 81       	ldd	r21, Z+7	; 0x07
    48f0:	3f d7       	rcall	.+3710   	; 0x5770 <__mulsf3>
    48f2:	a3 01       	movw	r20, r6
    48f4:	92 01       	movw	r18, r4
    48f6:	85 d5       	rcall	.+2826   	; 0x5402 <__addsf3>
    48f8:	2b 01       	movw	r4, r22
    48fa:	3c 01       	movw	r6, r24
	return (self->integral += tmp);
}
float derivative(ZNPID* self, float PV, float timelapse)
{
	tmp=delta(delta(self->SetPoint, PV), self->Err_past);
	return (self->derivative = (tmp / timelapse));
    48fc:	a7 01       	movw	r20, r14
    48fe:	96 01       	movw	r18, r12
    4900:	ad 81       	ldd	r26, Y+5	; 0x05
    4902:	be 81       	ldd	r27, Y+6	; 0x06
    4904:	90 96       	adiw	r26, 0x20	; 32
    4906:	6d 91       	ld	r22, X+
    4908:	7d 91       	ld	r23, X+
    490a:	8d 91       	ld	r24, X+
    490c:	9c 91       	ld	r25, X
    490e:	93 97       	sbiw	r26, 0x23	; 35
    4910:	77 d5       	rcall	.+2798   	; 0x5400 <__subsf3>
    4912:	ed 81       	ldd	r30, Y+5	; 0x05
    4914:	fe 81       	ldd	r31, Y+6	; 0x06
    4916:	24 85       	ldd	r18, Z+12	; 0x0c
    4918:	35 85       	ldd	r19, Z+13	; 0x0d
    491a:	46 85       	ldd	r20, Z+14	; 0x0e
    491c:	57 85       	ldd	r21, Z+15	; 0x0f
    491e:	70 d5       	rcall	.+2784   	; 0x5400 <__subsf3>
    4920:	a5 01       	movw	r20, r10
    4922:	94 01       	movw	r18, r8
    4924:	d6 d5       	rcall	.+2988   	; 0x54d2 <__divsf3>
    4926:	4b 01       	movw	r8, r22
    4928:	5c 01       	movw	r10, r24
    492a:	ad 81       	ldd	r26, Y+5	; 0x05
    492c:	be 81       	ldd	r27, Y+6	; 0x06
    492e:	5c 96       	adiw	r26, 0x1c	; 28
    4930:	6d 93       	st	X+, r22
    4932:	7d 93       	st	X+, r23
    4934:	8d 93       	st	X+, r24
    4936:	9c 93       	st	X, r25
    4938:	5f 97       	sbiw	r26, 0x1f	; 31
{
	return (value_1 + value_2);
}
float product(float value_1, float value_2)
{
	return (value_1 * value_2);
    493a:	18 96       	adiw	r26, 0x08	; 8
    493c:	2d 91       	ld	r18, X+
    493e:	3d 91       	ld	r19, X+
    4940:	4d 91       	ld	r20, X+
    4942:	5c 91       	ld	r21, X
    4944:	1b 97       	sbiw	r26, 0x0b	; 11
    4946:	14 d7       	rcall	.+3624   	; 0x5770 <__mulsf3>
    4948:	9b 01       	movw	r18, r22
    494a:	ac 01       	movw	r20, r24
    494c:	60 93 46 03 	sts	0x0346, r22	; 0x800346 <tmp>
	self->dy = delta(self->SetPoint, PV);
	self->dx = timelapse;
	result = product(self->kc, self->dy);
	tmp = product(self->ki, integral(self, PV, timelapse));
	result = sum(result, tmp);
	tmp = product(self->kd, derivative(self, PV, timelapse));
    4950:	70 93 47 03 	sts	0x0347, r23	; 0x800347 <tmp+0x1>
    4954:	80 93 48 03 	sts	0x0348, r24	; 0x800348 <tmp+0x2>
    4958:	90 93 49 03 	sts	0x0349, r25	; 0x800349 <tmp+0x3>
{
	return (present_value - past_value);
}
float sum(float value_1, float value_2)
{
	return (value_1 + value_2);
    495c:	c3 01       	movw	r24, r6
    495e:	b2 01       	movw	r22, r4
    4960:	50 d5       	rcall	.+2720   	; 0x5402 <__addsf3>
    4962:	6b 01       	movw	r12, r22
    4964:	7c 01       	movw	r14, r24
    4966:	ed 81       	ldd	r30, Y+5	; 0x05
	result = product(self->kc, self->dy);
	tmp = product(self->ki, integral(self, PV, timelapse));
	result = sum(result, tmp);
	tmp = product(self->kd, derivative(self, PV, timelapse));
	result = sum(result, tmp);
	self->Err_past = self->dy;
    4968:	fe 81       	ldd	r31, Y+6	; 0x06
    496a:	40 88       	ldd	r4, Z+16	; 0x10
    496c:	51 88       	ldd	r5, Z+17	; 0x11
    496e:	62 88       	ldd	r6, Z+18	; 0x12
    4970:	73 88       	ldd	r7, Z+19	; 0x13
    4972:	44 86       	std	Z+12, r4	; 0x0c
    4974:	55 86       	std	Z+13, r5	; 0x0d
    4976:	66 86       	std	Z+14, r6	; 0x0e
    4978:	77 86       	std	Z+15, r7	; 0x0f
	self->OP = result;
    497a:	60 a7       	std	Z+40, r22	; 0x28
    497c:	71 a7       	std	Z+41, r23	; 0x29
    497e:	82 a7       	std	Z+42, r24	; 0x2a
    4980:	93 a7       	std	Z+43, r25	; 0x2b
	if(result > ZNPID_outMAX)
    4982:	20 e0       	ldi	r18, 0x00	; 0
    4984:	30 ec       	ldi	r19, 0xC0	; 192
    4986:	4f e7       	ldi	r20, 0x7F	; 127
    4988:	54 e4       	ldi	r21, 0x44	; 68
    498a:	ee d6       	rcall	.+3548   	; 0x5768 <__gesf2>
    498c:	18 16       	cp	r1, r24
    498e:	94 f5       	brge	.+100    	; 0x49f4 <ZNPID_output+0x196>
    4990:	ad 81       	ldd	r26, Y+5	; 0x05
		self->integral=ZNPID_outMAX - (self->dy * self->dx) - (self->derivative * self->dx * self->dx);
    4992:	be 81       	ldd	r27, Y+6	; 0x06
    4994:	54 96       	adiw	r26, 0x14	; 20
    4996:	8d 91       	ld	r24, X+
    4998:	9d 91       	ld	r25, X+
    499a:	0d 90       	ld	r0, X+
    499c:	bc 91       	ld	r27, X
    499e:	a0 2d       	mov	r26, r0
    49a0:	89 83       	std	Y+1, r24	; 0x01
    49a2:	9a 83       	std	Y+2, r25	; 0x02
    49a4:	ab 83       	std	Y+3, r26	; 0x03
    49a6:	bc 83       	std	Y+4, r27	; 0x04
    49a8:	9c 01       	movw	r18, r24
    49aa:	ad 01       	movw	r20, r26
    49ac:	c3 01       	movw	r24, r6
    49ae:	b2 01       	movw	r22, r4
    49b0:	df d6       	rcall	.+3518   	; 0x5770 <__mulsf3>
    49b2:	9b 01       	movw	r18, r22
    49b4:	ac 01       	movw	r20, r24
    49b6:	60 e0       	ldi	r22, 0x00	; 0
    49b8:	70 ec       	ldi	r23, 0xC0	; 192
    49ba:	8f e7       	ldi	r24, 0x7F	; 127
    49bc:	94 e4       	ldi	r25, 0x44	; 68
    49be:	20 d5       	rcall	.+2624   	; 0x5400 <__subsf3>
    49c0:	2b 01       	movw	r4, r22
    49c2:	3c 01       	movw	r6, r24
    49c4:	a5 01       	movw	r20, r10
    49c6:	94 01       	movw	r18, r8
    49c8:	69 81       	ldd	r22, Y+1	; 0x01
    49ca:	7a 81       	ldd	r23, Y+2	; 0x02
    49cc:	8b 81       	ldd	r24, Y+3	; 0x03
    49ce:	9c 81       	ldd	r25, Y+4	; 0x04
    49d0:	cf d6       	rcall	.+3486   	; 0x5770 <__mulsf3>
    49d2:	29 81       	ldd	r18, Y+1	; 0x01
    49d4:	3a 81       	ldd	r19, Y+2	; 0x02
    49d6:	4b 81       	ldd	r20, Y+3	; 0x03
    49d8:	5c 81       	ldd	r21, Y+4	; 0x04
    49da:	ca d6       	rcall	.+3476   	; 0x5770 <__mulsf3>
    49dc:	9b 01       	movw	r18, r22
    49de:	ac 01       	movw	r20, r24
    49e0:	c3 01       	movw	r24, r6
    49e2:	b2 01       	movw	r22, r4
    49e4:	0d d5       	rcall	.+2586   	; 0x5400 <__subsf3>
    49e6:	ed 81       	ldd	r30, Y+5	; 0x05
    49e8:	fe 81       	ldd	r31, Y+6	; 0x06
    49ea:	60 8f       	std	Z+24, r22	; 0x18
    49ec:	71 8f       	std	Z+25, r23	; 0x19
    49ee:	82 8f       	std	Z+26, r24	; 0x1a
    49f0:	93 8f       	std	Z+27, r25	; 0x1b
    49f2:	38 c0       	rjmp	.+112    	; 0x4a64 <ZNPID_output+0x206>
	else if(result < ZNPID_outMIN)
    49f4:	20 e0       	ldi	r18, 0x00	; 0
    49f6:	30 ec       	ldi	r19, 0xC0	; 192
    49f8:	4f e7       	ldi	r20, 0x7F	; 127
    49fa:	54 ec       	ldi	r21, 0xC4	; 196
    49fc:	c7 01       	movw	r24, r14
    49fe:	b6 01       	movw	r22, r12
    4a00:	64 d5       	rcall	.+2760   	; 0x54ca <__cmpsf2>
    4a02:	88 23       	and	r24, r24
    4a04:	7c f5       	brge	.+94     	; 0x4a64 <ZNPID_output+0x206>
		self->integral=ZNPID_outMIN + (self->dy * self->dx) + (self->derivative * self->dx * self->dx);
    4a06:	ad 81       	ldd	r26, Y+5	; 0x05
    4a08:	be 81       	ldd	r27, Y+6	; 0x06
    4a0a:	54 96       	adiw	r26, 0x14	; 20
    4a0c:	8d 91       	ld	r24, X+
    4a0e:	9d 91       	ld	r25, X+
    4a10:	0d 90       	ld	r0, X+
    4a12:	bc 91       	ld	r27, X
    4a14:	a0 2d       	mov	r26, r0
    4a16:	89 83       	std	Y+1, r24	; 0x01
    4a18:	9a 83       	std	Y+2, r25	; 0x02
    4a1a:	ab 83       	std	Y+3, r26	; 0x03
    4a1c:	bc 83       	std	Y+4, r27	; 0x04
    4a1e:	9c 01       	movw	r18, r24
    4a20:	ad 01       	movw	r20, r26
    4a22:	c3 01       	movw	r24, r6
    4a24:	b2 01       	movw	r22, r4
    4a26:	a4 d6       	rcall	.+3400   	; 0x5770 <__mulsf3>
    4a28:	20 e0       	ldi	r18, 0x00	; 0
    4a2a:	30 ec       	ldi	r19, 0xC0	; 192
    4a2c:	4f e7       	ldi	r20, 0x7F	; 127
    4a2e:	54 e4       	ldi	r21, 0x44	; 68
    4a30:	e7 d4       	rcall	.+2510   	; 0x5400 <__subsf3>
    4a32:	2b 01       	movw	r4, r22
    4a34:	3c 01       	movw	r6, r24
    4a36:	a5 01       	movw	r20, r10
    4a38:	94 01       	movw	r18, r8
    4a3a:	69 81       	ldd	r22, Y+1	; 0x01
    4a3c:	7a 81       	ldd	r23, Y+2	; 0x02
    4a3e:	8b 81       	ldd	r24, Y+3	; 0x03
    4a40:	9c 81       	ldd	r25, Y+4	; 0x04
    4a42:	96 d6       	rcall	.+3372   	; 0x5770 <__mulsf3>
    4a44:	29 81       	ldd	r18, Y+1	; 0x01
    4a46:	3a 81       	ldd	r19, Y+2	; 0x02
    4a48:	4b 81       	ldd	r20, Y+3	; 0x03
    4a4a:	5c 81       	ldd	r21, Y+4	; 0x04
    4a4c:	91 d6       	rcall	.+3362   	; 0x5770 <__mulsf3>
    4a4e:	9b 01       	movw	r18, r22
    4a50:	ac 01       	movw	r20, r24
    4a52:	c3 01       	movw	r24, r6
    4a54:	b2 01       	movw	r22, r4
    4a56:	d5 d4       	rcall	.+2474   	; 0x5402 <__addsf3>
    4a58:	ed 81       	ldd	r30, Y+5	; 0x05
    4a5a:	fe 81       	ldd	r31, Y+6	; 0x06
    4a5c:	60 8f       	std	Z+24, r22	; 0x18
    4a5e:	71 8f       	std	Z+25, r23	; 0x19
    4a60:	82 8f       	std	Z+26, r24	; 0x1a
    4a62:	93 8f       	std	Z+27, r25	; 0x1b
    4a64:	c7 01       	movw	r24, r14
	return result;
}
    4a66:	b6 01       	movw	r22, r12
    4a68:	26 96       	adiw	r28, 0x06	; 6
    4a6a:	0f b6       	in	r0, 0x3f	; 63
    4a6c:	f8 94       	cli
    4a6e:	de bf       	out	0x3e, r29	; 62
    4a70:	0f be       	out	0x3f, r0	; 63
    4a72:	cd bf       	out	0x3d, r28	; 61
    4a74:	df 91       	pop	r29
    4a76:	cf 91       	pop	r28
    4a78:	1f 91       	pop	r17
    4a7a:	0f 91       	pop	r16
    4a7c:	ff 90       	pop	r15
    4a7e:	ef 90       	pop	r14
    4a80:	df 90       	pop	r13
    4a82:	cf 90       	pop	r12
    4a84:	bf 90       	pop	r11
    4a86:	af 90       	pop	r10
    4a88:	9f 90       	pop	r9
    4a8a:	8f 90       	pop	r8
    4a8c:	7f 90       	pop	r7
    4a8e:	6f 90       	pop	r6
    4a90:	5f 90       	pop	r5
    4a92:	4f 90       	pop	r4
    4a94:	08 95       	ret

00004a96 <PORTINIT>:
** procedure and function
*/
void PORTINIT(void)
{
	//INPUT
	DDRF=0x00;
    4a96:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
	PORTF=0x0F;
    4a9a:	8f e0       	ldi	r24, 0x0F	; 15
    4a9c:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
	//OUTPUT
	DDRB|=(1<<5) | (1<<6) | (1<<7);
    4aa0:	87 b3       	in	r24, 0x17	; 23
    4aa2:	80 6e       	ori	r24, 0xE0	; 224
    4aa4:	87 bb       	out	0x17, r24	; 23
    4aa6:	08 95       	ret

00004aa8 <main>:
** Header
*/
void PORTINIT();
/****MAIN****/
int main(void)
{
    4aa8:	cf 93       	push	r28
    4aaa:	df 93       	push	r29
    4aac:	cd b7       	in	r28, 0x3d	; 61
    4aae:	de b7       	in	r29, 0x3e	; 62
    4ab0:	c1 5d       	subi	r28, 0xD1	; 209
    4ab2:	d1 09       	sbc	r29, r1
    4ab4:	0f b6       	in	r0, 0x3f	; 63
    4ab6:	f8 94       	cli
    4ab8:	de bf       	out	0x3e, r29	; 62
    4aba:	0f be       	out	0x3f, r0	; 63
    4abc:	cd bf       	out	0x3d, r28	; 61
	PORTINIT(); // Inic Ports
    4abe:	eb df       	rcall	.-42     	; 0x4a96 <PORTINIT>
	/***INICIALIZE OBJECTS***/
	function= FUNCenable(); // Function Library
    4ac0:	ce 01       	movw	r24, r28
    4ac2:	8e 57       	subi	r24, 0x7E	; 126
    4ac4:	9f 4f       	sbci	r25, 0xFF	; 255
    4ac6:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <FUNCenable>
    4aca:	88 e4       	ldi	r24, 0x48	; 72
    4acc:	fe 01       	movw	r30, r28
    4ace:	ee 57       	subi	r30, 0x7E	; 126
    4ad0:	ff 4f       	sbci	r31, 0xFF	; 255
    4ad2:	a0 e5       	ldi	r26, 0x50	; 80
    4ad4:	b3 e0       	ldi	r27, 0x03	; 3
    4ad6:	01 90       	ld	r0, Z+
    4ad8:	0d 92       	st	X+, r0
    4ada:	8a 95       	dec	r24
    4adc:	e1 f7       	brne	.-8      	; 0x4ad6 <main+0x2e>
	LCD0 lcd0 = LCD0enable(&DDRA,&PINA,&PORTA); // LCD Display 4X20
    4ade:	2b e3       	ldi	r18, 0x3B	; 59
    4ae0:	30 e0       	ldi	r19, 0x00	; 0
    4ae2:	49 e3       	ldi	r20, 0x39	; 57
    4ae4:	50 e0       	ldi	r21, 0x00	; 0
    4ae6:	6a e3       	ldi	r22, 0x3A	; 58
    4ae8:	70 e0       	ldi	r23, 0x00	; 0
    4aea:	ce 01       	movw	r24, r28
    4aec:	c8 96       	adiw	r24, 0x38	; 56
    4aee:	b5 dd       	rcall	.-1174   	; 0x465a <LCD0enable>
    4af0:	26 96       	adiw	r28, 0x06	; 6
    4af2:	6e ac       	ldd	r6, Y+62	; 0x3e
    4af4:	7f ac       	ldd	r7, Y+63	; 0x3f
    4af6:	26 97       	sbiw	r28, 0x06	; 6
    4af8:	2a 96       	adiw	r28, 0x0a	; 10
    4afa:	8e ad       	ldd	r24, Y+62	; 0x3e
    4afc:	9f ad       	ldd	r25, Y+63	; 0x3f
    4afe:	2a 97       	sbiw	r28, 0x0a	; 10
    4b00:	c6 53       	subi	r28, 0x36	; 54
    4b02:	df 4f       	sbci	r29, 0xFF	; 255
    4b04:	99 83       	std	Y+1, r25	; 0x01
    4b06:	88 83       	st	Y, r24
    4b08:	ca 5c       	subi	r28, 0xCA	; 202
    4b0a:	d0 40       	sbci	r29, 0x00	; 0
    4b0c:	2c 96       	adiw	r28, 0x0c	; 12
    4b0e:	4e ac       	ldd	r4, Y+62	; 0x3e
    4b10:	5f ac       	ldd	r5, Y+63	; 0x3f
    4b12:	2c 97       	sbiw	r28, 0x0c	; 12
	KEYPAD keypad = KEYPADenable(&DDRE,&PINE,&PORTE); // Keyboard
    4b14:	43 e2       	ldi	r20, 0x23	; 35
    4b16:	50 e0       	ldi	r21, 0x00	; 0
    4b18:	61 e2       	ldi	r22, 0x21	; 33
    4b1a:	70 e0       	ldi	r23, 0x00	; 0
    4b1c:	82 e2       	ldi	r24, 0x22	; 34
    4b1e:	90 e0       	ldi	r25, 0x00	; 0
    4b20:	f1 da       	rcall	.-2590   	; 0x4104 <KEYPADenable>
    4b22:	2f 96       	adiw	r28, 0x0f	; 15
    4b24:	2f af       	std	Y+63, r18	; 0x3f
    4b26:	2f 97       	sbiw	r28, 0x0f	; 15
    4b28:	60 96       	adiw	r28, 0x10	; 16
    4b2a:	3f af       	std	Y+63, r19	; 0x3f
    4b2c:	60 97       	sbiw	r28, 0x10	; 16
    4b2e:	61 96       	adiw	r28, 0x11	; 17
    4b30:	4f af       	std	Y+63, r20	; 0x3f
    4b32:	61 97       	sbiw	r28, 0x11	; 17
    4b34:	62 96       	adiw	r28, 0x12	; 18
    4b36:	5f af       	std	Y+63, r21	; 0x3f
    4b38:	62 97       	sbiw	r28, 0x12	; 18
    4b3a:	63 96       	adiw	r28, 0x13	; 19
    4b3c:	6f af       	std	Y+63, r22	; 0x3f
    4b3e:	63 97       	sbiw	r28, 0x13	; 19
    4b40:	64 96       	adiw	r28, 0x14	; 20
    4b42:	7f af       	std	Y+63, r23	; 0x3f
    4b44:	64 97       	sbiw	r28, 0x14	; 20
    4b46:	65 96       	adiw	r28, 0x15	; 21
    4b48:	8f af       	std	Y+63, r24	; 0x3f
    4b4a:	65 97       	sbiw	r28, 0x15	; 21
    4b4c:	66 96       	adiw	r28, 0x16	; 22
    4b4e:	9f af       	std	Y+63, r25	; 0x3f
    4b50:	66 97       	sbiw	r28, 0x16	; 22
    4b52:	64 96       	adiw	r28, 0x14	; 20
    4b54:	8e ac       	ldd	r8, Y+62	; 0x3e
    4b56:	9f ac       	ldd	r9, Y+63	; 0x3f
    4b58:	64 97       	sbiw	r28, 0x14	; 20
    4b5a:	66 96       	adiw	r28, 0x16	; 22
    4b5c:	2e ac       	ldd	r2, Y+62	; 0x3e
    4b5e:	3f ac       	ldd	r3, Y+63	; 0x3f
    4b60:	66 97       	sbiw	r28, 0x16	; 22
	ANALOG analog = ANALOGenable(1, 128, 1, 0); // Channel 0 for Position
    4b62:	1f 92       	push	r1
    4b64:	1f 92       	push	r1
    4b66:	1f 92       	push	r1
    4b68:	81 e0       	ldi	r24, 0x01	; 1
    4b6a:	8f 93       	push	r24
    4b6c:	90 e8       	ldi	r25, 0x80	; 128
    4b6e:	9f 93       	push	r25
    4b70:	8f 93       	push	r24
    4b72:	0e 94 de 01 	call	0x3bc	; 0x3bc <ANALOGenable>
    4b76:	c4 53       	subi	r28, 0x34	; 52
    4b78:	df 4f       	sbci	r29, 0xFF	; 255
    4b7a:	68 83       	st	Y, r22
    4b7c:	79 83       	std	Y+1, r23	; 0x01
    4b7e:	8a 83       	std	Y+2, r24	; 0x02
    4b80:	9b 83       	std	Y+3, r25	; 0x03
    4b82:	cc 5c       	subi	r28, 0xCC	; 204
    4b84:	d0 40       	sbci	r29, 0x00	; 0
	TIMER_COUNTER0 timer0 = TIMER_COUNTER0enable(2,2); // 1Hz to HC595
    4b86:	42 e0       	ldi	r20, 0x02	; 2
    4b88:	62 e0       	ldi	r22, 0x02	; 2
    4b8a:	ce 01       	movw	r24, r28
    4b8c:	8a 5a       	subi	r24, 0xAA	; 170
    4b8e:	9f 4f       	sbci	r25, 0xFF	; 255
    4b90:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <TIMER_COUNTER0enable>
	TIMER_COUNTER1 timer1 = TIMER_COUNTER1enable(9,0); // PWM Positioning
    4b94:	40 e0       	ldi	r20, 0x00	; 0
    4b96:	69 e0       	ldi	r22, 0x09	; 9
    4b98:	ce 01       	movw	r24, r28
    4b9a:	8a 59       	subi	r24, 0x9A	; 154
    4b9c:	9f 4f       	sbci	r25, 0xFF	; 255
    4b9e:	0e 94 07 0e 	call	0x1c0e	; 0x1c0e <TIMER_COUNTER1enable>
    4ba2:	e0 96       	adiw	r28, 0x30	; 48
    4ba4:	ae ad       	ldd	r26, Y+62	; 0x3e
    4ba6:	bf ad       	ldd	r27, Y+63	; 0x3f
    4ba8:	e0 97       	sbiw	r28, 0x30	; 48
    4baa:	c0 53       	subi	r28, 0x30	; 48
    4bac:	df 4f       	sbci	r29, 0xFF	; 255
    4bae:	b9 83       	std	Y+1, r27	; 0x01
    4bb0:	a8 83       	st	Y, r26
    4bb2:	c0 5d       	subi	r28, 0xD0	; 208
    4bb4:	d0 40       	sbci	r29, 0x00	; 0
	shift = HC595enable(&DDRG,&PORTG,2,0,1);
    4bb6:	01 e0       	ldi	r16, 0x01	; 1
    4bb8:	20 e0       	ldi	r18, 0x00	; 0
    4bba:	42 e0       	ldi	r20, 0x02	; 2
    4bbc:	65 e6       	ldi	r22, 0x65	; 101
    4bbe:	70 e0       	ldi	r23, 0x00	; 0
    4bc0:	84 e6       	ldi	r24, 0x64	; 100
    4bc2:	90 e0       	ldi	r25, 0x00	; 0
    4bc4:	0e 94 79 01 	call	0x2f2	; 0x2f2 <HC595enable>
    4bc8:	20 93 4a 03 	sts	0x034A, r18	; 0x80034a <shift>
    4bcc:	30 93 4b 03 	sts	0x034B, r19	; 0x80034b <shift+0x1>
    4bd0:	40 93 4c 03 	sts	0x034C, r20	; 0x80034c <shift+0x2>
    4bd4:	50 93 4d 03 	sts	0x034D, r21	; 0x80034d <shift+0x3>
    4bd8:	60 93 4e 03 	sts	0x034E, r22	; 0x80034e <shift+0x4>
    4bdc:	70 93 4f 03 	sts	0x034F, r23	; 0x80034f <shift+0x5>
	pid_1 = ZNPIDenable();
    4be0:	ce 01       	movw	r24, r28
    4be2:	8e 57       	subi	r24, 0x7E	; 126
    4be4:	9f 4f       	sbci	r25, 0xFF	; 255
    4be6:	bb dd       	rcall	.-1162   	; 0x475e <ZNPIDenable>
    4be8:	86 e3       	ldi	r24, 0x36	; 54
    4bea:	fe 01       	movw	r30, r28
    4bec:	ee 57       	subi	r30, 0x7E	; 126
    4bee:	ff 4f       	sbci	r31, 0xFF	; 255
    4bf0:	ae e9       	ldi	r26, 0x9E	; 158
    4bf2:	b3 e0       	ldi	r27, 0x03	; 3
    4bf4:	01 90       	ld	r0, Z+
    4bf6:	0d 92       	st	X+, r0
    4bf8:	8a 95       	dec	r24
    4bfa:	e1 f7       	brne	.-8      	; 0x4bf4 <main+0x14c>
	pid_2 = ZNPIDenable();
    4bfc:	ce 01       	movw	r24, r28
    4bfe:	8e 57       	subi	r24, 0x7E	; 126
    4c00:	9f 4f       	sbci	r25, 0xFF	; 255
    4c02:	ad dd       	rcall	.-1190   	; 0x475e <ZNPIDenable>
    4c04:	86 e3       	ldi	r24, 0x36	; 54
    4c06:	fe 01       	movw	r30, r28
    4c08:	ee 57       	subi	r30, 0x7E	; 126
    4c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    4c0c:	a4 ed       	ldi	r26, 0xD4	; 212
    4c0e:	b3 e0       	ldi	r27, 0x03	; 3
    4c10:	01 90       	ld	r0, Z+
    4c12:	0d 92       	st	X+, r0
    4c14:	8a 95       	dec	r24
    4c16:	e1 f7       	brne	.-8      	; 0x4c10 <main+0x168>
    4c18:	ce 01       	movw	r24, r28
	/******/
	char Menu='1'; // Main menu selector
	char str[6]="0"; // analog vector
    4c1a:	8a 58       	subi	r24, 0x8A	; 138
    4c1c:	9f 4f       	sbci	r25, 0xFF	; 255
    4c1e:	fc 01       	movw	r30, r24
    4c20:	20 e3       	ldi	r18, 0x30	; 48
    4c22:	30 e0       	ldi	r19, 0x00	; 0
    4c24:	21 93       	st	Z+, r18
    4c26:	31 93       	st	Z+, r19
    4c28:	24 e0       	ldi	r18, 0x04	; 4
    4c2a:	df 01       	movw	r26, r30
    4c2c:	1d 92       	st	X+, r1
    4c2e:	2a 95       	dec	r18
    4c30:	e9 f7       	brne	.-6      	; 0x4c2c <main+0x184>
    4c32:	29 e3       	ldi	r18, 0x39	; 57
	int16_t mvalue=90; // manual position reading
	int16_t m_value; // manual positioning
	char mstr[6]="90"; // manual position vector
    4c34:	30 e3       	ldi	r19, 0x30	; 48
    4c36:	ee 96       	adiw	r28, 0x3e	; 62
    4c38:	3f af       	std	Y+63, r19	; 0x3f
    4c3a:	2e af       	std	Y+62, r18	; 0x3e
    4c3c:	ee 97       	sbiw	r28, 0x3e	; 62
    4c3e:	c2 58       	subi	r28, 0x82	; 130
    4c40:	df 4f       	sbci	r29, 0xFF	; 255
    4c42:	19 82       	std	Y+1, r1	; 0x01
    4c44:	18 82       	st	Y, r1
    4c46:	ce 57       	subi	r28, 0x7E	; 126
    4c48:	d0 40       	sbci	r29, 0x00	; 0
    4c4a:	c0 58       	subi	r28, 0x80	; 128
    4c4c:	df 4f       	sbci	r29, 0xFF	; 255
    4c4e:	19 82       	std	Y+1, r1	; 0x01
    4c50:	18 82       	st	Y, r1
    4c52:	c0 58       	subi	r28, 0x80	; 128
    4c54:	d0 40       	sbci	r29, 0x00	; 0
    4c56:	90 93 3a 02 	sts	0x023A, r25	; 0x80023a <ptr+0x1>
	ptr=str;
    4c5a:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <ptr>
    4c5e:	6e 96       	adiw	r28, 0x1e	; 30
	/***Parameters timers***/
	timer0.compare(249);
    4c60:	ee ad       	ldd	r30, Y+62	; 0x3e
    4c62:	ff ad       	ldd	r31, Y+63	; 0x3f
    4c64:	6e 97       	sbiw	r28, 0x1e	; 30
    4c66:	89 ef       	ldi	r24, 0xF9	; 249
    4c68:	09 95       	icall
    4c6a:	a4 96       	adiw	r28, 0x24	; 36
	timer0.start(64);
    4c6c:	ee ad       	ldd	r30, Y+62	; 0x3e
    4c6e:	ff ad       	ldd	r31, Y+63	; 0x3f
    4c70:	a4 97       	sbiw	r28, 0x24	; 36
    4c72:	80 e4       	ldi	r24, 0x40	; 64
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	09 95       	icall
    4c78:	aa 96       	adiw	r28, 0x2a	; 42
	timer1.compoutmodeB(2);
    4c7a:	ee ad       	ldd	r30, Y+62	; 0x3e
    4c7c:	ff ad       	ldd	r31, Y+63	; 0x3f
    4c7e:	aa 97       	sbiw	r28, 0x2a	; 42
    4c80:	82 e0       	ldi	r24, 0x02	; 2
    4c82:	09 95       	icall
    4c84:	ae 96       	adiw	r28, 0x2e	; 46
	timer1.compareA(20000);
    4c86:	ee ad       	ldd	r30, Y+62	; 0x3e
    4c88:	ff ad       	ldd	r31, Y+63	; 0x3f
    4c8a:	ae 97       	sbiw	r28, 0x2e	; 46
    4c8c:	80 e2       	ldi	r24, 0x20	; 32
    4c8e:	9e e4       	ldi	r25, 0x4E	; 78
    4c90:	09 95       	icall
    4c92:	e4 96       	adiw	r28, 0x34	; 52
	timer1.start(8);
    4c94:	ee ad       	ldd	r30, Y+62	; 0x3e
    4c96:	ff ad       	ldd	r31, Y+63	; 0x3f
    4c98:	e4 97       	sbiw	r28, 0x34	; 52
    4c9a:	88 e0       	ldi	r24, 0x08	; 8
    4c9c:	90 e0       	ldi	r25, 0x00	; 0
    4c9e:	09 95       	icall
    4ca0:	0e e9       	ldi	r16, 0x9E	; 158
	pid_1.set_kc(&pid_1, 1);
    4ca2:	13 e0       	ldi	r17, 0x03	; 3
    4ca4:	d8 01       	movw	r26, r16
    4ca6:	9c 96       	adiw	r26, 0x2c	; 44
    4ca8:	ed 91       	ld	r30, X+
    4caa:	fc 91       	ld	r31, X
    4cac:	9d 97       	sbiw	r26, 0x2d	; 45
    4cae:	40 e0       	ldi	r20, 0x00	; 0
    4cb0:	50 e0       	ldi	r21, 0x00	; 0
    4cb2:	60 e8       	ldi	r22, 0x80	; 128
    4cb4:	7f e3       	ldi	r23, 0x3F	; 63
    4cb6:	c8 01       	movw	r24, r16
    4cb8:	09 95       	icall
    4cba:	d8 01       	movw	r26, r16
	pid_1.set_kd(&pid_1, 0.2); //
    4cbc:	d0 96       	adiw	r26, 0x30	; 48
    4cbe:	ed 91       	ld	r30, X+
    4cc0:	fc 91       	ld	r31, X
    4cc2:	d1 97       	sbiw	r26, 0x31	; 49
    4cc4:	4d ec       	ldi	r20, 0xCD	; 205
    4cc6:	5c ec       	ldi	r21, 0xCC	; 204
    4cc8:	6c e4       	ldi	r22, 0x4C	; 76
    4cca:	7e e3       	ldi	r23, 0x3E	; 62
    4ccc:	c8 01       	movw	r24, r16
    4cce:	09 95       	icall
    4cd0:	d8 01       	movw	r26, r16
	pid_1.set_ki(&pid_1, 0.5); // will provoke overshoot, to much acceleration limit max value and minimum value.
    4cd2:	9e 96       	adiw	r26, 0x2e	; 46
    4cd4:	ed 91       	ld	r30, X+
    4cd6:	fc 91       	ld	r31, X
    4cd8:	9f 97       	sbiw	r26, 0x2f	; 47
    4cda:	40 e0       	ldi	r20, 0x00	; 0
    4cdc:	50 e0       	ldi	r21, 0x00	; 0
    4cde:	60 e0       	ldi	r22, 0x00	; 0
    4ce0:	7f e3       	ldi	r23, 0x3F	; 63
    4ce2:	c8 01       	movw	r24, r16
    4ce4:	09 95       	icall
    4ce6:	d8 01       	movw	r26, r16
	pid_1.set_SP(&pid_1, 650);
    4ce8:	d2 96       	adiw	r26, 0x32	; 50
    4cea:	ed 91       	ld	r30, X+
    4cec:	fc 91       	ld	r31, X
    4cee:	d3 97       	sbiw	r26, 0x33	; 51
    4cf0:	40 e0       	ldi	r20, 0x00	; 0
    4cf2:	50 e8       	ldi	r21, 0x80	; 128
    4cf4:	62 e2       	ldi	r22, 0x22	; 34
    4cf6:	74 e4       	ldi	r23, 0x44	; 68
    4cf8:	c8 01       	movw	r24, r16
    4cfa:	09 95       	icall
    4cfc:	04 ed       	ldi	r16, 0xD4	; 212
	/***Another one woopy ti dooo***/
	pid_2.set_kc(&pid_2, 0.5);
    4cfe:	13 e0       	ldi	r17, 0x03	; 3
    4d00:	d8 01       	movw	r26, r16
    4d02:	9c 96       	adiw	r26, 0x2c	; 44
    4d04:	ed 91       	ld	r30, X+
    4d06:	fc 91       	ld	r31, X
    4d08:	9d 97       	sbiw	r26, 0x2d	; 45
    4d0a:	40 e0       	ldi	r20, 0x00	; 0
    4d0c:	50 e0       	ldi	r21, 0x00	; 0
    4d0e:	60 e0       	ldi	r22, 0x00	; 0
    4d10:	7f e3       	ldi	r23, 0x3F	; 63
    4d12:	c8 01       	movw	r24, r16
    4d14:	09 95       	icall
    4d16:	d8 01       	movw	r26, r16
	pid_2.set_kd(&pid_2, 1);
    4d18:	d0 96       	adiw	r26, 0x30	; 48
    4d1a:	ed 91       	ld	r30, X+
    4d1c:	fc 91       	ld	r31, X
    4d1e:	d1 97       	sbiw	r26, 0x31	; 49
    4d20:	40 e0       	ldi	r20, 0x00	; 0
    4d22:	50 e0       	ldi	r21, 0x00	; 0
    4d24:	60 e8       	ldi	r22, 0x80	; 128
    4d26:	7f e3       	ldi	r23, 0x3F	; 63
    4d28:	c8 01       	movw	r24, r16
    4d2a:	09 95       	icall
    4d2c:	d8 01       	movw	r26, r16
	pid_2.set_ki(&pid_2, 0.01);
    4d2e:	9e 96       	adiw	r26, 0x2e	; 46
    4d30:	ed 91       	ld	r30, X+
    4d32:	fc 91       	ld	r31, X
    4d34:	9f 97       	sbiw	r26, 0x2f	; 47
    4d36:	4a e0       	ldi	r20, 0x0A	; 10
    4d38:	57 ed       	ldi	r21, 0xD7	; 215
    4d3a:	63 e2       	ldi	r22, 0x23	; 35
    4d3c:	7c e3       	ldi	r23, 0x3C	; 60
    4d3e:	c8 01       	movw	r24, r16
    4d40:	09 95       	icall
    4d42:	d8 01       	movw	r26, r16
	pid_2.set_SP(&pid_2, 125);
    4d44:	d2 96       	adiw	r26, 0x32	; 50
    4d46:	ed 91       	ld	r30, X+
    4d48:	fc 91       	ld	r31, X
    4d4a:	d3 97       	sbiw	r26, 0x33	; 51
    4d4c:	40 e0       	ldi	r20, 0x00	; 0
    4d4e:	50 e0       	ldi	r21, 0x00	; 0
    4d50:	6a ef       	ldi	r22, 0xFA	; 250
    4d52:	72 e4       	ldi	r23, 0x42	; 66
    4d54:	c8 01       	movw	r24, r16
    4d56:	09 95       	icall
    4d58:	2e 96       	adiw	r28, 0x0e	; 14
	/**********/
	//TODO:: Please write your application code
	while(TRUE){
		/***PREAMBLE***/
		lcd0.reboot();
    4d5a:	ee ad       	ldd	r30, Y+62	; 0x3e
    4d5c:	ff ad       	ldd	r31, Y+63	; 0x3f
    4d5e:	2e 97       	sbiw	r28, 0x0e	; 14
    4d60:	09 95       	icall
    4d62:	62 96       	adiw	r28, 0x12	; 18
		keypad.read();
    4d64:	ee ad       	ldd	r30, Y+62	; 0x3e
    4d66:	ff ad       	ldd	r31, Y+63	; 0x3f
    4d68:	62 97       	sbiw	r28, 0x12	; 18
    4d6a:	09 95       	icall
    4d6c:	6d e0       	ldi	r22, 0x0D	; 13
		//uartreceive=uart.read();
		/***Reading input***/
		lcd0.gotoxy(3,13);
    4d6e:	70 e0       	ldi	r23, 0x00	; 0
    4d70:	83 e0       	ldi	r24, 0x03	; 3
    4d72:	90 e0       	ldi	r25, 0x00	; 0
    4d74:	f2 01       	movw	r30, r4
    4d76:	09 95       	icall
    4d78:	ee ad       	ldd	r30, Y+62	; 0x3e
		lcd0.putch(':');
    4d7a:	ff ad       	ldd	r31, Y+63	; 0x3f
    4d7c:	8a e3       	ldi	r24, 0x3A	; 58
    4d7e:	09 95       	icall
    4d80:	f4 01       	movw	r30, r8
		lcd0.string_size(keypad.data().print,6);
    4d82:	09 95       	icall
    4d84:	3c ab       	std	Y+52, r19	; 0x34
    4d86:	4d ab       	std	Y+53, r20	; 0x35
    4d88:	66 e0       	ldi	r22, 0x06	; 6
    4d8a:	8c a9       	ldd	r24, Y+52	; 0x34
    4d8c:	9d a9       	ldd	r25, Y+53	; 0x35
    4d8e:	f3 01       	movw	r30, r6
    4d90:	09 95       	icall
    4d92:	0f 90       	pop	r0
    4d94:	0f 90       	pop	r0
    4d96:	0f 90       	pop	r0
    4d98:	0f 90       	pop	r0
    4d9a:	0f 90       	pop	r0
    4d9c:	0f 90       	pop	r0
    4d9e:	f4 01       	movw	r30, r8
		/***ENTRY END***/
		switch(Menu){
			/***MENU 1***/
			case '1': // Main Program Menu
				if(!strcmp(keypad.data().string,"A")){Menu='2';keypad.flush();lcd0.clear();break;}
    4da0:	09 95       	icall
    4da2:	59 ab       	std	Y+49, r21	; 0x31
    4da4:	6a ab       	std	Y+50, r22	; 0x32
    4da6:	60 e1       	ldi	r22, 0x10	; 16
    4da8:	71 e0       	ldi	r23, 0x01	; 1
    4daa:	89 a9       	ldd	r24, Y+49	; 0x31
    4dac:	9a a9       	ldd	r25, Y+50	; 0x32
    4dae:	3e d7       	rcall	.+3708   	; 0x5c2c <strcmp>
    4db0:	89 2b       	or	r24, r25
    4db2:	51 f4       	brne	.+20     	; 0x4dc8 <main+0x320>
    4db4:	f1 01       	movw	r30, r2
    4db6:	09 95       	icall
    4db8:	c6 53       	subi	r28, 0x36	; 54
    4dba:	df 4f       	sbci	r29, 0xFF	; 255
    4dbc:	e8 81       	ld	r30, Y
    4dbe:	f9 81       	ldd	r31, Y+1	; 0x01
    4dc0:	ca 5c       	subi	r28, 0xCA	; 202
    4dc2:	d0 40       	sbci	r29, 0x00	; 0
    4dc4:	09 95       	icall
    4dc6:	5a c2       	rjmp	.+1204   	; 0x527c <main+0x7d4>
    4dc8:	f4 01       	movw	r30, r8
				if(!strcmp(keypad.data().string,"B")){Menu='3';keypad.flush();lcd0.clear();break;}
    4dca:	09 95       	icall
    4dcc:	5c a7       	std	Y+44, r21	; 0x2c
    4dce:	6d a7       	std	Y+45, r22	; 0x2d
    4dd0:	62 e1       	ldi	r22, 0x12	; 18
    4dd2:	71 e0       	ldi	r23, 0x01	; 1
    4dd4:	8c a5       	ldd	r24, Y+44	; 0x2c
    4dd6:	9d a5       	ldd	r25, Y+45	; 0x2d
    4dd8:	29 d7       	rcall	.+3666   	; 0x5c2c <strcmp>
    4dda:	89 2b       	or	r24, r25
    4ddc:	51 f4       	brne	.+20     	; 0x4df2 <main+0x34a>
    4dde:	f1 01       	movw	r30, r2
    4de0:	09 95       	icall
    4de2:	c6 53       	subi	r28, 0x36	; 54
    4de4:	df 4f       	sbci	r29, 0xFF	; 255
    4de6:	e8 81       	ld	r30, Y
    4de8:	f9 81       	ldd	r31, Y+1	; 0x01
    4dea:	ca 5c       	subi	r28, 0xCA	; 202
    4dec:	d0 40       	sbci	r29, 0x00	; 0
    4dee:	09 95       	icall
    4df0:	fd c1       	rjmp	.+1018   	; 0x51ec <main+0x744>
    4df2:	80 e0       	ldi	r24, 0x00	; 0
					/***Reading analog***/
					adcvalue=analog.read(0);
    4df4:	90 e0       	ldi	r25, 0x00	; 0
    4df6:	c2 53       	subi	r28, 0x32	; 50
    4df8:	df 4f       	sbci	r29, 0xFF	; 255
    4dfa:	e8 81       	ld	r30, Y
    4dfc:	f9 81       	ldd	r31, Y+1	; 0x01
    4dfe:	ce 5c       	subi	r28, 0xCE	; 206
    4e00:	d0 40       	sbci	r29, 0x00	; 0
    4e02:	09 95       	icall
    4e04:	90 93 9d 03 	sts	0x039D, r25	; 0x80039d <adcvalue+0x1>
    4e08:	80 93 9c 03 	sts	0x039C, r24	; 0x80039c <adcvalue>
    4e0c:	60 e0       	ldi	r22, 0x00	; 0
					lcd0.gotoxy(0,0);
    4e0e:	70 e0       	ldi	r23, 0x00	; 0
    4e10:	80 e0       	ldi	r24, 0x00	; 0
    4e12:	90 e0       	ldi	r25, 0x00	; 0
    4e14:	f2 01       	movw	r30, r4
    4e16:	09 95       	icall
    4e18:	67 e0       	ldi	r22, 0x07	; 7
					lcd0.string_size("Output: ",7);
    4e1a:	84 e1       	ldi	r24, 0x14	; 20
    4e1c:	91 e0       	ldi	r25, 0x01	; 1
    4e1e:	f3 01       	movw	r30, r6
    4e20:	09 95       	icall
    4e22:	e0 91 5e 03 	lds	r30, 0x035E	; 0x80035e <function+0xe>
					strcpy(str,function.i16toa(adcvalue));
    4e26:	f0 91 5f 03 	lds	r31, 0x035F	; 0x80035f <function+0xf>
    4e2a:	80 91 9c 03 	lds	r24, 0x039C	; 0x80039c <adcvalue>
    4e2e:	90 91 9d 03 	lds	r25, 0x039D	; 0x80039d <adcvalue+0x1>
    4e32:	09 95       	icall
    4e34:	bc 01       	movw	r22, r24
    4e36:	ce 01       	movw	r24, r28
    4e38:	8a 58       	subi	r24, 0x8A	; 138
    4e3a:	9f 4f       	sbci	r25, 0xFF	; 255
    4e3c:	00 d7       	rcall	.+3584   	; 0x5c3e <strcpy>
    4e3e:	64 e0       	ldi	r22, 0x04	; 4
					lcd0.string_size(str,4);
    4e40:	ce 01       	movw	r24, r28
    4e42:	8a 58       	subi	r24, 0x8A	; 138
    4e44:	9f 4f       	sbci	r25, 0xFF	; 255
    4e46:	f3 01       	movw	r30, r6
    4e48:	09 95       	icall
    4e4a:	c0 90 0a 04 	lds	r12, 0x040A	; 0x80040a <pid_out_1>
					
					if(pid_out_1 >-1024 && pid_out_1 <1024){
    4e4e:	d0 90 0b 04 	lds	r13, 0x040B	; 0x80040b <pid_out_1+0x1>
    4e52:	e0 90 0c 04 	lds	r14, 0x040C	; 0x80040c <pid_out_1+0x2>
    4e56:	f0 90 0d 04 	lds	r15, 0x040D	; 0x80040d <pid_out_1+0x3>
    4e5a:	20 e0       	ldi	r18, 0x00	; 0
    4e5c:	30 e0       	ldi	r19, 0x00	; 0
    4e5e:	40 e8       	ldi	r20, 0x80	; 128
    4e60:	54 ec       	ldi	r21, 0xC4	; 196
    4e62:	c7 01       	movw	r24, r14
    4e64:	b6 01       	movw	r22, r12
    4e66:	80 d4       	rcall	.+2304   	; 0x5768 <__gesf2>
    4e68:	18 16       	cp	r1, r24
    4e6a:	0c f0       	brlt	.+2      	; 0x4e6e <main+0x3c6>
    4e6c:	58 c0       	rjmp	.+176    	; 0x4f1e <main+0x476>
    4e6e:	20 e0       	ldi	r18, 0x00	; 0
    4e70:	30 e0       	ldi	r19, 0x00	; 0
    4e72:	40 e8       	ldi	r20, 0x80	; 128
    4e74:	54 e4       	ldi	r21, 0x44	; 68
    4e76:	c7 01       	movw	r24, r14
    4e78:	b6 01       	movw	r22, r12
    4e7a:	27 d3       	rcall	.+1614   	; 0x54ca <__cmpsf2>
    4e7c:	88 23       	and	r24, r24
    4e7e:	0c f0       	brlt	.+2      	; 0x4e82 <main+0x3da>
    4e80:	4e c0       	rjmp	.+156    	; 0x4f1e <main+0x476>
						tmp=function.trimmer(pid_out_1,-1023,1023,Min,Max);
    4e82:	c7 01       	movw	r24, r14
    4e84:	b6 01       	movw	r22, r12
    4e86:	8d d3       	rcall	.+1818   	; 0x55a2 <__fixsfsi>
    4e88:	1f 92       	push	r1
    4e8a:	1f 92       	push	r1
    4e8c:	f9 e0       	ldi	r31, 0x09	; 9
    4e8e:	ff 93       	push	r31
    4e90:	2e e2       	ldi	r18, 0x2E	; 46
    4e92:	2f 93       	push	r18
    4e94:	e0 91 7c 03 	lds	r30, 0x037C	; 0x80037c <function+0x2c>
    4e98:	f0 91 7d 03 	lds	r31, 0x037D	; 0x80037d <function+0x2d>
    4e9c:	0f 2e       	mov	r0, r31
    4e9e:	f4 ef       	ldi	r31, 0xF4	; 244
    4ea0:	af 2e       	mov	r10, r31
    4ea2:	bb 24       	eor	r11, r11
    4ea4:	b3 94       	inc	r11
    4ea6:	c1 2c       	mov	r12, r1
    4ea8:	d1 2c       	mov	r13, r1
    4eaa:	f0 2d       	mov	r31, r0
    4eac:	ee 24       	eor	r14, r14
    4eae:	ea 94       	dec	r14
    4eb0:	13 e0       	ldi	r17, 0x03	; 3
    4eb2:	f1 2e       	mov	r15, r17
    4eb4:	00 e0       	ldi	r16, 0x00	; 0
    4eb6:	10 e0       	ldi	r17, 0x00	; 0
    4eb8:	21 e0       	ldi	r18, 0x01	; 1
    4eba:	3c ef       	ldi	r19, 0xFC	; 252
    4ebc:	4f ef       	ldi	r20, 0xFF	; 255
    4ebe:	5f ef       	ldi	r21, 0xFF	; 255
    4ec0:	09 95       	icall
    4ec2:	60 93 46 03 	sts	0x0346, r22	; 0x800346 <tmp>
    4ec6:	70 93 47 03 	sts	0x0347, r23	; 0x800347 <tmp+0x1>
    4eca:	80 93 48 03 	sts	0x0348, r24	; 0x800348 <tmp+0x2>
    4ece:	90 93 49 03 	sts	0x0349, r25	; 0x800349 <tmp+0x3>
    4ed2:	cb 01       	movw	r24, r22
						timer1.compareB(tmp);
    4ed4:	c0 53       	subi	r28, 0x30	; 48
    4ed6:	df 4f       	sbci	r29, 0xFF	; 255
    4ed8:	e8 81       	ld	r30, Y
    4eda:	f9 81       	ldd	r31, Y+1	; 0x01
    4edc:	c0 5d       	subi	r28, 0xD0	; 208
    4ede:	d0 40       	sbci	r29, 0x00	; 0
    4ee0:	09 95       	icall
    4ee2:	60 e0       	ldi	r22, 0x00	; 0
						lcd0.gotoxy(1,0);
    4ee4:	70 e0       	ldi	r23, 0x00	; 0
    4ee6:	81 e0       	ldi	r24, 0x01	; 1
    4ee8:	90 e0       	ldi	r25, 0x00	; 0
    4eea:	f2 01       	movw	r30, r4
    4eec:	09 95       	icall
    4eee:	e0 91 5e 03 	lds	r30, 0x035E	; 0x80035e <function+0xe>
						strcpy(str,function.i16toa(tmp));
    4ef2:	f0 91 5f 03 	lds	r31, 0x035F	; 0x80035f <function+0xf>
    4ef6:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <tmp>
    4efa:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <tmp+0x1>
    4efe:	09 95       	icall
    4f00:	bc 01       	movw	r22, r24
    4f02:	ce 01       	movw	r24, r28
    4f04:	8a 58       	subi	r24, 0x8A	; 138
    4f06:	9f 4f       	sbci	r25, 0xFF	; 255
    4f08:	9a d6       	rcall	.+3380   	; 0x5c3e <strcpy>
    4f0a:	64 e0       	ldi	r22, 0x04	; 4
						lcd0.string_size(str,4);
    4f0c:	ce 01       	movw	r24, r28
    4f0e:	8a 58       	subi	r24, 0x8A	; 138
    4f10:	9f 4f       	sbci	r25, 0xFF	; 255
    4f12:	f3 01       	movw	r30, r6
    4f14:	09 95       	icall
    4f16:	0f 90       	pop	r0
    4f18:	0f 90       	pop	r0
    4f1a:	0f 90       	pop	r0
    4f1c:	0f 90       	pop	r0
    4f1e:	e0 91 88 03 	lds	r30, 0x0388	; 0x800388 <function+0x38>
					}
					
					function.ftoa(35.00567,str,6);
    4f22:	f0 91 89 03 	lds	r31, 0x0389	; 0x800389 <function+0x39>
    4f26:	26 e0       	ldi	r18, 0x06	; 6
    4f28:	ae 01       	movw	r20, r28
    4f2a:	4a 58       	subi	r20, 0x8A	; 138
    4f2c:	5f 4f       	sbci	r21, 0xFF	; 255
    4f2e:	6e ec       	ldi	r22, 0xCE	; 206
    4f30:	75 e0       	ldi	r23, 0x05	; 5
    4f32:	8c e0       	ldi	r24, 0x0C	; 12
    4f34:	92 e4       	ldi	r25, 0x42	; 66
    4f36:	09 95       	icall
    4f38:	60 e0       	ldi	r22, 0x00	; 0
					lcd0.gotoxy(2,0);
    4f3a:	70 e0       	ldi	r23, 0x00	; 0
    4f3c:	82 e0       	ldi	r24, 0x02	; 2
    4f3e:	90 e0       	ldi	r25, 0x00	; 0
    4f40:	f2 01       	movw	r30, r4
    4f42:	09 95       	icall
    4f44:	6c e0       	ldi	r22, 0x0C	; 12
					lcd0.string_size(str,12);
    4f46:	ce 01       	movw	r24, r28
    4f48:	8a 58       	subi	r24, 0x8A	; 138
    4f4a:	9f 4f       	sbci	r25, 0xFF	; 255
    4f4c:	f3 01       	movw	r30, r6
    4f4e:	09 95       	icall
    4f50:	60 e0       	ldi	r22, 0x00	; 0
					//lcd0.gotoxy(2,0);
					//strcpy(str,function.i32toa(pid_1.PV));
					//lcd0.string_size(str,6);
					//if(pid_1.derivative>0){
						lcd0.gotoxy(3,0);
    4f52:	70 e0       	ldi	r23, 0x00	; 0
    4f54:	83 e0       	ldi	r24, 0x03	; 3
    4f56:	90 e0       	ldi	r25, 0x00	; 0
    4f58:	f2 01       	movw	r30, r4
    4f5a:	09 95       	icall
						strcpy(str,function.i32toa(pid_1.derivative));
    4f5c:	60 91 ba 03 	lds	r22, 0x03BA	; 0x8003ba <pid_1+0x1c>
    4f60:	70 91 bb 03 	lds	r23, 0x03BB	; 0x8003bb <pid_1+0x1d>
    4f64:	80 91 bc 03 	lds	r24, 0x03BC	; 0x8003bc <pid_1+0x1e>
    4f68:	90 91 bd 03 	lds	r25, 0x03BD	; 0x8003bd <pid_1+0x1f>
    4f6c:	1a d3       	rcall	.+1588   	; 0x55a2 <__fixsfsi>
    4f6e:	e0 91 62 03 	lds	r30, 0x0362	; 0x800362 <function+0x12>
    4f72:	f0 91 63 03 	lds	r31, 0x0363	; 0x800363 <function+0x13>
    4f76:	09 95       	icall
    4f78:	bc 01       	movw	r22, r24
    4f7a:	ce 01       	movw	r24, r28
    4f7c:	8a 58       	subi	r24, 0x8A	; 138
    4f7e:	9f 4f       	sbci	r25, 0xFF	; 255
    4f80:	5e d6       	rcall	.+3260   	; 0x5c3e <strcpy>
    4f82:	66 e0       	ldi	r22, 0x06	; 6
						lcd0.string_size(str,6);
    4f84:	ce 01       	movw	r24, r28
    4f86:	8a 58       	subi	r24, 0x8A	; 138
    4f88:	9f 4f       	sbci	r25, 0xFF	; 255
    4f8a:	f3 01       	movw	r30, r6
    4f8c:	09 95       	icall
    4f8e:	6d e0       	ldi	r22, 0x0D	; 13
					//}
					
					
					// PID_1 output
					lcd0.gotoxy(0,13);
    4f90:	70 e0       	ldi	r23, 0x00	; 0
    4f92:	80 e0       	ldi	r24, 0x00	; 0
    4f94:	90 e0       	ldi	r25, 0x00	; 0
    4f96:	f2 01       	movw	r30, r4
    4f98:	09 95       	icall
					strcpy(str,function.i32toa(pid_out_1));
    4f9a:	60 91 0a 04 	lds	r22, 0x040A	; 0x80040a <pid_out_1>
    4f9e:	70 91 0b 04 	lds	r23, 0x040B	; 0x80040b <pid_out_1+0x1>
    4fa2:	80 91 0c 04 	lds	r24, 0x040C	; 0x80040c <pid_out_1+0x2>
    4fa6:	90 91 0d 04 	lds	r25, 0x040D	; 0x80040d <pid_out_1+0x3>
    4faa:	fb d2       	rcall	.+1526   	; 0x55a2 <__fixsfsi>
    4fac:	e0 91 62 03 	lds	r30, 0x0362	; 0x800362 <function+0x12>
    4fb0:	f0 91 63 03 	lds	r31, 0x0363	; 0x800363 <function+0x13>
    4fb4:	09 95       	icall
    4fb6:	bc 01       	movw	r22, r24
    4fb8:	ce 01       	movw	r24, r28
    4fba:	8a 58       	subi	r24, 0x8A	; 138
    4fbc:	9f 4f       	sbci	r25, 0xFF	; 255
    4fbe:	3f d6       	rcall	.+3198   	; 0x5c3e <strcpy>
    4fc0:	66 e0       	ldi	r22, 0x06	; 6
					lcd0.string_size(str,6);
    4fc2:	ce 01       	movw	r24, r28
    4fc4:	8a 58       	subi	r24, 0x8A	; 138
    4fc6:	9f 4f       	sbci	r25, 0xFF	; 255
    4fc8:	f3 01       	movw	r30, r6
    4fca:	09 95       	icall
					
					// PID_2 output
					lcd0.gotoxy(1,13);
    4fcc:	6d e0       	ldi	r22, 0x0D	; 13
    4fce:	70 e0       	ldi	r23, 0x00	; 0
    4fd0:	81 e0       	ldi	r24, 0x01	; 1
    4fd2:	90 e0       	ldi	r25, 0x00	; 0
    4fd4:	f2 01       	movw	r30, r4
    4fd6:	09 95       	icall
					strcpy(str,function.i32toa(pid_out_2));
    4fd8:	60 91 98 03 	lds	r22, 0x0398	; 0x800398 <pid_out_2>
    4fdc:	70 91 99 03 	lds	r23, 0x0399	; 0x800399 <pid_out_2+0x1>
    4fe0:	80 91 9a 03 	lds	r24, 0x039A	; 0x80039a <pid_out_2+0x2>
    4fe4:	90 91 9b 03 	lds	r25, 0x039B	; 0x80039b <pid_out_2+0x3>
    4fe8:	dc d2       	rcall	.+1464   	; 0x55a2 <__fixsfsi>
    4fea:	e0 91 62 03 	lds	r30, 0x0362	; 0x800362 <function+0x12>
    4fee:	f0 91 63 03 	lds	r31, 0x0363	; 0x800363 <function+0x13>
    4ff2:	09 95       	icall
    4ff4:	bc 01       	movw	r22, r24
    4ff6:	ce 01       	movw	r24, r28
    4ff8:	8a 58       	subi	r24, 0x8A	; 138
    4ffa:	9f 4f       	sbci	r25, 0xFF	; 255
    4ffc:	20 d6       	rcall	.+3136   	; 0x5c3e <strcpy>
    4ffe:	66 e0       	ldi	r22, 0x06	; 6
					lcd0.string_size(str,6);
    5000:	ce 01       	movw	r24, r28
    5002:	8a 58       	subi	r24, 0x8A	; 138
    5004:	9f 4f       	sbci	r25, 0xFF	; 255
    5006:	f3 01       	movw	r30, r6
    5008:	09 95       	icall
    500a:	1a c1       	rjmp	.+564    	; 0x5240 <main+0x798>
					
					
					
				break;
    500c:	f1 01       	movw	r30, r2
			/***MENU 2***/
			case '2': // Manual position override 
				if(!strcmp(keypad.data().string,"A")){Menu='3';keypad.flush();lcd0.clear();break;}
    500e:	09 95       	icall
    5010:	c6 53       	subi	r28, 0x36	; 54
    5012:	df 4f       	sbci	r29, 0xFF	; 255
    5014:	e8 81       	ld	r30, Y
    5016:	f9 81       	ldd	r31, Y+1	; 0x01
    5018:	ca 5c       	subi	r28, 0xCA	; 202
    501a:	d0 40       	sbci	r29, 0x00	; 0
    501c:	09 95       	icall
    501e:	e6 c0       	rjmp	.+460    	; 0x51ec <main+0x744>
				if(!strcmp(keypad.data().string,"B")){Menu='1';keypad.flush();lcd0.clear();break;}
    5020:	f4 01       	movw	r30, r8
    5022:	09 95       	icall
    5024:	5a a3       	std	Y+34, r21	; 0x22
    5026:	6b a3       	std	Y+35, r22	; 0x23
    5028:	62 e1       	ldi	r22, 0x12	; 18
    502a:	71 e0       	ldi	r23, 0x01	; 1
    502c:	8a a1       	ldd	r24, Y+34	; 0x22
    502e:	9b a1       	ldd	r25, Y+35	; 0x23
    5030:	fd d5       	rcall	.+3066   	; 0x5c2c <strcmp>
    5032:	89 2b       	or	r24, r25
    5034:	51 f4       	brne	.+20     	; 0x504a <main+0x5a2>
    5036:	f1 01       	movw	r30, r2
    5038:	09 95       	icall
    503a:	c6 53       	subi	r28, 0x36	; 54
    503c:	df 4f       	sbci	r29, 0xFF	; 255
    503e:	e8 81       	ld	r30, Y
    5040:	f9 81       	ldd	r31, Y+1	; 0x01
    5042:	ca 5c       	subi	r28, 0xCA	; 202
    5044:	d0 40       	sbci	r29, 0x00	; 0
    5046:	09 95       	icall
    5048:	fb c0       	rjmp	.+502    	; 0x5240 <main+0x798>
				if(!strcmp(keypad.data().string,"C")){Menu='1';keypad.flush();lcd0.clear();break;}
    504a:	f4 01       	movw	r30, r8
    504c:	09 95       	icall
    504e:	5d 8f       	std	Y+29, r21	; 0x1d
    5050:	6e 8f       	std	Y+30, r22	; 0x1e
    5052:	6d e1       	ldi	r22, 0x1D	; 29
    5054:	71 e0       	ldi	r23, 0x01	; 1
    5056:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5058:	9e 8d       	ldd	r25, Y+30	; 0x1e
    505a:	e8 d5       	rcall	.+3024   	; 0x5c2c <strcmp>
    505c:	89 2b       	or	r24, r25
    505e:	51 f4       	brne	.+20     	; 0x5074 <main+0x5cc>
    5060:	f1 01       	movw	r30, r2
    5062:	09 95       	icall
    5064:	c6 53       	subi	r28, 0x36	; 54
    5066:	df 4f       	sbci	r29, 0xFF	; 255
    5068:	e8 81       	ld	r30, Y
    506a:	f9 81       	ldd	r31, Y+1	; 0x01
    506c:	ca 5c       	subi	r28, 0xCA	; 202
    506e:	d0 40       	sbci	r29, 0x00	; 0
    5070:	09 95       	icall
    5072:	e6 c0       	rjmp	.+460    	; 0x5240 <main+0x798>
    5074:	60 e0       	ldi	r22, 0x00	; 0
					lcd0.gotoxy(0,0);
    5076:	70 e0       	ldi	r23, 0x00	; 0
    5078:	80 e0       	ldi	r24, 0x00	; 0
    507a:	90 e0       	ldi	r25, 0x00	; 0
    507c:	f2 01       	movw	r30, r4
    507e:	09 95       	icall
    5080:	68 e0       	ldi	r22, 0x08	; 8
					lcd0.string_size("Manual: ",8);
    5082:	8f e1       	ldi	r24, 0x1F	; 31
    5084:	91 e0       	ldi	r25, 0x01	; 1
    5086:	f3 01       	movw	r30, r6
    5088:	09 95       	icall
    508a:	63 e0       	ldi	r22, 0x03	; 3
					lcd0.string_size(mstr,3);
    508c:	ce 01       	movw	r24, r28
    508e:	84 58       	subi	r24, 0x84	; 132
    5090:	9f 4f       	sbci	r25, 0xFF	; 255
    5092:	f3 01       	movw	r30, r6
    5094:	09 95       	icall
    5096:	60 e0       	ldi	r22, 0x00	; 0
					lcd0.gotoxy(1,0);
    5098:	70 e0       	ldi	r23, 0x00	; 0
    509a:	81 e0       	ldi	r24, 0x01	; 1
    509c:	90 e0       	ldi	r25, 0x00	; 0
    509e:	f2 01       	movw	r30, r4
    50a0:	09 95       	icall
    50a2:	6b e0       	ldi	r22, 0x0B	; 11
					lcd0.string_size("Enter Angle",11);
    50a4:	88 e2       	ldi	r24, 0x28	; 40
    50a6:	91 e0       	ldi	r25, 0x01	; 1
    50a8:	f3 01       	movw	r30, r6
    50aa:	09 95       	icall
					if(keypad.data().character==KEYPADENTERKEY){
    50ac:	f4 01       	movw	r30, r8
    50ae:	09 95       	icall
    50b0:	24 34       	cpi	r18, 0x44	; 68
    50b2:	09 f0       	breq	.+2      	; 0x50b6 <main+0x60e>
    50b4:	50 c0       	rjmp	.+160    	; 0x5156 <main+0x6ae>
						strncpy(mstr,keypad.data().string,6);
    50b6:	f4 01       	movw	r30, r8
    50b8:	09 95       	icall
    50ba:	5b 8b       	std	Y+19, r21	; 0x13
    50bc:	6c 8b       	std	Y+20, r22	; 0x14
    50be:	6b 89       	ldd	r22, Y+19	; 0x13
    50c0:	7c 89       	ldd	r23, Y+20	; 0x14
    50c2:	46 e0       	ldi	r20, 0x06	; 6
    50c4:	50 e0       	ldi	r21, 0x00	; 0
    50c6:	ce 01       	movw	r24, r28
    50c8:	84 58       	subi	r24, 0x84	; 132
    50ca:	9f 4f       	sbci	r25, 0xFF	; 255
    50cc:	bf d5       	rcall	.+2942   	; 0x5c4c <strncpy>
    50ce:	e0 91 6a 03 	lds	r30, 0x036A	; 0x80036a <function+0x1a>
						mvalue=function.strToInt(mstr);
    50d2:	f0 91 6b 03 	lds	r31, 0x036B	; 0x80036b <function+0x1b>
    50d6:	ce 01       	movw	r24, r28
    50d8:	84 58       	subi	r24, 0x84	; 132
    50da:	9f 4f       	sbci	r25, 0xFF	; 255
    50dc:	09 95       	icall
    50de:	85 3b       	cpi	r24, 0xB5	; 181
						if(mvalue >=0 && mvalue <181){
    50e0:	91 05       	cpc	r25, r1
    50e2:	90 f5       	brcc	.+100    	; 0x5148 <main+0x6a0>
    50e4:	bc 01       	movw	r22, r24
							m_value=mvalue;
							timer1.compareB(function.trimmer(m_value,0,180,Min,Max));
    50e6:	99 0f       	add	r25, r25
    50e8:	88 0b       	sbc	r24, r24
    50ea:	99 0b       	sbc	r25, r25
    50ec:	1f 92       	push	r1
    50ee:	1f 92       	push	r1
    50f0:	f9 e0       	ldi	r31, 0x09	; 9
    50f2:	ff 93       	push	r31
    50f4:	2e e2       	ldi	r18, 0x2E	; 46
    50f6:	2f 93       	push	r18
    50f8:	e0 91 7c 03 	lds	r30, 0x037C	; 0x80037c <function+0x2c>
    50fc:	f0 91 7d 03 	lds	r31, 0x037D	; 0x80037d <function+0x2d>
    5100:	0f 2e       	mov	r0, r31
    5102:	f4 ef       	ldi	r31, 0xF4	; 244
    5104:	af 2e       	mov	r10, r31
    5106:	bb 24       	eor	r11, r11
    5108:	b3 94       	inc	r11
    510a:	c1 2c       	mov	r12, r1
    510c:	d1 2c       	mov	r13, r1
    510e:	f0 2d       	mov	r31, r0
    5110:	14 eb       	ldi	r17, 0xB4	; 180
    5112:	e1 2e       	mov	r14, r17
    5114:	f1 2c       	mov	r15, r1
    5116:	00 e0       	ldi	r16, 0x00	; 0
    5118:	10 e0       	ldi	r17, 0x00	; 0
    511a:	20 e0       	ldi	r18, 0x00	; 0
    511c:	30 e0       	ldi	r19, 0x00	; 0
    511e:	a9 01       	movw	r20, r18
    5120:	09 95       	icall
    5122:	cb 01       	movw	r24, r22
    5124:	c0 53       	subi	r28, 0x30	; 48
    5126:	df 4f       	sbci	r29, 0xFF	; 255
    5128:	e8 81       	ld	r30, Y
    512a:	f9 81       	ldd	r31, Y+1	; 0x01
    512c:	c0 5d       	subi	r28, 0xD0	; 208
    512e:	d0 40       	sbci	r29, 0x00	; 0
    5130:	09 95       	icall
    5132:	28 96       	adiw	r28, 0x08	; 8
							lcd0.hspace(5);
    5134:	ee ad       	ldd	r30, Y+62	; 0x3e
    5136:	ff ad       	ldd	r31, Y+63	; 0x3f
    5138:	28 97       	sbiw	r28, 0x08	; 8
    513a:	85 e0       	ldi	r24, 0x05	; 5
    513c:	09 95       	icall
    513e:	0f 90       	pop	r0
    5140:	0f 90       	pop	r0
    5142:	0f 90       	pop	r0
    5144:	0f 90       	pop	r0
    5146:	05 c0       	rjmp	.+10     	; 0x5152 <main+0x6aa>
    5148:	65 e0       	ldi	r22, 0x05	; 5
						}else{
							lcd0.string_size("  err",5);
    514a:	84 e3       	ldi	r24, 0x34	; 52
    514c:	91 e0       	ldi	r25, 0x01	; 1
    514e:	f3 01       	movw	r30, r6
    5150:	09 95       	icall
    5152:	f1 01       	movw	r30, r2
						}
						keypad.flush();
    5154:	09 95       	icall
    5156:	60 e0       	ldi	r22, 0x00	; 0
					}
					//else
					//	timer1.compareB(function.trimmer(m_value,0,180,Min,Max));
					lcd0.gotoxy(3,0);
    5158:	70 e0       	ldi	r23, 0x00	; 0
    515a:	83 e0       	ldi	r24, 0x03	; 3
    515c:	90 e0       	ldi	r25, 0x00	; 0
    515e:	f2 01       	movw	r30, r4
    5160:	09 95       	icall
    5162:	68 e0       	ldi	r22, 0x08	; 8
					lcd0.string_size("C - exit",8);
    5164:	8a e3       	ldi	r24, 0x3A	; 58
    5166:	91 e0       	ldi	r25, 0x01	; 1
    5168:	f3 01       	movw	r30, r6
    516a:	09 95       	icall
				break;
    516c:	87 c0       	rjmp	.+270    	; 0x527c <main+0x7d4>
			/***MENU 3***/
			case '3': //Set Time and Date
				if(!strcmp(keypad.data().string,"A")){Menu='1';keypad.flush();lcd0.clear();break;}
    516e:	f1 01       	movw	r30, r2
    5170:	09 95       	icall
    5172:	c6 53       	subi	r28, 0x36	; 54
    5174:	df 4f       	sbci	r29, 0xFF	; 255
    5176:	e8 81       	ld	r30, Y
    5178:	f9 81       	ldd	r31, Y+1	; 0x01
    517a:	ca 5c       	subi	r28, 0xCA	; 202
    517c:	d0 40       	sbci	r29, 0x00	; 0
    517e:	09 95       	icall
    5180:	5f c0       	rjmp	.+190    	; 0x5240 <main+0x798>
				if(!strcmp(keypad.data().string,"B")){Menu='2';keypad.flush();lcd0.clear();break;}
    5182:	f4 01       	movw	r30, r8
    5184:	09 95       	icall
    5186:	59 87       	std	Y+9, r21	; 0x09
    5188:	6a 87       	std	Y+10, r22	; 0x0a
    518a:	62 e1       	ldi	r22, 0x12	; 18
    518c:	71 e0       	ldi	r23, 0x01	; 1
    518e:	89 85       	ldd	r24, Y+9	; 0x09
    5190:	9a 85       	ldd	r25, Y+10	; 0x0a
    5192:	4c d5       	rcall	.+2712   	; 0x5c2c <strcmp>
    5194:	89 2b       	or	r24, r25
    5196:	51 f4       	brne	.+20     	; 0x51ac <main+0x704>
    5198:	f1 01       	movw	r30, r2
    519a:	09 95       	icall
    519c:	c6 53       	subi	r28, 0x36	; 54
    519e:	df 4f       	sbci	r29, 0xFF	; 255
    51a0:	e8 81       	ld	r30, Y
    51a2:	f9 81       	ldd	r31, Y+1	; 0x01
    51a4:	ca 5c       	subi	r28, 0xCA	; 202
    51a6:	d0 40       	sbci	r29, 0x00	; 0
    51a8:	09 95       	icall
    51aa:	68 c0       	rjmp	.+208    	; 0x527c <main+0x7d4>
				if(!strcmp(keypad.data().string,"C")){Menu='1';keypad.flush();lcd0.clear();break;}
    51ac:	f4 01       	movw	r30, r8
    51ae:	09 95       	icall
    51b0:	5c 83       	std	Y+4, r21	; 0x04
    51b2:	6d 83       	std	Y+5, r22	; 0x05
    51b4:	6d e1       	ldi	r22, 0x1D	; 29
    51b6:	71 e0       	ldi	r23, 0x01	; 1
    51b8:	8c 81       	ldd	r24, Y+4	; 0x04
    51ba:	9d 81       	ldd	r25, Y+5	; 0x05
    51bc:	37 d5       	rcall	.+2670   	; 0x5c2c <strcmp>
    51be:	89 2b       	or	r24, r25
    51c0:	51 f4       	brne	.+20     	; 0x51d6 <main+0x72e>
    51c2:	f1 01       	movw	r30, r2
    51c4:	09 95       	icall
    51c6:	c6 53       	subi	r28, 0x36	; 54
    51c8:	df 4f       	sbci	r29, 0xFF	; 255
    51ca:	e8 81       	ld	r30, Y
    51cc:	f9 81       	ldd	r31, Y+1	; 0x01
    51ce:	ca 5c       	subi	r28, 0xCA	; 202
    51d0:	d0 40       	sbci	r29, 0x00	; 0
    51d2:	09 95       	icall
    51d4:	35 c0       	rjmp	.+106    	; 0x5240 <main+0x798>
    51d6:	60 e0       	ldi	r22, 0x00	; 0
					lcd0.gotoxy(0,0);
    51d8:	70 e0       	ldi	r23, 0x00	; 0
    51da:	80 e0       	ldi	r24, 0x00	; 0
    51dc:	90 e0       	ldi	r25, 0x00	; 0
    51de:	f2 01       	movw	r30, r4
    51e0:	09 95       	icall
    51e2:	63 e1       	ldi	r22, 0x13	; 19
					lcd0.string_size("Not being used",19);
    51e4:	83 e4       	ldi	r24, 0x43	; 67
    51e6:	91 e0       	ldi	r25, 0x01	; 1
    51e8:	f3 01       	movw	r30, r6
    51ea:	09 95       	icall
    51ec:	2e 96       	adiw	r28, 0x0e	; 14
	pid_2.set_SP(&pid_2, 125);
	/**********/
	//TODO:: Please write your application code
	while(TRUE){
		/***PREAMBLE***/
		lcd0.reboot();
    51ee:	ee ad       	ldd	r30, Y+62	; 0x3e
    51f0:	ff ad       	ldd	r31, Y+63	; 0x3f
    51f2:	2e 97       	sbiw	r28, 0x0e	; 14
    51f4:	09 95       	icall
    51f6:	62 96       	adiw	r28, 0x12	; 18
		keypad.read();
    51f8:	ee ad       	ldd	r30, Y+62	; 0x3e
    51fa:	ff ad       	ldd	r31, Y+63	; 0x3f
    51fc:	62 97       	sbiw	r28, 0x12	; 18
    51fe:	09 95       	icall
    5200:	6d e0       	ldi	r22, 0x0D	; 13
		//uartreceive=uart.read();
		/***Reading input***/
		lcd0.gotoxy(3,13);
    5202:	70 e0       	ldi	r23, 0x00	; 0
    5204:	83 e0       	ldi	r24, 0x03	; 3
    5206:	90 e0       	ldi	r25, 0x00	; 0
    5208:	f2 01       	movw	r30, r4
    520a:	09 95       	icall
		lcd0.putch(':');
    520c:	ee ad       	ldd	r30, Y+62	; 0x3e
    520e:	ff ad       	ldd	r31, Y+63	; 0x3f
    5210:	8a e3       	ldi	r24, 0x3A	; 58
    5212:	09 95       	icall
		lcd0.string_size(keypad.data().print,6);
    5214:	f4 01       	movw	r30, r8
    5216:	09 95       	icall
    5218:	3c ab       	std	Y+52, r19	; 0x34
    521a:	4d ab       	std	Y+53, r20	; 0x35
    521c:	66 e0       	ldi	r22, 0x06	; 6
    521e:	8c a9       	ldd	r24, Y+52	; 0x34
    5220:	9d a9       	ldd	r25, Y+53	; 0x35
    5222:	f3 01       	movw	r30, r6
    5224:	09 95       	icall
					lcd0.gotoxy(3,0);
					lcd0.string_size("C - exit",8);
				break;
			/***MENU 3***/
			case '3': //Set Time and Date
				if(!strcmp(keypad.data().string,"A")){Menu='1';keypad.flush();lcd0.clear();break;}
    5226:	f4 01       	movw	r30, r8
    5228:	09 95       	icall
    522a:	5e 87       	std	Y+14, r21	; 0x0e
    522c:	6f 87       	std	Y+15, r22	; 0x0f
    522e:	60 e1       	ldi	r22, 0x10	; 16
    5230:	71 e0       	ldi	r23, 0x01	; 1
    5232:	8e 85       	ldd	r24, Y+14	; 0x0e
    5234:	9f 85       	ldd	r25, Y+15	; 0x0f
    5236:	fa d4       	rcall	.+2548   	; 0x5c2c <strcmp>
    5238:	89 2b       	or	r24, r25
    523a:	09 f4       	brne	.+2      	; 0x523e <main+0x796>
    523c:	98 cf       	rjmp	.-208    	; 0x516e <main+0x6c6>
    523e:	a1 cf       	rjmp	.-190    	; 0x5182 <main+0x6da>
    5240:	2e 96       	adiw	r28, 0x0e	; 14
	pid_2.set_SP(&pid_2, 125);
	/**********/
	//TODO:: Please write your application code
	while(TRUE){
		/***PREAMBLE***/
		lcd0.reboot();
    5242:	ee ad       	ldd	r30, Y+62	; 0x3e
    5244:	ff ad       	ldd	r31, Y+63	; 0x3f
    5246:	2e 97       	sbiw	r28, 0x0e	; 14
    5248:	09 95       	icall
    524a:	62 96       	adiw	r28, 0x12	; 18
		keypad.read();
    524c:	ee ad       	ldd	r30, Y+62	; 0x3e
    524e:	ff ad       	ldd	r31, Y+63	; 0x3f
    5250:	62 97       	sbiw	r28, 0x12	; 18
    5252:	09 95       	icall
    5254:	6d e0       	ldi	r22, 0x0D	; 13
		//uartreceive=uart.read();
		/***Reading input***/
		lcd0.gotoxy(3,13);
    5256:	70 e0       	ldi	r23, 0x00	; 0
    5258:	83 e0       	ldi	r24, 0x03	; 3
    525a:	90 e0       	ldi	r25, 0x00	; 0
    525c:	f2 01       	movw	r30, r4
    525e:	09 95       	icall
    5260:	ee ad       	ldd	r30, Y+62	; 0x3e
		lcd0.putch(':');
    5262:	ff ad       	ldd	r31, Y+63	; 0x3f
    5264:	8a e3       	ldi	r24, 0x3A	; 58
    5266:	09 95       	icall
    5268:	f4 01       	movw	r30, r8
		lcd0.string_size(keypad.data().print,6);
    526a:	09 95       	icall
    526c:	3c ab       	std	Y+52, r19	; 0x34
    526e:	4d ab       	std	Y+53, r20	; 0x35
    5270:	66 e0       	ldi	r22, 0x06	; 6
    5272:	8c a9       	ldd	r24, Y+52	; 0x34
    5274:	9d a9       	ldd	r25, Y+53	; 0x35
    5276:	f3 01       	movw	r30, r6
    5278:	09 95       	icall
    527a:	91 cd       	rjmp	.-1246   	; 0x4d9e <main+0x2f6>
    527c:	2e 96       	adiw	r28, 0x0e	; 14
	pid_2.set_SP(&pid_2, 125);
	/**********/
	//TODO:: Please write your application code
	while(TRUE){
		/***PREAMBLE***/
		lcd0.reboot();
    527e:	ee ad       	ldd	r30, Y+62	; 0x3e
    5280:	ff ad       	ldd	r31, Y+63	; 0x3f
    5282:	2e 97       	sbiw	r28, 0x0e	; 14
    5284:	09 95       	icall
    5286:	62 96       	adiw	r28, 0x12	; 18
		keypad.read();
    5288:	ee ad       	ldd	r30, Y+62	; 0x3e
    528a:	ff ad       	ldd	r31, Y+63	; 0x3f
    528c:	62 97       	sbiw	r28, 0x12	; 18
    528e:	09 95       	icall
    5290:	6d e0       	ldi	r22, 0x0D	; 13
		//uartreceive=uart.read();
		/***Reading input***/
		lcd0.gotoxy(3,13);
    5292:	70 e0       	ldi	r23, 0x00	; 0
    5294:	83 e0       	ldi	r24, 0x03	; 3
    5296:	90 e0       	ldi	r25, 0x00	; 0
    5298:	f2 01       	movw	r30, r4
    529a:	09 95       	icall
		lcd0.putch(':');
    529c:	ee ad       	ldd	r30, Y+62	; 0x3e
    529e:	ff ad       	ldd	r31, Y+63	; 0x3f
    52a0:	8a e3       	ldi	r24, 0x3A	; 58
    52a2:	09 95       	icall
		lcd0.string_size(keypad.data().print,6);
    52a4:	f4 01       	movw	r30, r8
    52a6:	09 95       	icall
    52a8:	3c ab       	std	Y+52, r19	; 0x34
    52aa:	4d ab       	std	Y+53, r20	; 0x35
    52ac:	66 e0       	ldi	r22, 0x06	; 6
    52ae:	8c a9       	ldd	r24, Y+52	; 0x34
    52b0:	9d a9       	ldd	r25, Y+53	; 0x35
    52b2:	f3 01       	movw	r30, r6
    52b4:	09 95       	icall
					
					
				break;
			/***MENU 2***/
			case '2': // Manual position override 
				if(!strcmp(keypad.data().string,"A")){Menu='3';keypad.flush();lcd0.clear();break;}
    52b6:	f4 01       	movw	r30, r8
    52b8:	09 95       	icall
    52ba:	5f a3       	std	Y+39, r21	; 0x27
    52bc:	68 a7       	std	Y+40, r22	; 0x28
    52be:	60 e1       	ldi	r22, 0x10	; 16
    52c0:	71 e0       	ldi	r23, 0x01	; 1
    52c2:	8f a1       	ldd	r24, Y+39	; 0x27
    52c4:	98 a5       	ldd	r25, Y+40	; 0x28
    52c6:	b2 d4       	rcall	.+2404   	; 0x5c2c <strcmp>
    52c8:	89 2b       	or	r24, r25
    52ca:	09 f4       	brne	.+2      	; 0x52ce <main+0x826>
    52cc:	9f ce       	rjmp	.-706    	; 0x500c <main+0x564>
    52ce:	a8 ce       	rjmp	.-688    	; 0x5020 <main+0x578>

000052d0 <__vector_15>:
    52d0:	1f 92       	push	r1
}
/*
** interrupt
*/
ISR(TIMER0_COMP_vect) // 1Hz and usart Tx
{
    52d2:	0f 92       	push	r0
    52d4:	0f b6       	in	r0, 0x3f	; 63
    52d6:	0f 92       	push	r0
    52d8:	11 24       	eor	r1, r1
    52da:	0b b6       	in	r0, 0x3b	; 59
    52dc:	0f 92       	push	r0
    52de:	0f 93       	push	r16
    52e0:	1f 93       	push	r17
    52e2:	2f 93       	push	r18
    52e4:	3f 93       	push	r19
    52e6:	4f 93       	push	r20
    52e8:	5f 93       	push	r21
    52ea:	6f 93       	push	r22
    52ec:	7f 93       	push	r23
    52ee:	8f 93       	push	r24
    52f0:	9f 93       	push	r25
    52f2:	af 93       	push	r26
    52f4:	bf 93       	push	r27
    52f6:	cf 93       	push	r28
    52f8:	ef 93       	push	r30
    52fa:	ff 93       	push	r31
	uint8_t Sreg;
	Sreg=SREG;
    52fc:	cf b7       	in	r28, 0x3f	; 63
	SREG&=~(1<<7);
    52fe:	8f b7       	in	r24, 0x3f	; 63
    5300:	8f 77       	andi	r24, 0x7F	; 127
    5302:	8f bf       	out	0x3f, r24	; 63
	if(count>repeat){ //59 -> 1Hz
    5304:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <count>
    5308:	8c 33       	cpi	r24, 0x3C	; 60
    530a:	08 f4       	brcc	.+2      	; 0x530e <__vector_15+0x3e>
    530c:	5f c0       	rjmp	.+190    	; 0x53cc <__vector_15+0xfc>
		pid_out_1=pid_1.output(&pid_1,adcvalue,0.5);
    530e:	60 91 9c 03 	lds	r22, 0x039C	; 0x80039c <adcvalue>
    5312:	70 91 9d 03 	lds	r23, 0x039D	; 0x80039d <adcvalue+0x1>
    5316:	80 e0       	ldi	r24, 0x00	; 0
    5318:	90 e0       	ldi	r25, 0x00	; 0
    531a:	74 d1       	rcall	.+744    	; 0x5604 <__floatunsisf>
    531c:	ab 01       	movw	r20, r22
    531e:	bc 01       	movw	r22, r24
    5320:	e0 91 d2 03 	lds	r30, 0x03D2	; 0x8003d2 <pid_1+0x34>
    5324:	f0 91 d3 03 	lds	r31, 0x03D3	; 0x8003d3 <pid_1+0x35>
    5328:	00 e0       	ldi	r16, 0x00	; 0
    532a:	10 e0       	ldi	r17, 0x00	; 0
    532c:	20 e0       	ldi	r18, 0x00	; 0
    532e:	3f e3       	ldi	r19, 0x3F	; 63
    5330:	8e e9       	ldi	r24, 0x9E	; 158
    5332:	93 e0       	ldi	r25, 0x03	; 3
    5334:	09 95       	icall
    5336:	60 93 0a 04 	sts	0x040A, r22	; 0x80040a <pid_out_1>
    533a:	70 93 0b 04 	sts	0x040B, r23	; 0x80040b <pid_out_1+0x1>
    533e:	80 93 0c 04 	sts	0x040C, r24	; 0x80040c <pid_out_1+0x2>
    5342:	90 93 0d 04 	sts	0x040D, r25	; 0x80040d <pid_out_1+0x3>
		pid_out_2=pid_2.output(&pid_2,adcvalue,0.5);
    5346:	60 91 9c 03 	lds	r22, 0x039C	; 0x80039c <adcvalue>
    534a:	70 91 9d 03 	lds	r23, 0x039D	; 0x80039d <adcvalue+0x1>
    534e:	80 e0       	ldi	r24, 0x00	; 0
    5350:	90 e0       	ldi	r25, 0x00	; 0
    5352:	58 d1       	rcall	.+688    	; 0x5604 <__floatunsisf>
    5354:	ab 01       	movw	r20, r22
    5356:	bc 01       	movw	r22, r24
    5358:	e0 91 08 04 	lds	r30, 0x0408	; 0x800408 <pid_2+0x34>
    535c:	f0 91 09 04 	lds	r31, 0x0409	; 0x800409 <pid_2+0x35>
    5360:	00 e0       	ldi	r16, 0x00	; 0
    5362:	10 e0       	ldi	r17, 0x00	; 0
    5364:	20 e0       	ldi	r18, 0x00	; 0
    5366:	3f e3       	ldi	r19, 0x3F	; 63
    5368:	84 ed       	ldi	r24, 0xD4	; 212
    536a:	93 e0       	ldi	r25, 0x03	; 3
    536c:	09 95       	icall
    536e:	60 93 98 03 	sts	0x0398, r22	; 0x800398 <pid_out_2>
    5372:	70 93 99 03 	sts	0x0399, r23	; 0x800399 <pid_out_2+0x1>
    5376:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <pid_out_2+0x2>
    537a:	90 93 9b 03 	sts	0x039B, r25	; 0x80039b <pid_out_2+0x3>
		increment++;
    537e:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <increment>
    5382:	8f 5f       	subi	r24, 0xFF	; 255
    5384:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <increment>
		if((increment & 0x0F) < 8){
    5388:	8f 70       	andi	r24, 0x0F	; 15
    538a:	90 e0       	ldi	r25, 0x00	; 0
    538c:	08 97       	sbiw	r24, 0x08	; 8
    538e:	74 f4       	brge	.+28     	; 0x53ac <__vector_15+0xdc>
			shift.bit(0);
    5390:	0a e4       	ldi	r16, 0x4A	; 74
    5392:	13 e0       	ldi	r17, 0x03	; 3
    5394:	d8 01       	movw	r26, r16
    5396:	ed 91       	ld	r30, X+
    5398:	fc 91       	ld	r31, X
    539a:	80 e0       	ldi	r24, 0x00	; 0
    539c:	09 95       	icall
			shift.out();
    539e:	d8 01       	movw	r26, r16
    53a0:	14 96       	adiw	r26, 0x04	; 4
    53a2:	ed 91       	ld	r30, X+
    53a4:	fc 91       	ld	r31, X
    53a6:	15 97       	sbiw	r26, 0x05	; 5
    53a8:	09 95       	icall
    53aa:	0d c0       	rjmp	.+26     	; 0x53c6 <__vector_15+0xf6>
		}else{
			shift.bit(1);
    53ac:	0a e4       	ldi	r16, 0x4A	; 74
    53ae:	13 e0       	ldi	r17, 0x03	; 3
    53b0:	d8 01       	movw	r26, r16
    53b2:	ed 91       	ld	r30, X+
    53b4:	fc 91       	ld	r31, X
    53b6:	81 e0       	ldi	r24, 0x01	; 1
    53b8:	09 95       	icall
			shift.out();
    53ba:	d8 01       	movw	r26, r16
    53bc:	14 96       	adiw	r26, 0x04	; 4
    53be:	ed 91       	ld	r30, X+
    53c0:	fc 91       	ld	r31, X
    53c2:	15 97       	sbiw	r26, 0x05	; 5
    53c4:	09 95       	icall
		}
		
		count=0;
    53c6:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <count>
    53ca:	03 c0       	rjmp	.+6      	; 0x53d2 <__vector_15+0x102>
	}else
		count++;
    53cc:	8f 5f       	subi	r24, 0xFF	; 255
    53ce:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <count>
	SREG=Sreg;
    53d2:	cf bf       	out	0x3f, r28	; 63
}
    53d4:	ff 91       	pop	r31
    53d6:	ef 91       	pop	r30
    53d8:	cf 91       	pop	r28
    53da:	bf 91       	pop	r27
    53dc:	af 91       	pop	r26
    53de:	9f 91       	pop	r25
    53e0:	8f 91       	pop	r24
    53e2:	7f 91       	pop	r23
    53e4:	6f 91       	pop	r22
    53e6:	5f 91       	pop	r21
    53e8:	4f 91       	pop	r20
    53ea:	3f 91       	pop	r19
    53ec:	2f 91       	pop	r18
    53ee:	1f 91       	pop	r17
    53f0:	0f 91       	pop	r16
    53f2:	0f 90       	pop	r0
    53f4:	0b be       	out	0x3b, r0	; 59
    53f6:	0f 90       	pop	r0
    53f8:	0f be       	out	0x3f, r0	; 63
    53fa:	0f 90       	pop	r0
    53fc:	1f 90       	pop	r1
    53fe:	18 95       	reti

00005400 <__subsf3>:
    5400:	50 58       	subi	r21, 0x80	; 128

00005402 <__addsf3>:
    5402:	bb 27       	eor	r27, r27
    5404:	aa 27       	eor	r26, r26
    5406:	0e d0       	rcall	.+28     	; 0x5424 <__addsf3x>
    5408:	75 c1       	rjmp	.+746    	; 0x56f4 <__fp_round>
    540a:	66 d1       	rcall	.+716    	; 0x56d8 <__fp_pscA>
    540c:	30 f0       	brcs	.+12     	; 0x541a <__addsf3+0x18>
    540e:	6b d1       	rcall	.+726    	; 0x56e6 <__fp_pscB>
    5410:	20 f0       	brcs	.+8      	; 0x541a <__addsf3+0x18>
    5412:	31 f4       	brne	.+12     	; 0x5420 <__addsf3+0x1e>
    5414:	9f 3f       	cpi	r25, 0xFF	; 255
    5416:	11 f4       	brne	.+4      	; 0x541c <__addsf3+0x1a>
    5418:	1e f4       	brtc	.+6      	; 0x5420 <__addsf3+0x1e>
    541a:	5b c1       	rjmp	.+694    	; 0x56d2 <__fp_nan>
    541c:	0e f4       	brtc	.+2      	; 0x5420 <__addsf3+0x1e>
    541e:	e0 95       	com	r30
    5420:	e7 fb       	bst	r30, 7
    5422:	51 c1       	rjmp	.+674    	; 0x56c6 <__fp_inf>

00005424 <__addsf3x>:
    5424:	e9 2f       	mov	r30, r25
    5426:	77 d1       	rcall	.+750    	; 0x5716 <__fp_split3>
    5428:	80 f3       	brcs	.-32     	; 0x540a <__addsf3+0x8>
    542a:	ba 17       	cp	r27, r26
    542c:	62 07       	cpc	r22, r18
    542e:	73 07       	cpc	r23, r19
    5430:	84 07       	cpc	r24, r20
    5432:	95 07       	cpc	r25, r21
    5434:	18 f0       	brcs	.+6      	; 0x543c <__addsf3x+0x18>
    5436:	71 f4       	brne	.+28     	; 0x5454 <__addsf3x+0x30>
    5438:	9e f5       	brtc	.+102    	; 0x54a0 <__addsf3x+0x7c>
    543a:	8f c1       	rjmp	.+798    	; 0x575a <__fp_zero>
    543c:	0e f4       	brtc	.+2      	; 0x5440 <__addsf3x+0x1c>
    543e:	e0 95       	com	r30
    5440:	0b 2e       	mov	r0, r27
    5442:	ba 2f       	mov	r27, r26
    5444:	a0 2d       	mov	r26, r0
    5446:	0b 01       	movw	r0, r22
    5448:	b9 01       	movw	r22, r18
    544a:	90 01       	movw	r18, r0
    544c:	0c 01       	movw	r0, r24
    544e:	ca 01       	movw	r24, r20
    5450:	a0 01       	movw	r20, r0
    5452:	11 24       	eor	r1, r1
    5454:	ff 27       	eor	r31, r31
    5456:	59 1b       	sub	r21, r25
    5458:	99 f0       	breq	.+38     	; 0x5480 <__addsf3x+0x5c>
    545a:	59 3f       	cpi	r21, 0xF9	; 249
    545c:	50 f4       	brcc	.+20     	; 0x5472 <__addsf3x+0x4e>
    545e:	50 3e       	cpi	r21, 0xE0	; 224
    5460:	68 f1       	brcs	.+90     	; 0x54bc <__addsf3x+0x98>
    5462:	1a 16       	cp	r1, r26
    5464:	f0 40       	sbci	r31, 0x00	; 0
    5466:	a2 2f       	mov	r26, r18
    5468:	23 2f       	mov	r18, r19
    546a:	34 2f       	mov	r19, r20
    546c:	44 27       	eor	r20, r20
    546e:	58 5f       	subi	r21, 0xF8	; 248
    5470:	f3 cf       	rjmp	.-26     	; 0x5458 <__addsf3x+0x34>
    5472:	46 95       	lsr	r20
    5474:	37 95       	ror	r19
    5476:	27 95       	ror	r18
    5478:	a7 95       	ror	r26
    547a:	f0 40       	sbci	r31, 0x00	; 0
    547c:	53 95       	inc	r21
    547e:	c9 f7       	brne	.-14     	; 0x5472 <__addsf3x+0x4e>
    5480:	7e f4       	brtc	.+30     	; 0x54a0 <__addsf3x+0x7c>
    5482:	1f 16       	cp	r1, r31
    5484:	ba 0b       	sbc	r27, r26
    5486:	62 0b       	sbc	r22, r18
    5488:	73 0b       	sbc	r23, r19
    548a:	84 0b       	sbc	r24, r20
    548c:	ba f0       	brmi	.+46     	; 0x54bc <__addsf3x+0x98>
    548e:	91 50       	subi	r25, 0x01	; 1
    5490:	a1 f0       	breq	.+40     	; 0x54ba <__addsf3x+0x96>
    5492:	ff 0f       	add	r31, r31
    5494:	bb 1f       	adc	r27, r27
    5496:	66 1f       	adc	r22, r22
    5498:	77 1f       	adc	r23, r23
    549a:	88 1f       	adc	r24, r24
    549c:	c2 f7       	brpl	.-16     	; 0x548e <__addsf3x+0x6a>
    549e:	0e c0       	rjmp	.+28     	; 0x54bc <__addsf3x+0x98>
    54a0:	ba 0f       	add	r27, r26
    54a2:	62 1f       	adc	r22, r18
    54a4:	73 1f       	adc	r23, r19
    54a6:	84 1f       	adc	r24, r20
    54a8:	48 f4       	brcc	.+18     	; 0x54bc <__addsf3x+0x98>
    54aa:	87 95       	ror	r24
    54ac:	77 95       	ror	r23
    54ae:	67 95       	ror	r22
    54b0:	b7 95       	ror	r27
    54b2:	f7 95       	ror	r31
    54b4:	9e 3f       	cpi	r25, 0xFE	; 254
    54b6:	08 f0       	brcs	.+2      	; 0x54ba <__addsf3x+0x96>
    54b8:	b3 cf       	rjmp	.-154    	; 0x5420 <__addsf3+0x1e>
    54ba:	93 95       	inc	r25
    54bc:	88 0f       	add	r24, r24
    54be:	08 f0       	brcs	.+2      	; 0x54c2 <__addsf3x+0x9e>
    54c0:	99 27       	eor	r25, r25
    54c2:	ee 0f       	add	r30, r30
    54c4:	97 95       	ror	r25
    54c6:	87 95       	ror	r24
    54c8:	08 95       	ret

000054ca <__cmpsf2>:
    54ca:	d9 d0       	rcall	.+434    	; 0x567e <__fp_cmp>
    54cc:	08 f4       	brcc	.+2      	; 0x54d0 <__cmpsf2+0x6>
    54ce:	81 e0       	ldi	r24, 0x01	; 1
    54d0:	08 95       	ret

000054d2 <__divsf3>:
    54d2:	0c d0       	rcall	.+24     	; 0x54ec <__divsf3x>
    54d4:	0f c1       	rjmp	.+542    	; 0x56f4 <__fp_round>
    54d6:	07 d1       	rcall	.+526    	; 0x56e6 <__fp_pscB>
    54d8:	40 f0       	brcs	.+16     	; 0x54ea <__divsf3+0x18>
    54da:	fe d0       	rcall	.+508    	; 0x56d8 <__fp_pscA>
    54dc:	30 f0       	brcs	.+12     	; 0x54ea <__divsf3+0x18>
    54de:	21 f4       	brne	.+8      	; 0x54e8 <__divsf3+0x16>
    54e0:	5f 3f       	cpi	r21, 0xFF	; 255
    54e2:	19 f0       	breq	.+6      	; 0x54ea <__divsf3+0x18>
    54e4:	f0 c0       	rjmp	.+480    	; 0x56c6 <__fp_inf>
    54e6:	51 11       	cpse	r21, r1
    54e8:	39 c1       	rjmp	.+626    	; 0x575c <__fp_szero>
    54ea:	f3 c0       	rjmp	.+486    	; 0x56d2 <__fp_nan>

000054ec <__divsf3x>:
    54ec:	14 d1       	rcall	.+552    	; 0x5716 <__fp_split3>
    54ee:	98 f3       	brcs	.-26     	; 0x54d6 <__divsf3+0x4>

000054f0 <__divsf3_pse>:
    54f0:	99 23       	and	r25, r25
    54f2:	c9 f3       	breq	.-14     	; 0x54e6 <__divsf3+0x14>
    54f4:	55 23       	and	r21, r21
    54f6:	b1 f3       	breq	.-20     	; 0x54e4 <__divsf3+0x12>
    54f8:	95 1b       	sub	r25, r21
    54fa:	55 0b       	sbc	r21, r21
    54fc:	bb 27       	eor	r27, r27
    54fe:	aa 27       	eor	r26, r26
    5500:	62 17       	cp	r22, r18
    5502:	73 07       	cpc	r23, r19
    5504:	84 07       	cpc	r24, r20
    5506:	38 f0       	brcs	.+14     	; 0x5516 <__divsf3_pse+0x26>
    5508:	9f 5f       	subi	r25, 0xFF	; 255
    550a:	5f 4f       	sbci	r21, 0xFF	; 255
    550c:	22 0f       	add	r18, r18
    550e:	33 1f       	adc	r19, r19
    5510:	44 1f       	adc	r20, r20
    5512:	aa 1f       	adc	r26, r26
    5514:	a9 f3       	breq	.-22     	; 0x5500 <__divsf3_pse+0x10>
    5516:	33 d0       	rcall	.+102    	; 0x557e <__divsf3_pse+0x8e>
    5518:	0e 2e       	mov	r0, r30
    551a:	3a f0       	brmi	.+14     	; 0x552a <__divsf3_pse+0x3a>
    551c:	e0 e8       	ldi	r30, 0x80	; 128
    551e:	30 d0       	rcall	.+96     	; 0x5580 <__divsf3_pse+0x90>
    5520:	91 50       	subi	r25, 0x01	; 1
    5522:	50 40       	sbci	r21, 0x00	; 0
    5524:	e6 95       	lsr	r30
    5526:	00 1c       	adc	r0, r0
    5528:	ca f7       	brpl	.-14     	; 0x551c <__divsf3_pse+0x2c>
    552a:	29 d0       	rcall	.+82     	; 0x557e <__divsf3_pse+0x8e>
    552c:	fe 2f       	mov	r31, r30
    552e:	27 d0       	rcall	.+78     	; 0x557e <__divsf3_pse+0x8e>
    5530:	66 0f       	add	r22, r22
    5532:	77 1f       	adc	r23, r23
    5534:	88 1f       	adc	r24, r24
    5536:	bb 1f       	adc	r27, r27
    5538:	26 17       	cp	r18, r22
    553a:	37 07       	cpc	r19, r23
    553c:	48 07       	cpc	r20, r24
    553e:	ab 07       	cpc	r26, r27
    5540:	b0 e8       	ldi	r27, 0x80	; 128
    5542:	09 f0       	breq	.+2      	; 0x5546 <__divsf3_pse+0x56>
    5544:	bb 0b       	sbc	r27, r27
    5546:	80 2d       	mov	r24, r0
    5548:	bf 01       	movw	r22, r30
    554a:	ff 27       	eor	r31, r31
    554c:	93 58       	subi	r25, 0x83	; 131
    554e:	5f 4f       	sbci	r21, 0xFF	; 255
    5550:	2a f0       	brmi	.+10     	; 0x555c <__divsf3_pse+0x6c>
    5552:	9e 3f       	cpi	r25, 0xFE	; 254
    5554:	51 05       	cpc	r21, r1
    5556:	68 f0       	brcs	.+26     	; 0x5572 <__divsf3_pse+0x82>
    5558:	b6 c0       	rjmp	.+364    	; 0x56c6 <__fp_inf>
    555a:	00 c1       	rjmp	.+512    	; 0x575c <__fp_szero>
    555c:	5f 3f       	cpi	r21, 0xFF	; 255
    555e:	ec f3       	brlt	.-6      	; 0x555a <__divsf3_pse+0x6a>
    5560:	98 3e       	cpi	r25, 0xE8	; 232
    5562:	dc f3       	brlt	.-10     	; 0x555a <__divsf3_pse+0x6a>
    5564:	86 95       	lsr	r24
    5566:	77 95       	ror	r23
    5568:	67 95       	ror	r22
    556a:	b7 95       	ror	r27
    556c:	f7 95       	ror	r31
    556e:	9f 5f       	subi	r25, 0xFF	; 255
    5570:	c9 f7       	brne	.-14     	; 0x5564 <__divsf3_pse+0x74>
    5572:	88 0f       	add	r24, r24
    5574:	91 1d       	adc	r25, r1
    5576:	96 95       	lsr	r25
    5578:	87 95       	ror	r24
    557a:	97 f9       	bld	r25, 7
    557c:	08 95       	ret
    557e:	e1 e0       	ldi	r30, 0x01	; 1
    5580:	66 0f       	add	r22, r22
    5582:	77 1f       	adc	r23, r23
    5584:	88 1f       	adc	r24, r24
    5586:	bb 1f       	adc	r27, r27
    5588:	62 17       	cp	r22, r18
    558a:	73 07       	cpc	r23, r19
    558c:	84 07       	cpc	r24, r20
    558e:	ba 07       	cpc	r27, r26
    5590:	20 f0       	brcs	.+8      	; 0x559a <__divsf3_pse+0xaa>
    5592:	62 1b       	sub	r22, r18
    5594:	73 0b       	sbc	r23, r19
    5596:	84 0b       	sbc	r24, r20
    5598:	ba 0b       	sbc	r27, r26
    559a:	ee 1f       	adc	r30, r30
    559c:	88 f7       	brcc	.-30     	; 0x5580 <__divsf3_pse+0x90>
    559e:	e0 95       	com	r30
    55a0:	08 95       	ret

000055a2 <__fixsfsi>:
    55a2:	04 d0       	rcall	.+8      	; 0x55ac <__fixunssfsi>
    55a4:	68 94       	set
    55a6:	b1 11       	cpse	r27, r1
    55a8:	d9 c0       	rjmp	.+434    	; 0x575c <__fp_szero>
    55aa:	08 95       	ret

000055ac <__fixunssfsi>:
    55ac:	bc d0       	rcall	.+376    	; 0x5726 <__fp_splitA>
    55ae:	88 f0       	brcs	.+34     	; 0x55d2 <__fixunssfsi+0x26>
    55b0:	9f 57       	subi	r25, 0x7F	; 127
    55b2:	90 f0       	brcs	.+36     	; 0x55d8 <__fixunssfsi+0x2c>
    55b4:	b9 2f       	mov	r27, r25
    55b6:	99 27       	eor	r25, r25
    55b8:	b7 51       	subi	r27, 0x17	; 23
    55ba:	a0 f0       	brcs	.+40     	; 0x55e4 <__fixunssfsi+0x38>
    55bc:	d1 f0       	breq	.+52     	; 0x55f2 <__fixunssfsi+0x46>
    55be:	66 0f       	add	r22, r22
    55c0:	77 1f       	adc	r23, r23
    55c2:	88 1f       	adc	r24, r24
    55c4:	99 1f       	adc	r25, r25
    55c6:	1a f0       	brmi	.+6      	; 0x55ce <__fixunssfsi+0x22>
    55c8:	ba 95       	dec	r27
    55ca:	c9 f7       	brne	.-14     	; 0x55be <__fixunssfsi+0x12>
    55cc:	12 c0       	rjmp	.+36     	; 0x55f2 <__fixunssfsi+0x46>
    55ce:	b1 30       	cpi	r27, 0x01	; 1
    55d0:	81 f0       	breq	.+32     	; 0x55f2 <__fixunssfsi+0x46>
    55d2:	c3 d0       	rcall	.+390    	; 0x575a <__fp_zero>
    55d4:	b1 e0       	ldi	r27, 0x01	; 1
    55d6:	08 95       	ret
    55d8:	c0 c0       	rjmp	.+384    	; 0x575a <__fp_zero>
    55da:	67 2f       	mov	r22, r23
    55dc:	78 2f       	mov	r23, r24
    55de:	88 27       	eor	r24, r24
    55e0:	b8 5f       	subi	r27, 0xF8	; 248
    55e2:	39 f0       	breq	.+14     	; 0x55f2 <__fixunssfsi+0x46>
    55e4:	b9 3f       	cpi	r27, 0xF9	; 249
    55e6:	cc f3       	brlt	.-14     	; 0x55da <__fixunssfsi+0x2e>
    55e8:	86 95       	lsr	r24
    55ea:	77 95       	ror	r23
    55ec:	67 95       	ror	r22
    55ee:	b3 95       	inc	r27
    55f0:	d9 f7       	brne	.-10     	; 0x55e8 <__fixunssfsi+0x3c>
    55f2:	3e f4       	brtc	.+14     	; 0x5602 <__fixunssfsi+0x56>
    55f4:	90 95       	com	r25
    55f6:	80 95       	com	r24
    55f8:	70 95       	com	r23
    55fa:	61 95       	neg	r22
    55fc:	7f 4f       	sbci	r23, 0xFF	; 255
    55fe:	8f 4f       	sbci	r24, 0xFF	; 255
    5600:	9f 4f       	sbci	r25, 0xFF	; 255
    5602:	08 95       	ret

00005604 <__floatunsisf>:
    5604:	e8 94       	clt
    5606:	09 c0       	rjmp	.+18     	; 0x561a <__floatsisf+0x12>

00005608 <__floatsisf>:
    5608:	97 fb       	bst	r25, 7
    560a:	3e f4       	brtc	.+14     	; 0x561a <__floatsisf+0x12>
    560c:	90 95       	com	r25
    560e:	80 95       	com	r24
    5610:	70 95       	com	r23
    5612:	61 95       	neg	r22
    5614:	7f 4f       	sbci	r23, 0xFF	; 255
    5616:	8f 4f       	sbci	r24, 0xFF	; 255
    5618:	9f 4f       	sbci	r25, 0xFF	; 255
    561a:	99 23       	and	r25, r25
    561c:	a9 f0       	breq	.+42     	; 0x5648 <__floatsisf+0x40>
    561e:	f9 2f       	mov	r31, r25
    5620:	96 e9       	ldi	r25, 0x96	; 150
    5622:	bb 27       	eor	r27, r27
    5624:	93 95       	inc	r25
    5626:	f6 95       	lsr	r31
    5628:	87 95       	ror	r24
    562a:	77 95       	ror	r23
    562c:	67 95       	ror	r22
    562e:	b7 95       	ror	r27
    5630:	f1 11       	cpse	r31, r1
    5632:	f8 cf       	rjmp	.-16     	; 0x5624 <__floatsisf+0x1c>
    5634:	fa f4       	brpl	.+62     	; 0x5674 <__floatsisf+0x6c>
    5636:	bb 0f       	add	r27, r27
    5638:	11 f4       	brne	.+4      	; 0x563e <__floatsisf+0x36>
    563a:	60 ff       	sbrs	r22, 0
    563c:	1b c0       	rjmp	.+54     	; 0x5674 <__floatsisf+0x6c>
    563e:	6f 5f       	subi	r22, 0xFF	; 255
    5640:	7f 4f       	sbci	r23, 0xFF	; 255
    5642:	8f 4f       	sbci	r24, 0xFF	; 255
    5644:	9f 4f       	sbci	r25, 0xFF	; 255
    5646:	16 c0       	rjmp	.+44     	; 0x5674 <__floatsisf+0x6c>
    5648:	88 23       	and	r24, r24
    564a:	11 f0       	breq	.+4      	; 0x5650 <__floatsisf+0x48>
    564c:	96 e9       	ldi	r25, 0x96	; 150
    564e:	11 c0       	rjmp	.+34     	; 0x5672 <__floatsisf+0x6a>
    5650:	77 23       	and	r23, r23
    5652:	21 f0       	breq	.+8      	; 0x565c <__floatsisf+0x54>
    5654:	9e e8       	ldi	r25, 0x8E	; 142
    5656:	87 2f       	mov	r24, r23
    5658:	76 2f       	mov	r23, r22
    565a:	05 c0       	rjmp	.+10     	; 0x5666 <__floatsisf+0x5e>
    565c:	66 23       	and	r22, r22
    565e:	71 f0       	breq	.+28     	; 0x567c <__floatsisf+0x74>
    5660:	96 e8       	ldi	r25, 0x86	; 134
    5662:	86 2f       	mov	r24, r22
    5664:	70 e0       	ldi	r23, 0x00	; 0
    5666:	60 e0       	ldi	r22, 0x00	; 0
    5668:	2a f0       	brmi	.+10     	; 0x5674 <__floatsisf+0x6c>
    566a:	9a 95       	dec	r25
    566c:	66 0f       	add	r22, r22
    566e:	77 1f       	adc	r23, r23
    5670:	88 1f       	adc	r24, r24
    5672:	da f7       	brpl	.-10     	; 0x566a <__floatsisf+0x62>
    5674:	88 0f       	add	r24, r24
    5676:	96 95       	lsr	r25
    5678:	87 95       	ror	r24
    567a:	97 f9       	bld	r25, 7
    567c:	08 95       	ret

0000567e <__fp_cmp>:
    567e:	99 0f       	add	r25, r25
    5680:	00 08       	sbc	r0, r0
    5682:	55 0f       	add	r21, r21
    5684:	aa 0b       	sbc	r26, r26
    5686:	e0 e8       	ldi	r30, 0x80	; 128
    5688:	fe ef       	ldi	r31, 0xFE	; 254
    568a:	16 16       	cp	r1, r22
    568c:	17 06       	cpc	r1, r23
    568e:	e8 07       	cpc	r30, r24
    5690:	f9 07       	cpc	r31, r25
    5692:	c0 f0       	brcs	.+48     	; 0x56c4 <__fp_cmp+0x46>
    5694:	12 16       	cp	r1, r18
    5696:	13 06       	cpc	r1, r19
    5698:	e4 07       	cpc	r30, r20
    569a:	f5 07       	cpc	r31, r21
    569c:	98 f0       	brcs	.+38     	; 0x56c4 <__fp_cmp+0x46>
    569e:	62 1b       	sub	r22, r18
    56a0:	73 0b       	sbc	r23, r19
    56a2:	84 0b       	sbc	r24, r20
    56a4:	95 0b       	sbc	r25, r21
    56a6:	39 f4       	brne	.+14     	; 0x56b6 <__fp_cmp+0x38>
    56a8:	0a 26       	eor	r0, r26
    56aa:	61 f0       	breq	.+24     	; 0x56c4 <__fp_cmp+0x46>
    56ac:	23 2b       	or	r18, r19
    56ae:	24 2b       	or	r18, r20
    56b0:	25 2b       	or	r18, r21
    56b2:	21 f4       	brne	.+8      	; 0x56bc <__fp_cmp+0x3e>
    56b4:	08 95       	ret
    56b6:	0a 26       	eor	r0, r26
    56b8:	09 f4       	brne	.+2      	; 0x56bc <__fp_cmp+0x3e>
    56ba:	a1 40       	sbci	r26, 0x01	; 1
    56bc:	a6 95       	lsr	r26
    56be:	8f ef       	ldi	r24, 0xFF	; 255
    56c0:	81 1d       	adc	r24, r1
    56c2:	81 1d       	adc	r24, r1
    56c4:	08 95       	ret

000056c6 <__fp_inf>:
    56c6:	97 f9       	bld	r25, 7
    56c8:	9f 67       	ori	r25, 0x7F	; 127
    56ca:	80 e8       	ldi	r24, 0x80	; 128
    56cc:	70 e0       	ldi	r23, 0x00	; 0
    56ce:	60 e0       	ldi	r22, 0x00	; 0
    56d0:	08 95       	ret

000056d2 <__fp_nan>:
    56d2:	9f ef       	ldi	r25, 0xFF	; 255
    56d4:	80 ec       	ldi	r24, 0xC0	; 192
    56d6:	08 95       	ret

000056d8 <__fp_pscA>:
    56d8:	00 24       	eor	r0, r0
    56da:	0a 94       	dec	r0
    56dc:	16 16       	cp	r1, r22
    56de:	17 06       	cpc	r1, r23
    56e0:	18 06       	cpc	r1, r24
    56e2:	09 06       	cpc	r0, r25
    56e4:	08 95       	ret

000056e6 <__fp_pscB>:
    56e6:	00 24       	eor	r0, r0
    56e8:	0a 94       	dec	r0
    56ea:	12 16       	cp	r1, r18
    56ec:	13 06       	cpc	r1, r19
    56ee:	14 06       	cpc	r1, r20
    56f0:	05 06       	cpc	r0, r21
    56f2:	08 95       	ret

000056f4 <__fp_round>:
    56f4:	09 2e       	mov	r0, r25
    56f6:	03 94       	inc	r0
    56f8:	00 0c       	add	r0, r0
    56fa:	11 f4       	brne	.+4      	; 0x5700 <__fp_round+0xc>
    56fc:	88 23       	and	r24, r24
    56fe:	52 f0       	brmi	.+20     	; 0x5714 <__fp_round+0x20>
    5700:	bb 0f       	add	r27, r27
    5702:	40 f4       	brcc	.+16     	; 0x5714 <__fp_round+0x20>
    5704:	bf 2b       	or	r27, r31
    5706:	11 f4       	brne	.+4      	; 0x570c <__fp_round+0x18>
    5708:	60 ff       	sbrs	r22, 0
    570a:	04 c0       	rjmp	.+8      	; 0x5714 <__fp_round+0x20>
    570c:	6f 5f       	subi	r22, 0xFF	; 255
    570e:	7f 4f       	sbci	r23, 0xFF	; 255
    5710:	8f 4f       	sbci	r24, 0xFF	; 255
    5712:	9f 4f       	sbci	r25, 0xFF	; 255
    5714:	08 95       	ret

00005716 <__fp_split3>:
    5716:	57 fd       	sbrc	r21, 7
    5718:	90 58       	subi	r25, 0x80	; 128
    571a:	44 0f       	add	r20, r20
    571c:	55 1f       	adc	r21, r21
    571e:	59 f0       	breq	.+22     	; 0x5736 <__fp_splitA+0x10>
    5720:	5f 3f       	cpi	r21, 0xFF	; 255
    5722:	71 f0       	breq	.+28     	; 0x5740 <__fp_splitA+0x1a>
    5724:	47 95       	ror	r20

00005726 <__fp_splitA>:
    5726:	88 0f       	add	r24, r24
    5728:	97 fb       	bst	r25, 7
    572a:	99 1f       	adc	r25, r25
    572c:	61 f0       	breq	.+24     	; 0x5746 <__fp_splitA+0x20>
    572e:	9f 3f       	cpi	r25, 0xFF	; 255
    5730:	79 f0       	breq	.+30     	; 0x5750 <__fp_splitA+0x2a>
    5732:	87 95       	ror	r24
    5734:	08 95       	ret
    5736:	12 16       	cp	r1, r18
    5738:	13 06       	cpc	r1, r19
    573a:	14 06       	cpc	r1, r20
    573c:	55 1f       	adc	r21, r21
    573e:	f2 cf       	rjmp	.-28     	; 0x5724 <__fp_split3+0xe>
    5740:	46 95       	lsr	r20
    5742:	f1 df       	rcall	.-30     	; 0x5726 <__fp_splitA>
    5744:	08 c0       	rjmp	.+16     	; 0x5756 <__fp_splitA+0x30>
    5746:	16 16       	cp	r1, r22
    5748:	17 06       	cpc	r1, r23
    574a:	18 06       	cpc	r1, r24
    574c:	99 1f       	adc	r25, r25
    574e:	f1 cf       	rjmp	.-30     	; 0x5732 <__fp_splitA+0xc>
    5750:	86 95       	lsr	r24
    5752:	71 05       	cpc	r23, r1
    5754:	61 05       	cpc	r22, r1
    5756:	08 94       	sec
    5758:	08 95       	ret

0000575a <__fp_zero>:
    575a:	e8 94       	clt

0000575c <__fp_szero>:
    575c:	bb 27       	eor	r27, r27
    575e:	66 27       	eor	r22, r22
    5760:	77 27       	eor	r23, r23
    5762:	cb 01       	movw	r24, r22
    5764:	97 f9       	bld	r25, 7
    5766:	08 95       	ret

00005768 <__gesf2>:
    5768:	8a df       	rcall	.-236    	; 0x567e <__fp_cmp>
    576a:	08 f4       	brcc	.+2      	; 0x576e <__gesf2+0x6>
    576c:	8f ef       	ldi	r24, 0xFF	; 255
    576e:	08 95       	ret

00005770 <__mulsf3>:
    5770:	0b d0       	rcall	.+22     	; 0x5788 <__mulsf3x>
    5772:	c0 cf       	rjmp	.-128    	; 0x56f4 <__fp_round>
    5774:	b1 df       	rcall	.-158    	; 0x56d8 <__fp_pscA>
    5776:	28 f0       	brcs	.+10     	; 0x5782 <__mulsf3+0x12>
    5778:	b6 df       	rcall	.-148    	; 0x56e6 <__fp_pscB>
    577a:	18 f0       	brcs	.+6      	; 0x5782 <__mulsf3+0x12>
    577c:	95 23       	and	r25, r21
    577e:	09 f0       	breq	.+2      	; 0x5782 <__mulsf3+0x12>
    5780:	a2 cf       	rjmp	.-188    	; 0x56c6 <__fp_inf>
    5782:	a7 cf       	rjmp	.-178    	; 0x56d2 <__fp_nan>
    5784:	11 24       	eor	r1, r1
    5786:	ea cf       	rjmp	.-44     	; 0x575c <__fp_szero>

00005788 <__mulsf3x>:
    5788:	c6 df       	rcall	.-116    	; 0x5716 <__fp_split3>
    578a:	a0 f3       	brcs	.-24     	; 0x5774 <__mulsf3+0x4>

0000578c <__mulsf3_pse>:
    578c:	95 9f       	mul	r25, r21
    578e:	d1 f3       	breq	.-12     	; 0x5784 <__mulsf3+0x14>
    5790:	95 0f       	add	r25, r21
    5792:	50 e0       	ldi	r21, 0x00	; 0
    5794:	55 1f       	adc	r21, r21
    5796:	62 9f       	mul	r22, r18
    5798:	f0 01       	movw	r30, r0
    579a:	72 9f       	mul	r23, r18
    579c:	bb 27       	eor	r27, r27
    579e:	f0 0d       	add	r31, r0
    57a0:	b1 1d       	adc	r27, r1
    57a2:	63 9f       	mul	r22, r19
    57a4:	aa 27       	eor	r26, r26
    57a6:	f0 0d       	add	r31, r0
    57a8:	b1 1d       	adc	r27, r1
    57aa:	aa 1f       	adc	r26, r26
    57ac:	64 9f       	mul	r22, r20
    57ae:	66 27       	eor	r22, r22
    57b0:	b0 0d       	add	r27, r0
    57b2:	a1 1d       	adc	r26, r1
    57b4:	66 1f       	adc	r22, r22
    57b6:	82 9f       	mul	r24, r18
    57b8:	22 27       	eor	r18, r18
    57ba:	b0 0d       	add	r27, r0
    57bc:	a1 1d       	adc	r26, r1
    57be:	62 1f       	adc	r22, r18
    57c0:	73 9f       	mul	r23, r19
    57c2:	b0 0d       	add	r27, r0
    57c4:	a1 1d       	adc	r26, r1
    57c6:	62 1f       	adc	r22, r18
    57c8:	83 9f       	mul	r24, r19
    57ca:	a0 0d       	add	r26, r0
    57cc:	61 1d       	adc	r22, r1
    57ce:	22 1f       	adc	r18, r18
    57d0:	74 9f       	mul	r23, r20
    57d2:	33 27       	eor	r19, r19
    57d4:	a0 0d       	add	r26, r0
    57d6:	61 1d       	adc	r22, r1
    57d8:	23 1f       	adc	r18, r19
    57da:	84 9f       	mul	r24, r20
    57dc:	60 0d       	add	r22, r0
    57de:	21 1d       	adc	r18, r1
    57e0:	82 2f       	mov	r24, r18
    57e2:	76 2f       	mov	r23, r22
    57e4:	6a 2f       	mov	r22, r26
    57e6:	11 24       	eor	r1, r1
    57e8:	9f 57       	subi	r25, 0x7F	; 127
    57ea:	50 40       	sbci	r21, 0x00	; 0
    57ec:	8a f0       	brmi	.+34     	; 0x5810 <__mulsf3_pse+0x84>
    57ee:	e1 f0       	breq	.+56     	; 0x5828 <__mulsf3_pse+0x9c>
    57f0:	88 23       	and	r24, r24
    57f2:	4a f0       	brmi	.+18     	; 0x5806 <__mulsf3_pse+0x7a>
    57f4:	ee 0f       	add	r30, r30
    57f6:	ff 1f       	adc	r31, r31
    57f8:	bb 1f       	adc	r27, r27
    57fa:	66 1f       	adc	r22, r22
    57fc:	77 1f       	adc	r23, r23
    57fe:	88 1f       	adc	r24, r24
    5800:	91 50       	subi	r25, 0x01	; 1
    5802:	50 40       	sbci	r21, 0x00	; 0
    5804:	a9 f7       	brne	.-22     	; 0x57f0 <__mulsf3_pse+0x64>
    5806:	9e 3f       	cpi	r25, 0xFE	; 254
    5808:	51 05       	cpc	r21, r1
    580a:	70 f0       	brcs	.+28     	; 0x5828 <__mulsf3_pse+0x9c>
    580c:	5c cf       	rjmp	.-328    	; 0x56c6 <__fp_inf>
    580e:	a6 cf       	rjmp	.-180    	; 0x575c <__fp_szero>
    5810:	5f 3f       	cpi	r21, 0xFF	; 255
    5812:	ec f3       	brlt	.-6      	; 0x580e <__mulsf3_pse+0x82>
    5814:	98 3e       	cpi	r25, 0xE8	; 232
    5816:	dc f3       	brlt	.-10     	; 0x580e <__mulsf3_pse+0x82>
    5818:	86 95       	lsr	r24
    581a:	77 95       	ror	r23
    581c:	67 95       	ror	r22
    581e:	b7 95       	ror	r27
    5820:	f7 95       	ror	r31
    5822:	e7 95       	ror	r30
    5824:	9f 5f       	subi	r25, 0xFF	; 255
    5826:	c1 f7       	brne	.-16     	; 0x5818 <__mulsf3_pse+0x8c>
    5828:	fe 2b       	or	r31, r30
    582a:	88 0f       	add	r24, r24
    582c:	91 1d       	adc	r25, r1
    582e:	96 95       	lsr	r25
    5830:	87 95       	ror	r24
    5832:	97 f9       	bld	r25, 7
    5834:	08 95       	ret

00005836 <pow>:
    5836:	fa 01       	movw	r30, r20
    5838:	ee 0f       	add	r30, r30
    583a:	ff 1f       	adc	r31, r31
    583c:	30 96       	adiw	r30, 0x00	; 0
    583e:	21 05       	cpc	r18, r1
    5840:	31 05       	cpc	r19, r1
    5842:	99 f1       	breq	.+102    	; 0x58aa <pow+0x74>
    5844:	61 15       	cp	r22, r1
    5846:	71 05       	cpc	r23, r1
    5848:	61 f4       	brne	.+24     	; 0x5862 <pow+0x2c>
    584a:	80 38       	cpi	r24, 0x80	; 128
    584c:	bf e3       	ldi	r27, 0x3F	; 63
    584e:	9b 07       	cpc	r25, r27
    5850:	49 f1       	breq	.+82     	; 0x58a4 <pow+0x6e>
    5852:	68 94       	set
    5854:	90 38       	cpi	r25, 0x80	; 128
    5856:	81 05       	cpc	r24, r1
    5858:	61 f0       	breq	.+24     	; 0x5872 <pow+0x3c>
    585a:	80 38       	cpi	r24, 0x80	; 128
    585c:	bf ef       	ldi	r27, 0xFF	; 255
    585e:	9b 07       	cpc	r25, r27
    5860:	41 f0       	breq	.+16     	; 0x5872 <pow+0x3c>
    5862:	99 23       	and	r25, r25
    5864:	42 f5       	brpl	.+80     	; 0x58b6 <pow+0x80>
    5866:	ff 3f       	cpi	r31, 0xFF	; 255
    5868:	e1 05       	cpc	r30, r1
    586a:	31 05       	cpc	r19, r1
    586c:	21 05       	cpc	r18, r1
    586e:	11 f1       	breq	.+68     	; 0x58b4 <pow+0x7e>
    5870:	e8 94       	clt
    5872:	08 94       	sec
    5874:	e7 95       	ror	r30
    5876:	d9 01       	movw	r26, r18
    5878:	aa 23       	and	r26, r26
    587a:	29 f4       	brne	.+10     	; 0x5886 <pow+0x50>
    587c:	ab 2f       	mov	r26, r27
    587e:	be 2f       	mov	r27, r30
    5880:	f8 5f       	subi	r31, 0xF8	; 248
    5882:	d0 f3       	brcs	.-12     	; 0x5878 <pow+0x42>
    5884:	10 c0       	rjmp	.+32     	; 0x58a6 <pow+0x70>
    5886:	ff 5f       	subi	r31, 0xFF	; 255
    5888:	70 f4       	brcc	.+28     	; 0x58a6 <pow+0x70>
    588a:	a6 95       	lsr	r26
    588c:	e0 f7       	brcc	.-8      	; 0x5886 <pow+0x50>
    588e:	f7 39       	cpi	r31, 0x97	; 151
    5890:	50 f0       	brcs	.+20     	; 0x58a6 <pow+0x70>
    5892:	19 f0       	breq	.+6      	; 0x589a <pow+0x64>
    5894:	ff 3a       	cpi	r31, 0xAF	; 175
    5896:	38 f4       	brcc	.+14     	; 0x58a6 <pow+0x70>
    5898:	9f 77       	andi	r25, 0x7F	; 127
    589a:	9f 93       	push	r25
    589c:	0c d0       	rcall	.+24     	; 0x58b6 <pow+0x80>
    589e:	0f 90       	pop	r0
    58a0:	07 fc       	sbrc	r0, 7
    58a2:	90 58       	subi	r25, 0x80	; 128
    58a4:	08 95       	ret
    58a6:	3e f0       	brts	.+14     	; 0x58b6 <pow+0x80>
    58a8:	14 cf       	rjmp	.-472    	; 0x56d2 <__fp_nan>
    58aa:	60 e0       	ldi	r22, 0x00	; 0
    58ac:	70 e0       	ldi	r23, 0x00	; 0
    58ae:	80 e8       	ldi	r24, 0x80	; 128
    58b0:	9f e3       	ldi	r25, 0x3F	; 63
    58b2:	08 95       	ret
    58b4:	4f e7       	ldi	r20, 0x7F	; 127
    58b6:	9f 77       	andi	r25, 0x7F	; 127
    58b8:	5f 93       	push	r21
    58ba:	4f 93       	push	r20
    58bc:	3f 93       	push	r19
    58be:	2f 93       	push	r18
    58c0:	9e d0       	rcall	.+316    	; 0x59fe <log>
    58c2:	2f 91       	pop	r18
    58c4:	3f 91       	pop	r19
    58c6:	4f 91       	pop	r20
    58c8:	5f 91       	pop	r21
    58ca:	52 df       	rcall	.-348    	; 0x5770 <__mulsf3>
    58cc:	05 c0       	rjmp	.+10     	; 0x58d8 <exp>
    58ce:	19 f4       	brne	.+6      	; 0x58d6 <pow+0xa0>
    58d0:	0e f0       	brts	.+2      	; 0x58d4 <pow+0x9e>
    58d2:	f9 ce       	rjmp	.-526    	; 0x56c6 <__fp_inf>
    58d4:	42 cf       	rjmp	.-380    	; 0x575a <__fp_zero>
    58d6:	fd ce       	rjmp	.-518    	; 0x56d2 <__fp_nan>

000058d8 <exp>:
    58d8:	26 df       	rcall	.-436    	; 0x5726 <__fp_splitA>
    58da:	c8 f3       	brcs	.-14     	; 0x58ce <pow+0x98>
    58dc:	96 38       	cpi	r25, 0x86	; 134
    58de:	c0 f7       	brcc	.-16     	; 0x58d0 <pow+0x9a>
    58e0:	07 f8       	bld	r0, 7
    58e2:	0f 92       	push	r0
    58e4:	e8 94       	clt
    58e6:	2b e3       	ldi	r18, 0x3B	; 59
    58e8:	3a ea       	ldi	r19, 0xAA	; 170
    58ea:	48 eb       	ldi	r20, 0xB8	; 184
    58ec:	5f e7       	ldi	r21, 0x7F	; 127
    58ee:	4e df       	rcall	.-356    	; 0x578c <__mulsf3_pse>
    58f0:	0f 92       	push	r0
    58f2:	0f 92       	push	r0
    58f4:	0f 92       	push	r0
    58f6:	4d b7       	in	r20, 0x3d	; 61
    58f8:	5e b7       	in	r21, 0x3e	; 62
    58fa:	0f 92       	push	r0
    58fc:	c0 d0       	rcall	.+384    	; 0x5a7e <modf>
    58fe:	e8 e2       	ldi	r30, 0x28	; 40
    5900:	f1 e0       	ldi	r31, 0x01	; 1
    5902:	16 d0       	rcall	.+44     	; 0x5930 <__fp_powser>
    5904:	4f 91       	pop	r20
    5906:	5f 91       	pop	r21
    5908:	ef 91       	pop	r30
    590a:	ff 91       	pop	r31
    590c:	e5 95       	asr	r30
    590e:	ee 1f       	adc	r30, r30
    5910:	ff 1f       	adc	r31, r31
    5912:	49 f0       	breq	.+18     	; 0x5926 <exp+0x4e>
    5914:	fe 57       	subi	r31, 0x7E	; 126
    5916:	e0 68       	ori	r30, 0x80	; 128
    5918:	44 27       	eor	r20, r20
    591a:	ee 0f       	add	r30, r30
    591c:	44 1f       	adc	r20, r20
    591e:	fa 95       	dec	r31
    5920:	e1 f7       	brne	.-8      	; 0x591a <exp+0x42>
    5922:	41 95       	neg	r20
    5924:	55 0b       	sbc	r21, r21
    5926:	32 d0       	rcall	.+100    	; 0x598c <ldexp>
    5928:	0f 90       	pop	r0
    592a:	07 fe       	sbrs	r0, 7
    592c:	26 c0       	rjmp	.+76     	; 0x597a <inverse>
    592e:	08 95       	ret

00005930 <__fp_powser>:
    5930:	df 93       	push	r29
    5932:	cf 93       	push	r28
    5934:	1f 93       	push	r17
    5936:	0f 93       	push	r16
    5938:	ff 92       	push	r15
    593a:	ef 92       	push	r14
    593c:	df 92       	push	r13
    593e:	7b 01       	movw	r14, r22
    5940:	8c 01       	movw	r16, r24
    5942:	68 94       	set
    5944:	05 c0       	rjmp	.+10     	; 0x5950 <__fp_powser+0x20>
    5946:	da 2e       	mov	r13, r26
    5948:	ef 01       	movw	r28, r30
    594a:	1e df       	rcall	.-452    	; 0x5788 <__mulsf3x>
    594c:	fe 01       	movw	r30, r28
    594e:	e8 94       	clt
    5950:	a5 91       	lpm	r26, Z+
    5952:	25 91       	lpm	r18, Z+
    5954:	35 91       	lpm	r19, Z+
    5956:	45 91       	lpm	r20, Z+
    5958:	55 91       	lpm	r21, Z+
    595a:	ae f3       	brts	.-22     	; 0x5946 <__fp_powser+0x16>
    595c:	ef 01       	movw	r28, r30
    595e:	62 dd       	rcall	.-1340   	; 0x5424 <__addsf3x>
    5960:	fe 01       	movw	r30, r28
    5962:	97 01       	movw	r18, r14
    5964:	a8 01       	movw	r20, r16
    5966:	da 94       	dec	r13
    5968:	79 f7       	brne	.-34     	; 0x5948 <__fp_powser+0x18>
    596a:	df 90       	pop	r13
    596c:	ef 90       	pop	r14
    596e:	ff 90       	pop	r15
    5970:	0f 91       	pop	r16
    5972:	1f 91       	pop	r17
    5974:	cf 91       	pop	r28
    5976:	df 91       	pop	r29
    5978:	08 95       	ret

0000597a <inverse>:
    597a:	9b 01       	movw	r18, r22
    597c:	ac 01       	movw	r20, r24
    597e:	60 e0       	ldi	r22, 0x00	; 0
    5980:	70 e0       	ldi	r23, 0x00	; 0
    5982:	80 e8       	ldi	r24, 0x80	; 128
    5984:	9f e3       	ldi	r25, 0x3F	; 63
    5986:	a5 cd       	rjmp	.-1206   	; 0x54d2 <__divsf3>
    5988:	9e ce       	rjmp	.-708    	; 0x56c6 <__fp_inf>
    598a:	ac c0       	rjmp	.+344    	; 0x5ae4 <__fp_mpack>

0000598c <ldexp>:
    598c:	cc de       	rcall	.-616    	; 0x5726 <__fp_splitA>
    598e:	e8 f3       	brcs	.-6      	; 0x598a <inverse+0x10>
    5990:	99 23       	and	r25, r25
    5992:	d9 f3       	breq	.-10     	; 0x598a <inverse+0x10>
    5994:	94 0f       	add	r25, r20
    5996:	51 1d       	adc	r21, r1
    5998:	bb f3       	brvs	.-18     	; 0x5988 <inverse+0xe>
    599a:	91 50       	subi	r25, 0x01	; 1
    599c:	50 40       	sbci	r21, 0x00	; 0
    599e:	94 f0       	brlt	.+36     	; 0x59c4 <ldexp+0x38>
    59a0:	59 f0       	breq	.+22     	; 0x59b8 <ldexp+0x2c>
    59a2:	88 23       	and	r24, r24
    59a4:	32 f0       	brmi	.+12     	; 0x59b2 <ldexp+0x26>
    59a6:	66 0f       	add	r22, r22
    59a8:	77 1f       	adc	r23, r23
    59aa:	88 1f       	adc	r24, r24
    59ac:	91 50       	subi	r25, 0x01	; 1
    59ae:	50 40       	sbci	r21, 0x00	; 0
    59b0:	c1 f7       	brne	.-16     	; 0x59a2 <ldexp+0x16>
    59b2:	9e 3f       	cpi	r25, 0xFE	; 254
    59b4:	51 05       	cpc	r21, r1
    59b6:	44 f7       	brge	.-48     	; 0x5988 <inverse+0xe>
    59b8:	88 0f       	add	r24, r24
    59ba:	91 1d       	adc	r25, r1
    59bc:	96 95       	lsr	r25
    59be:	87 95       	ror	r24
    59c0:	97 f9       	bld	r25, 7
    59c2:	08 95       	ret
    59c4:	5f 3f       	cpi	r21, 0xFF	; 255
    59c6:	ac f0       	brlt	.+42     	; 0x59f2 <ldexp+0x66>
    59c8:	98 3e       	cpi	r25, 0xE8	; 232
    59ca:	9c f0       	brlt	.+38     	; 0x59f2 <ldexp+0x66>
    59cc:	bb 27       	eor	r27, r27
    59ce:	86 95       	lsr	r24
    59d0:	77 95       	ror	r23
    59d2:	67 95       	ror	r22
    59d4:	b7 95       	ror	r27
    59d6:	08 f4       	brcc	.+2      	; 0x59da <ldexp+0x4e>
    59d8:	b1 60       	ori	r27, 0x01	; 1
    59da:	93 95       	inc	r25
    59dc:	c1 f7       	brne	.-16     	; 0x59ce <ldexp+0x42>
    59de:	bb 0f       	add	r27, r27
    59e0:	58 f7       	brcc	.-42     	; 0x59b8 <ldexp+0x2c>
    59e2:	11 f4       	brne	.+4      	; 0x59e8 <ldexp+0x5c>
    59e4:	60 ff       	sbrs	r22, 0
    59e6:	e8 cf       	rjmp	.-48     	; 0x59b8 <ldexp+0x2c>
    59e8:	6f 5f       	subi	r22, 0xFF	; 255
    59ea:	7f 4f       	sbci	r23, 0xFF	; 255
    59ec:	8f 4f       	sbci	r24, 0xFF	; 255
    59ee:	9f 4f       	sbci	r25, 0xFF	; 255
    59f0:	e3 cf       	rjmp	.-58     	; 0x59b8 <ldexp+0x2c>
    59f2:	b4 ce       	rjmp	.-664    	; 0x575c <__fp_szero>
    59f4:	0e f0       	brts	.+2      	; 0x59f8 <ldexp+0x6c>
    59f6:	76 c0       	rjmp	.+236    	; 0x5ae4 <__fp_mpack>
    59f8:	6c ce       	rjmp	.-808    	; 0x56d2 <__fp_nan>
    59fa:	68 94       	set
    59fc:	64 ce       	rjmp	.-824    	; 0x56c6 <__fp_inf>

000059fe <log>:
    59fe:	93 de       	rcall	.-730    	; 0x5726 <__fp_splitA>
    5a00:	c8 f3       	brcs	.-14     	; 0x59f4 <ldexp+0x68>
    5a02:	99 23       	and	r25, r25
    5a04:	d1 f3       	breq	.-12     	; 0x59fa <ldexp+0x6e>
    5a06:	c6 f3       	brts	.-16     	; 0x59f8 <ldexp+0x6c>
    5a08:	df 93       	push	r29
    5a0a:	cf 93       	push	r28
    5a0c:	1f 93       	push	r17
    5a0e:	0f 93       	push	r16
    5a10:	ff 92       	push	r15
    5a12:	c9 2f       	mov	r28, r25
    5a14:	dd 27       	eor	r29, r29
    5a16:	88 23       	and	r24, r24
    5a18:	2a f0       	brmi	.+10     	; 0x5a24 <log+0x26>
    5a1a:	21 97       	sbiw	r28, 0x01	; 1
    5a1c:	66 0f       	add	r22, r22
    5a1e:	77 1f       	adc	r23, r23
    5a20:	88 1f       	adc	r24, r24
    5a22:	da f7       	brpl	.-10     	; 0x5a1a <log+0x1c>
    5a24:	20 e0       	ldi	r18, 0x00	; 0
    5a26:	30 e0       	ldi	r19, 0x00	; 0
    5a28:	40 e8       	ldi	r20, 0x80	; 128
    5a2a:	5f eb       	ldi	r21, 0xBF	; 191
    5a2c:	9f e3       	ldi	r25, 0x3F	; 63
    5a2e:	88 39       	cpi	r24, 0x98	; 152
    5a30:	20 f0       	brcs	.+8      	; 0x5a3a <log+0x3c>
    5a32:	80 3e       	cpi	r24, 0xE0	; 224
    5a34:	30 f0       	brcs	.+12     	; 0x5a42 <log+0x44>
    5a36:	21 96       	adiw	r28, 0x01	; 1
    5a38:	8f 77       	andi	r24, 0x7F	; 127
    5a3a:	e3 dc       	rcall	.-1594   	; 0x5402 <__addsf3>
    5a3c:	e0 e5       	ldi	r30, 0x50	; 80
    5a3e:	f1 e0       	ldi	r31, 0x01	; 1
    5a40:	03 c0       	rjmp	.+6      	; 0x5a48 <log+0x4a>
    5a42:	df dc       	rcall	.-1602   	; 0x5402 <__addsf3>
    5a44:	ed e7       	ldi	r30, 0x7D	; 125
    5a46:	f1 e0       	ldi	r31, 0x01	; 1
    5a48:	73 df       	rcall	.-282    	; 0x5930 <__fp_powser>
    5a4a:	8b 01       	movw	r16, r22
    5a4c:	be 01       	movw	r22, r28
    5a4e:	ec 01       	movw	r28, r24
    5a50:	fb 2e       	mov	r15, r27
    5a52:	6f 57       	subi	r22, 0x7F	; 127
    5a54:	71 09       	sbc	r23, r1
    5a56:	75 95       	asr	r23
    5a58:	77 1f       	adc	r23, r23
    5a5a:	88 0b       	sbc	r24, r24
    5a5c:	99 0b       	sbc	r25, r25
    5a5e:	d4 dd       	rcall	.-1112   	; 0x5608 <__floatsisf>
    5a60:	28 e1       	ldi	r18, 0x18	; 24
    5a62:	32 e7       	ldi	r19, 0x72	; 114
    5a64:	41 e3       	ldi	r20, 0x31	; 49
    5a66:	5f e3       	ldi	r21, 0x3F	; 63
    5a68:	8f de       	rcall	.-738    	; 0x5788 <__mulsf3x>
    5a6a:	af 2d       	mov	r26, r15
    5a6c:	98 01       	movw	r18, r16
    5a6e:	ae 01       	movw	r20, r28
    5a70:	ff 90       	pop	r15
    5a72:	0f 91       	pop	r16
    5a74:	1f 91       	pop	r17
    5a76:	cf 91       	pop	r28
    5a78:	df 91       	pop	r29
    5a7a:	d4 dc       	rcall	.-1624   	; 0x5424 <__addsf3x>
    5a7c:	3b ce       	rjmp	.-906    	; 0x56f4 <__fp_round>

00005a7e <modf>:
    5a7e:	fa 01       	movw	r30, r20
    5a80:	dc 01       	movw	r26, r24
    5a82:	aa 0f       	add	r26, r26
    5a84:	bb 1f       	adc	r27, r27
    5a86:	9b 01       	movw	r18, r22
    5a88:	ac 01       	movw	r20, r24
    5a8a:	bf 57       	subi	r27, 0x7F	; 127
    5a8c:	28 f4       	brcc	.+10     	; 0x5a98 <modf+0x1a>
    5a8e:	22 27       	eor	r18, r18
    5a90:	33 27       	eor	r19, r19
    5a92:	44 27       	eor	r20, r20
    5a94:	50 78       	andi	r21, 0x80	; 128
    5a96:	1f c0       	rjmp	.+62     	; 0x5ad6 <modf+0x58>
    5a98:	b7 51       	subi	r27, 0x17	; 23
    5a9a:	88 f4       	brcc	.+34     	; 0x5abe <modf+0x40>
    5a9c:	ab 2f       	mov	r26, r27
    5a9e:	00 24       	eor	r0, r0
    5aa0:	46 95       	lsr	r20
    5aa2:	37 95       	ror	r19
    5aa4:	27 95       	ror	r18
    5aa6:	01 1c       	adc	r0, r1
    5aa8:	a3 95       	inc	r26
    5aaa:	d2 f3       	brmi	.-12     	; 0x5aa0 <modf+0x22>
    5aac:	00 20       	and	r0, r0
    5aae:	69 f0       	breq	.+26     	; 0x5aca <modf+0x4c>
    5ab0:	22 0f       	add	r18, r18
    5ab2:	33 1f       	adc	r19, r19
    5ab4:	44 1f       	adc	r20, r20
    5ab6:	b3 95       	inc	r27
    5ab8:	da f3       	brmi	.-10     	; 0x5ab0 <modf+0x32>
    5aba:	0d d0       	rcall	.+26     	; 0x5ad6 <modf+0x58>
    5abc:	a1 cc       	rjmp	.-1726   	; 0x5400 <__subsf3>
    5abe:	61 30       	cpi	r22, 0x01	; 1
    5ac0:	71 05       	cpc	r23, r1
    5ac2:	a0 e8       	ldi	r26, 0x80	; 128
    5ac4:	8a 07       	cpc	r24, r26
    5ac6:	b9 46       	sbci	r27, 0x69	; 105
    5ac8:	30 f4       	brcc	.+12     	; 0x5ad6 <modf+0x58>
    5aca:	9b 01       	movw	r18, r22
    5acc:	ac 01       	movw	r20, r24
    5ace:	66 27       	eor	r22, r22
    5ad0:	77 27       	eor	r23, r23
    5ad2:	88 27       	eor	r24, r24
    5ad4:	90 78       	andi	r25, 0x80	; 128
    5ad6:	30 96       	adiw	r30, 0x00	; 0
    5ad8:	21 f0       	breq	.+8      	; 0x5ae2 <modf+0x64>
    5ada:	20 83       	st	Z, r18
    5adc:	31 83       	std	Z+1, r19	; 0x01
    5ade:	42 83       	std	Z+2, r20	; 0x02
    5ae0:	53 83       	std	Z+3, r21	; 0x03
    5ae2:	08 95       	ret

00005ae4 <__fp_mpack>:
    5ae4:	9f 3f       	cpi	r25, 0xFF	; 255
    5ae6:	31 f0       	breq	.+12     	; 0x5af4 <__fp_mpack_finite+0xc>

00005ae8 <__fp_mpack_finite>:
    5ae8:	91 50       	subi	r25, 0x01	; 1
    5aea:	20 f4       	brcc	.+8      	; 0x5af4 <__fp_mpack_finite+0xc>
    5aec:	87 95       	ror	r24
    5aee:	77 95       	ror	r23
    5af0:	67 95       	ror	r22
    5af2:	b7 95       	ror	r27
    5af4:	88 0f       	add	r24, r24
    5af6:	91 1d       	adc	r25, r1
    5af8:	96 95       	lsr	r25
    5afa:	87 95       	ror	r24
    5afc:	97 f9       	bld	r25, 7
    5afe:	08 95       	ret

00005b00 <__mulsi3>:
    5b00:	db 01       	movw	r26, r22
    5b02:	8f 93       	push	r24
    5b04:	9f 93       	push	r25
    5b06:	88 d0       	rcall	.+272    	; 0x5c18 <__muluhisi3>
    5b08:	bf 91       	pop	r27
    5b0a:	af 91       	pop	r26
    5b0c:	a2 9f       	mul	r26, r18
    5b0e:	80 0d       	add	r24, r0
    5b10:	91 1d       	adc	r25, r1
    5b12:	a3 9f       	mul	r26, r19
    5b14:	90 0d       	add	r25, r0
    5b16:	b2 9f       	mul	r27, r18
    5b18:	90 0d       	add	r25, r0
    5b1a:	11 24       	eor	r1, r1
    5b1c:	08 95       	ret

00005b1e <__udivmodhi4>:
    5b1e:	aa 1b       	sub	r26, r26
    5b20:	bb 1b       	sub	r27, r27
    5b22:	51 e1       	ldi	r21, 0x11	; 17
    5b24:	07 c0       	rjmp	.+14     	; 0x5b34 <__udivmodhi4_ep>

00005b26 <__udivmodhi4_loop>:
    5b26:	aa 1f       	adc	r26, r26
    5b28:	bb 1f       	adc	r27, r27
    5b2a:	a6 17       	cp	r26, r22
    5b2c:	b7 07       	cpc	r27, r23
    5b2e:	10 f0       	brcs	.+4      	; 0x5b34 <__udivmodhi4_ep>
    5b30:	a6 1b       	sub	r26, r22
    5b32:	b7 0b       	sbc	r27, r23

00005b34 <__udivmodhi4_ep>:
    5b34:	88 1f       	adc	r24, r24
    5b36:	99 1f       	adc	r25, r25
    5b38:	5a 95       	dec	r21
    5b3a:	a9 f7       	brne	.-22     	; 0x5b26 <__udivmodhi4_loop>
    5b3c:	80 95       	com	r24
    5b3e:	90 95       	com	r25
    5b40:	bc 01       	movw	r22, r24
    5b42:	cd 01       	movw	r24, r26
    5b44:	08 95       	ret

00005b46 <__divmodhi4>:
    5b46:	97 fb       	bst	r25, 7
    5b48:	07 2e       	mov	r0, r23
    5b4a:	16 f4       	brtc	.+4      	; 0x5b50 <__divmodhi4+0xa>
    5b4c:	00 94       	com	r0
    5b4e:	06 d0       	rcall	.+12     	; 0x5b5c <__divmodhi4_neg1>
    5b50:	77 fd       	sbrc	r23, 7
    5b52:	08 d0       	rcall	.+16     	; 0x5b64 <__divmodhi4_neg2>
    5b54:	e4 df       	rcall	.-56     	; 0x5b1e <__udivmodhi4>
    5b56:	07 fc       	sbrc	r0, 7
    5b58:	05 d0       	rcall	.+10     	; 0x5b64 <__divmodhi4_neg2>
    5b5a:	3e f4       	brtc	.+14     	; 0x5b6a <__divmodhi4_exit>

00005b5c <__divmodhi4_neg1>:
    5b5c:	90 95       	com	r25
    5b5e:	81 95       	neg	r24
    5b60:	9f 4f       	sbci	r25, 0xFF	; 255
    5b62:	08 95       	ret

00005b64 <__divmodhi4_neg2>:
    5b64:	70 95       	com	r23
    5b66:	61 95       	neg	r22
    5b68:	7f 4f       	sbci	r23, 0xFF	; 255

00005b6a <__divmodhi4_exit>:
    5b6a:	08 95       	ret

00005b6c <__udivmodsi4>:
    5b6c:	a1 e2       	ldi	r26, 0x21	; 33
    5b6e:	1a 2e       	mov	r1, r26
    5b70:	aa 1b       	sub	r26, r26
    5b72:	bb 1b       	sub	r27, r27
    5b74:	fd 01       	movw	r30, r26
    5b76:	0d c0       	rjmp	.+26     	; 0x5b92 <__udivmodsi4_ep>

00005b78 <__udivmodsi4_loop>:
    5b78:	aa 1f       	adc	r26, r26
    5b7a:	bb 1f       	adc	r27, r27
    5b7c:	ee 1f       	adc	r30, r30
    5b7e:	ff 1f       	adc	r31, r31
    5b80:	a2 17       	cp	r26, r18
    5b82:	b3 07       	cpc	r27, r19
    5b84:	e4 07       	cpc	r30, r20
    5b86:	f5 07       	cpc	r31, r21
    5b88:	20 f0       	brcs	.+8      	; 0x5b92 <__udivmodsi4_ep>
    5b8a:	a2 1b       	sub	r26, r18
    5b8c:	b3 0b       	sbc	r27, r19
    5b8e:	e4 0b       	sbc	r30, r20
    5b90:	f5 0b       	sbc	r31, r21

00005b92 <__udivmodsi4_ep>:
    5b92:	66 1f       	adc	r22, r22
    5b94:	77 1f       	adc	r23, r23
    5b96:	88 1f       	adc	r24, r24
    5b98:	99 1f       	adc	r25, r25
    5b9a:	1a 94       	dec	r1
    5b9c:	69 f7       	brne	.-38     	; 0x5b78 <__udivmodsi4_loop>
    5b9e:	60 95       	com	r22
    5ba0:	70 95       	com	r23
    5ba2:	80 95       	com	r24
    5ba4:	90 95       	com	r25
    5ba6:	9b 01       	movw	r18, r22
    5ba8:	ac 01       	movw	r20, r24
    5baa:	bd 01       	movw	r22, r26
    5bac:	cf 01       	movw	r24, r30
    5bae:	08 95       	ret

00005bb0 <__divmodsi4>:
    5bb0:	05 2e       	mov	r0, r21
    5bb2:	97 fb       	bst	r25, 7
    5bb4:	16 f4       	brtc	.+4      	; 0x5bba <__divmodsi4+0xa>
    5bb6:	00 94       	com	r0
    5bb8:	0f d0       	rcall	.+30     	; 0x5bd8 <__negsi2>
    5bba:	57 fd       	sbrc	r21, 7
    5bbc:	05 d0       	rcall	.+10     	; 0x5bc8 <__divmodsi4_neg2>
    5bbe:	d6 df       	rcall	.-84     	; 0x5b6c <__udivmodsi4>
    5bc0:	07 fc       	sbrc	r0, 7
    5bc2:	02 d0       	rcall	.+4      	; 0x5bc8 <__divmodsi4_neg2>
    5bc4:	46 f4       	brtc	.+16     	; 0x5bd6 <__divmodsi4_exit>
    5bc6:	08 c0       	rjmp	.+16     	; 0x5bd8 <__negsi2>

00005bc8 <__divmodsi4_neg2>:
    5bc8:	50 95       	com	r21
    5bca:	40 95       	com	r20
    5bcc:	30 95       	com	r19
    5bce:	21 95       	neg	r18
    5bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    5bd2:	4f 4f       	sbci	r20, 0xFF	; 255
    5bd4:	5f 4f       	sbci	r21, 0xFF	; 255

00005bd6 <__divmodsi4_exit>:
    5bd6:	08 95       	ret

00005bd8 <__negsi2>:
    5bd8:	90 95       	com	r25
    5bda:	80 95       	com	r24
    5bdc:	70 95       	com	r23
    5bde:	61 95       	neg	r22
    5be0:	7f 4f       	sbci	r23, 0xFF	; 255
    5be2:	8f 4f       	sbci	r24, 0xFF	; 255
    5be4:	9f 4f       	sbci	r25, 0xFF	; 255
    5be6:	08 95       	ret

00005be8 <__tablejump2__>:
    5be8:	ee 0f       	add	r30, r30
    5bea:	ff 1f       	adc	r31, r31
    5bec:	00 24       	eor	r0, r0
    5bee:	00 1c       	adc	r0, r0
    5bf0:	0b be       	out	0x3b, r0	; 59
    5bf2:	07 90       	elpm	r0, Z+
    5bf4:	f6 91       	elpm	r31, Z
    5bf6:	e0 2d       	mov	r30, r0
    5bf8:	09 94       	ijmp

00005bfa <__umulhisi3>:
    5bfa:	a2 9f       	mul	r26, r18
    5bfc:	b0 01       	movw	r22, r0
    5bfe:	b3 9f       	mul	r27, r19
    5c00:	c0 01       	movw	r24, r0
    5c02:	a3 9f       	mul	r26, r19
    5c04:	70 0d       	add	r23, r0
    5c06:	81 1d       	adc	r24, r1
    5c08:	11 24       	eor	r1, r1
    5c0a:	91 1d       	adc	r25, r1
    5c0c:	b2 9f       	mul	r27, r18
    5c0e:	70 0d       	add	r23, r0
    5c10:	81 1d       	adc	r24, r1
    5c12:	11 24       	eor	r1, r1
    5c14:	91 1d       	adc	r25, r1
    5c16:	08 95       	ret

00005c18 <__muluhisi3>:
    5c18:	f0 df       	rcall	.-32     	; 0x5bfa <__umulhisi3>
    5c1a:	a5 9f       	mul	r26, r21
    5c1c:	90 0d       	add	r25, r0
    5c1e:	b4 9f       	mul	r27, r20
    5c20:	90 0d       	add	r25, r0
    5c22:	a4 9f       	mul	r26, r20
    5c24:	80 0d       	add	r24, r0
    5c26:	91 1d       	adc	r25, r1
    5c28:	11 24       	eor	r1, r1
    5c2a:	08 95       	ret

00005c2c <strcmp>:
    5c2c:	fb 01       	movw	r30, r22
    5c2e:	dc 01       	movw	r26, r24
    5c30:	8d 91       	ld	r24, X+
    5c32:	01 90       	ld	r0, Z+
    5c34:	80 19       	sub	r24, r0
    5c36:	01 10       	cpse	r0, r1
    5c38:	d9 f3       	breq	.-10     	; 0x5c30 <strcmp+0x4>
    5c3a:	99 0b       	sbc	r25, r25
    5c3c:	08 95       	ret

00005c3e <strcpy>:
    5c3e:	fb 01       	movw	r30, r22
    5c40:	dc 01       	movw	r26, r24
    5c42:	01 90       	ld	r0, Z+
    5c44:	0d 92       	st	X+, r0
    5c46:	00 20       	and	r0, r0
    5c48:	e1 f7       	brne	.-8      	; 0x5c42 <strcpy+0x4>
    5c4a:	08 95       	ret

00005c4c <strncpy>:
    5c4c:	fb 01       	movw	r30, r22
    5c4e:	dc 01       	movw	r26, r24
    5c50:	41 50       	subi	r20, 0x01	; 1
    5c52:	50 40       	sbci	r21, 0x00	; 0
    5c54:	48 f0       	brcs	.+18     	; 0x5c68 <strncpy+0x1c>
    5c56:	01 90       	ld	r0, Z+
    5c58:	0d 92       	st	X+, r0
    5c5a:	00 20       	and	r0, r0
    5c5c:	c9 f7       	brne	.-14     	; 0x5c50 <strncpy+0x4>
    5c5e:	01 c0       	rjmp	.+2      	; 0x5c62 <strncpy+0x16>
    5c60:	1d 92       	st	X+, r1
    5c62:	41 50       	subi	r20, 0x01	; 1
    5c64:	50 40       	sbci	r21, 0x00	; 0
    5c66:	e0 f7       	brcc	.-8      	; 0x5c60 <strncpy+0x14>
    5c68:	08 95       	ret

00005c6a <vsnprintf>:
    5c6a:	0f 93       	push	r16
    5c6c:	1f 93       	push	r17
    5c6e:	cf 93       	push	r28
    5c70:	df 93       	push	r29
    5c72:	cd b7       	in	r28, 0x3d	; 61
    5c74:	de b7       	in	r29, 0x3e	; 62
    5c76:	2e 97       	sbiw	r28, 0x0e	; 14
    5c78:	0f b6       	in	r0, 0x3f	; 63
    5c7a:	f8 94       	cli
    5c7c:	de bf       	out	0x3e, r29	; 62
    5c7e:	0f be       	out	0x3f, r0	; 63
    5c80:	cd bf       	out	0x3d, r28	; 61
    5c82:	8c 01       	movw	r16, r24
    5c84:	fa 01       	movw	r30, r20
    5c86:	86 e0       	ldi	r24, 0x06	; 6
    5c88:	8c 83       	std	Y+4, r24	; 0x04
    5c8a:	1a 83       	std	Y+2, r17	; 0x02
    5c8c:	09 83       	std	Y+1, r16	; 0x01
    5c8e:	77 ff       	sbrs	r23, 7
    5c90:	02 c0       	rjmp	.+4      	; 0x5c96 <vsnprintf+0x2c>
    5c92:	60 e0       	ldi	r22, 0x00	; 0
    5c94:	70 e8       	ldi	r23, 0x80	; 128
    5c96:	cb 01       	movw	r24, r22
    5c98:	01 97       	sbiw	r24, 0x01	; 1
    5c9a:	9e 83       	std	Y+6, r25	; 0x06
    5c9c:	8d 83       	std	Y+5, r24	; 0x05
    5c9e:	a9 01       	movw	r20, r18
    5ca0:	bf 01       	movw	r22, r30
    5ca2:	ce 01       	movw	r24, r28
    5ca4:	01 96       	adiw	r24, 0x01	; 1
    5ca6:	19 d0       	rcall	.+50     	; 0x5cda <vfprintf>
    5ca8:	4d 81       	ldd	r20, Y+5	; 0x05
    5caa:	5e 81       	ldd	r21, Y+6	; 0x06
    5cac:	57 fd       	sbrc	r21, 7
    5cae:	0a c0       	rjmp	.+20     	; 0x5cc4 <vsnprintf+0x5a>
    5cb0:	2f 81       	ldd	r18, Y+7	; 0x07
    5cb2:	38 85       	ldd	r19, Y+8	; 0x08
    5cb4:	42 17       	cp	r20, r18
    5cb6:	53 07       	cpc	r21, r19
    5cb8:	0c f4       	brge	.+2      	; 0x5cbc <vsnprintf+0x52>
    5cba:	9a 01       	movw	r18, r20
    5cbc:	f8 01       	movw	r30, r16
    5cbe:	e2 0f       	add	r30, r18
    5cc0:	f3 1f       	adc	r31, r19
    5cc2:	10 82       	st	Z, r1
    5cc4:	2e 96       	adiw	r28, 0x0e	; 14
    5cc6:	0f b6       	in	r0, 0x3f	; 63
    5cc8:	f8 94       	cli
    5cca:	de bf       	out	0x3e, r29	; 62
    5ccc:	0f be       	out	0x3f, r0	; 63
    5cce:	cd bf       	out	0x3d, r28	; 61
    5cd0:	df 91       	pop	r29
    5cd2:	cf 91       	pop	r28
    5cd4:	1f 91       	pop	r17
    5cd6:	0f 91       	pop	r16
    5cd8:	08 95       	ret

00005cda <vfprintf>:
    5cda:	2f 92       	push	r2
    5cdc:	3f 92       	push	r3
    5cde:	4f 92       	push	r4
    5ce0:	5f 92       	push	r5
    5ce2:	6f 92       	push	r6
    5ce4:	7f 92       	push	r7
    5ce6:	8f 92       	push	r8
    5ce8:	9f 92       	push	r9
    5cea:	af 92       	push	r10
    5cec:	bf 92       	push	r11
    5cee:	cf 92       	push	r12
    5cf0:	df 92       	push	r13
    5cf2:	ef 92       	push	r14
    5cf4:	ff 92       	push	r15
    5cf6:	0f 93       	push	r16
    5cf8:	1f 93       	push	r17
    5cfa:	cf 93       	push	r28
    5cfc:	df 93       	push	r29
    5cfe:	cd b7       	in	r28, 0x3d	; 61
    5d00:	de b7       	in	r29, 0x3e	; 62
    5d02:	2b 97       	sbiw	r28, 0x0b	; 11
    5d04:	0f b6       	in	r0, 0x3f	; 63
    5d06:	f8 94       	cli
    5d08:	de bf       	out	0x3e, r29	; 62
    5d0a:	0f be       	out	0x3f, r0	; 63
    5d0c:	cd bf       	out	0x3d, r28	; 61
    5d0e:	6c 01       	movw	r12, r24
    5d10:	7b 01       	movw	r14, r22
    5d12:	8a 01       	movw	r16, r20
    5d14:	fc 01       	movw	r30, r24
    5d16:	17 82       	std	Z+7, r1	; 0x07
    5d18:	16 82       	std	Z+6, r1	; 0x06
    5d1a:	83 81       	ldd	r24, Z+3	; 0x03
    5d1c:	81 ff       	sbrs	r24, 1
    5d1e:	bf c1       	rjmp	.+894    	; 0x609e <vfprintf+0x3c4>
    5d20:	ce 01       	movw	r24, r28
    5d22:	01 96       	adiw	r24, 0x01	; 1
    5d24:	3c 01       	movw	r6, r24
    5d26:	f6 01       	movw	r30, r12
    5d28:	93 81       	ldd	r25, Z+3	; 0x03
    5d2a:	f7 01       	movw	r30, r14
    5d2c:	93 fd       	sbrc	r25, 3
    5d2e:	85 91       	lpm	r24, Z+
    5d30:	93 ff       	sbrs	r25, 3
    5d32:	81 91       	ld	r24, Z+
    5d34:	7f 01       	movw	r14, r30
    5d36:	88 23       	and	r24, r24
    5d38:	09 f4       	brne	.+2      	; 0x5d3c <vfprintf+0x62>
    5d3a:	ad c1       	rjmp	.+858    	; 0x6096 <vfprintf+0x3bc>
    5d3c:	85 32       	cpi	r24, 0x25	; 37
    5d3e:	39 f4       	brne	.+14     	; 0x5d4e <vfprintf+0x74>
    5d40:	93 fd       	sbrc	r25, 3
    5d42:	85 91       	lpm	r24, Z+
    5d44:	93 ff       	sbrs	r25, 3
    5d46:	81 91       	ld	r24, Z+
    5d48:	7f 01       	movw	r14, r30
    5d4a:	85 32       	cpi	r24, 0x25	; 37
    5d4c:	21 f4       	brne	.+8      	; 0x5d56 <vfprintf+0x7c>
    5d4e:	b6 01       	movw	r22, r12
    5d50:	90 e0       	ldi	r25, 0x00	; 0
    5d52:	d6 d1       	rcall	.+940    	; 0x6100 <fputc>
    5d54:	e8 cf       	rjmp	.-48     	; 0x5d26 <vfprintf+0x4c>
    5d56:	91 2c       	mov	r9, r1
    5d58:	21 2c       	mov	r2, r1
    5d5a:	31 2c       	mov	r3, r1
    5d5c:	ff e1       	ldi	r31, 0x1F	; 31
    5d5e:	f3 15       	cp	r31, r3
    5d60:	d8 f0       	brcs	.+54     	; 0x5d98 <vfprintf+0xbe>
    5d62:	8b 32       	cpi	r24, 0x2B	; 43
    5d64:	79 f0       	breq	.+30     	; 0x5d84 <vfprintf+0xaa>
    5d66:	38 f4       	brcc	.+14     	; 0x5d76 <vfprintf+0x9c>
    5d68:	80 32       	cpi	r24, 0x20	; 32
    5d6a:	79 f0       	breq	.+30     	; 0x5d8a <vfprintf+0xb0>
    5d6c:	83 32       	cpi	r24, 0x23	; 35
    5d6e:	a1 f4       	brne	.+40     	; 0x5d98 <vfprintf+0xbe>
    5d70:	23 2d       	mov	r18, r3
    5d72:	20 61       	ori	r18, 0x10	; 16
    5d74:	1d c0       	rjmp	.+58     	; 0x5db0 <vfprintf+0xd6>
    5d76:	8d 32       	cpi	r24, 0x2D	; 45
    5d78:	61 f0       	breq	.+24     	; 0x5d92 <vfprintf+0xb8>
    5d7a:	80 33       	cpi	r24, 0x30	; 48
    5d7c:	69 f4       	brne	.+26     	; 0x5d98 <vfprintf+0xbe>
    5d7e:	23 2d       	mov	r18, r3
    5d80:	21 60       	ori	r18, 0x01	; 1
    5d82:	16 c0       	rjmp	.+44     	; 0x5db0 <vfprintf+0xd6>
    5d84:	83 2d       	mov	r24, r3
    5d86:	82 60       	ori	r24, 0x02	; 2
    5d88:	38 2e       	mov	r3, r24
    5d8a:	e3 2d       	mov	r30, r3
    5d8c:	e4 60       	ori	r30, 0x04	; 4
    5d8e:	3e 2e       	mov	r3, r30
    5d90:	2a c0       	rjmp	.+84     	; 0x5de6 <vfprintf+0x10c>
    5d92:	f3 2d       	mov	r31, r3
    5d94:	f8 60       	ori	r31, 0x08	; 8
    5d96:	1d c0       	rjmp	.+58     	; 0x5dd2 <vfprintf+0xf8>
    5d98:	37 fc       	sbrc	r3, 7
    5d9a:	2d c0       	rjmp	.+90     	; 0x5df6 <vfprintf+0x11c>
    5d9c:	20 ed       	ldi	r18, 0xD0	; 208
    5d9e:	28 0f       	add	r18, r24
    5da0:	2a 30       	cpi	r18, 0x0A	; 10
    5da2:	40 f0       	brcs	.+16     	; 0x5db4 <vfprintf+0xda>
    5da4:	8e 32       	cpi	r24, 0x2E	; 46
    5da6:	b9 f4       	brne	.+46     	; 0x5dd6 <vfprintf+0xfc>
    5da8:	36 fc       	sbrc	r3, 6
    5daa:	75 c1       	rjmp	.+746    	; 0x6096 <vfprintf+0x3bc>
    5dac:	23 2d       	mov	r18, r3
    5dae:	20 64       	ori	r18, 0x40	; 64
    5db0:	32 2e       	mov	r3, r18
    5db2:	19 c0       	rjmp	.+50     	; 0x5de6 <vfprintf+0x10c>
    5db4:	36 fe       	sbrs	r3, 6
    5db6:	06 c0       	rjmp	.+12     	; 0x5dc4 <vfprintf+0xea>
    5db8:	8a e0       	ldi	r24, 0x0A	; 10
    5dba:	98 9e       	mul	r9, r24
    5dbc:	20 0d       	add	r18, r0
    5dbe:	11 24       	eor	r1, r1
    5dc0:	92 2e       	mov	r9, r18
    5dc2:	11 c0       	rjmp	.+34     	; 0x5de6 <vfprintf+0x10c>
    5dc4:	ea e0       	ldi	r30, 0x0A	; 10
    5dc6:	2e 9e       	mul	r2, r30
    5dc8:	20 0d       	add	r18, r0
    5dca:	11 24       	eor	r1, r1
    5dcc:	22 2e       	mov	r2, r18
    5dce:	f3 2d       	mov	r31, r3
    5dd0:	f0 62       	ori	r31, 0x20	; 32
    5dd2:	3f 2e       	mov	r3, r31
    5dd4:	08 c0       	rjmp	.+16     	; 0x5de6 <vfprintf+0x10c>
    5dd6:	8c 36       	cpi	r24, 0x6C	; 108
    5dd8:	21 f4       	brne	.+8      	; 0x5de2 <vfprintf+0x108>
    5dda:	83 2d       	mov	r24, r3
    5ddc:	80 68       	ori	r24, 0x80	; 128
    5dde:	38 2e       	mov	r3, r24
    5de0:	02 c0       	rjmp	.+4      	; 0x5de6 <vfprintf+0x10c>
    5de2:	88 36       	cpi	r24, 0x68	; 104
    5de4:	41 f4       	brne	.+16     	; 0x5df6 <vfprintf+0x11c>
    5de6:	f7 01       	movw	r30, r14
    5de8:	93 fd       	sbrc	r25, 3
    5dea:	85 91       	lpm	r24, Z+
    5dec:	93 ff       	sbrs	r25, 3
    5dee:	81 91       	ld	r24, Z+
    5df0:	7f 01       	movw	r14, r30
    5df2:	81 11       	cpse	r24, r1
    5df4:	b3 cf       	rjmp	.-154    	; 0x5d5c <vfprintf+0x82>
    5df6:	98 2f       	mov	r25, r24
    5df8:	9f 7d       	andi	r25, 0xDF	; 223
    5dfa:	95 54       	subi	r25, 0x45	; 69
    5dfc:	93 30       	cpi	r25, 0x03	; 3
    5dfe:	28 f4       	brcc	.+10     	; 0x5e0a <vfprintf+0x130>
    5e00:	0c 5f       	subi	r16, 0xFC	; 252
    5e02:	1f 4f       	sbci	r17, 0xFF	; 255
    5e04:	9f e3       	ldi	r25, 0x3F	; 63
    5e06:	99 83       	std	Y+1, r25	; 0x01
    5e08:	0d c0       	rjmp	.+26     	; 0x5e24 <vfprintf+0x14a>
    5e0a:	83 36       	cpi	r24, 0x63	; 99
    5e0c:	31 f0       	breq	.+12     	; 0x5e1a <vfprintf+0x140>
    5e0e:	83 37       	cpi	r24, 0x73	; 115
    5e10:	71 f0       	breq	.+28     	; 0x5e2e <vfprintf+0x154>
    5e12:	83 35       	cpi	r24, 0x53	; 83
    5e14:	09 f0       	breq	.+2      	; 0x5e18 <vfprintf+0x13e>
    5e16:	55 c0       	rjmp	.+170    	; 0x5ec2 <vfprintf+0x1e8>
    5e18:	20 c0       	rjmp	.+64     	; 0x5e5a <vfprintf+0x180>
    5e1a:	f8 01       	movw	r30, r16
    5e1c:	80 81       	ld	r24, Z
    5e1e:	89 83       	std	Y+1, r24	; 0x01
    5e20:	0e 5f       	subi	r16, 0xFE	; 254
    5e22:	1f 4f       	sbci	r17, 0xFF	; 255
    5e24:	88 24       	eor	r8, r8
    5e26:	83 94       	inc	r8
    5e28:	91 2c       	mov	r9, r1
    5e2a:	53 01       	movw	r10, r6
    5e2c:	12 c0       	rjmp	.+36     	; 0x5e52 <vfprintf+0x178>
    5e2e:	28 01       	movw	r4, r16
    5e30:	f2 e0       	ldi	r31, 0x02	; 2
    5e32:	4f 0e       	add	r4, r31
    5e34:	51 1c       	adc	r5, r1
    5e36:	f8 01       	movw	r30, r16
    5e38:	a0 80       	ld	r10, Z
    5e3a:	b1 80       	ldd	r11, Z+1	; 0x01
    5e3c:	36 fe       	sbrs	r3, 6
    5e3e:	03 c0       	rjmp	.+6      	; 0x5e46 <vfprintf+0x16c>
    5e40:	69 2d       	mov	r22, r9
    5e42:	70 e0       	ldi	r23, 0x00	; 0
    5e44:	02 c0       	rjmp	.+4      	; 0x5e4a <vfprintf+0x170>
    5e46:	6f ef       	ldi	r22, 0xFF	; 255
    5e48:	7f ef       	ldi	r23, 0xFF	; 255
    5e4a:	c5 01       	movw	r24, r10
    5e4c:	4e d1       	rcall	.+668    	; 0x60ea <strnlen>
    5e4e:	4c 01       	movw	r8, r24
    5e50:	82 01       	movw	r16, r4
    5e52:	f3 2d       	mov	r31, r3
    5e54:	ff 77       	andi	r31, 0x7F	; 127
    5e56:	3f 2e       	mov	r3, r31
    5e58:	15 c0       	rjmp	.+42     	; 0x5e84 <vfprintf+0x1aa>
    5e5a:	28 01       	movw	r4, r16
    5e5c:	22 e0       	ldi	r18, 0x02	; 2
    5e5e:	42 0e       	add	r4, r18
    5e60:	51 1c       	adc	r5, r1
    5e62:	f8 01       	movw	r30, r16
    5e64:	a0 80       	ld	r10, Z
    5e66:	b1 80       	ldd	r11, Z+1	; 0x01
    5e68:	36 fe       	sbrs	r3, 6
    5e6a:	03 c0       	rjmp	.+6      	; 0x5e72 <vfprintf+0x198>
    5e6c:	69 2d       	mov	r22, r9
    5e6e:	70 e0       	ldi	r23, 0x00	; 0
    5e70:	02 c0       	rjmp	.+4      	; 0x5e76 <vfprintf+0x19c>
    5e72:	6f ef       	ldi	r22, 0xFF	; 255
    5e74:	7f ef       	ldi	r23, 0xFF	; 255
    5e76:	c5 01       	movw	r24, r10
    5e78:	2d d1       	rcall	.+602    	; 0x60d4 <strnlen_P>
    5e7a:	4c 01       	movw	r8, r24
    5e7c:	f3 2d       	mov	r31, r3
    5e7e:	f0 68       	ori	r31, 0x80	; 128
    5e80:	3f 2e       	mov	r3, r31
    5e82:	82 01       	movw	r16, r4
    5e84:	33 fc       	sbrc	r3, 3
    5e86:	19 c0       	rjmp	.+50     	; 0x5eba <vfprintf+0x1e0>
    5e88:	82 2d       	mov	r24, r2
    5e8a:	90 e0       	ldi	r25, 0x00	; 0
    5e8c:	88 16       	cp	r8, r24
    5e8e:	99 06       	cpc	r9, r25
    5e90:	a0 f4       	brcc	.+40     	; 0x5eba <vfprintf+0x1e0>
    5e92:	b6 01       	movw	r22, r12
    5e94:	80 e2       	ldi	r24, 0x20	; 32
    5e96:	90 e0       	ldi	r25, 0x00	; 0
    5e98:	33 d1       	rcall	.+614    	; 0x6100 <fputc>
    5e9a:	2a 94       	dec	r2
    5e9c:	f5 cf       	rjmp	.-22     	; 0x5e88 <vfprintf+0x1ae>
    5e9e:	f5 01       	movw	r30, r10
    5ea0:	37 fc       	sbrc	r3, 7
    5ea2:	85 91       	lpm	r24, Z+
    5ea4:	37 fe       	sbrs	r3, 7
    5ea6:	81 91       	ld	r24, Z+
    5ea8:	5f 01       	movw	r10, r30
    5eaa:	b6 01       	movw	r22, r12
    5eac:	90 e0       	ldi	r25, 0x00	; 0
    5eae:	28 d1       	rcall	.+592    	; 0x6100 <fputc>
    5eb0:	21 10       	cpse	r2, r1
    5eb2:	2a 94       	dec	r2
    5eb4:	21 e0       	ldi	r18, 0x01	; 1
    5eb6:	82 1a       	sub	r8, r18
    5eb8:	91 08       	sbc	r9, r1
    5eba:	81 14       	cp	r8, r1
    5ebc:	91 04       	cpc	r9, r1
    5ebe:	79 f7       	brne	.-34     	; 0x5e9e <vfprintf+0x1c4>
    5ec0:	e1 c0       	rjmp	.+450    	; 0x6084 <vfprintf+0x3aa>
    5ec2:	84 36       	cpi	r24, 0x64	; 100
    5ec4:	11 f0       	breq	.+4      	; 0x5eca <vfprintf+0x1f0>
    5ec6:	89 36       	cpi	r24, 0x69	; 105
    5ec8:	39 f5       	brne	.+78     	; 0x5f18 <vfprintf+0x23e>
    5eca:	f8 01       	movw	r30, r16
    5ecc:	37 fe       	sbrs	r3, 7
    5ece:	07 c0       	rjmp	.+14     	; 0x5ede <vfprintf+0x204>
    5ed0:	60 81       	ld	r22, Z
    5ed2:	71 81       	ldd	r23, Z+1	; 0x01
    5ed4:	82 81       	ldd	r24, Z+2	; 0x02
    5ed6:	93 81       	ldd	r25, Z+3	; 0x03
    5ed8:	0c 5f       	subi	r16, 0xFC	; 252
    5eda:	1f 4f       	sbci	r17, 0xFF	; 255
    5edc:	08 c0       	rjmp	.+16     	; 0x5eee <vfprintf+0x214>
    5ede:	60 81       	ld	r22, Z
    5ee0:	71 81       	ldd	r23, Z+1	; 0x01
    5ee2:	07 2e       	mov	r0, r23
    5ee4:	00 0c       	add	r0, r0
    5ee6:	88 0b       	sbc	r24, r24
    5ee8:	99 0b       	sbc	r25, r25
    5eea:	0e 5f       	subi	r16, 0xFE	; 254
    5eec:	1f 4f       	sbci	r17, 0xFF	; 255
    5eee:	f3 2d       	mov	r31, r3
    5ef0:	ff 76       	andi	r31, 0x6F	; 111
    5ef2:	3f 2e       	mov	r3, r31
    5ef4:	97 ff       	sbrs	r25, 7
    5ef6:	09 c0       	rjmp	.+18     	; 0x5f0a <vfprintf+0x230>
    5ef8:	90 95       	com	r25
    5efa:	80 95       	com	r24
    5efc:	70 95       	com	r23
    5efe:	61 95       	neg	r22
    5f00:	7f 4f       	sbci	r23, 0xFF	; 255
    5f02:	8f 4f       	sbci	r24, 0xFF	; 255
    5f04:	9f 4f       	sbci	r25, 0xFF	; 255
    5f06:	f0 68       	ori	r31, 0x80	; 128
    5f08:	3f 2e       	mov	r3, r31
    5f0a:	2a e0       	ldi	r18, 0x0A	; 10
    5f0c:	30 e0       	ldi	r19, 0x00	; 0
    5f0e:	a3 01       	movw	r20, r6
    5f10:	33 d1       	rcall	.+614    	; 0x6178 <__ultoa_invert>
    5f12:	88 2e       	mov	r8, r24
    5f14:	86 18       	sub	r8, r6
    5f16:	44 c0       	rjmp	.+136    	; 0x5fa0 <vfprintf+0x2c6>
    5f18:	85 37       	cpi	r24, 0x75	; 117
    5f1a:	31 f4       	brne	.+12     	; 0x5f28 <vfprintf+0x24e>
    5f1c:	23 2d       	mov	r18, r3
    5f1e:	2f 7e       	andi	r18, 0xEF	; 239
    5f20:	b2 2e       	mov	r11, r18
    5f22:	2a e0       	ldi	r18, 0x0A	; 10
    5f24:	30 e0       	ldi	r19, 0x00	; 0
    5f26:	25 c0       	rjmp	.+74     	; 0x5f72 <vfprintf+0x298>
    5f28:	93 2d       	mov	r25, r3
    5f2a:	99 7f       	andi	r25, 0xF9	; 249
    5f2c:	b9 2e       	mov	r11, r25
    5f2e:	8f 36       	cpi	r24, 0x6F	; 111
    5f30:	c1 f0       	breq	.+48     	; 0x5f62 <vfprintf+0x288>
    5f32:	18 f4       	brcc	.+6      	; 0x5f3a <vfprintf+0x260>
    5f34:	88 35       	cpi	r24, 0x58	; 88
    5f36:	79 f0       	breq	.+30     	; 0x5f56 <vfprintf+0x27c>
    5f38:	ae c0       	rjmp	.+348    	; 0x6096 <vfprintf+0x3bc>
    5f3a:	80 37       	cpi	r24, 0x70	; 112
    5f3c:	19 f0       	breq	.+6      	; 0x5f44 <vfprintf+0x26a>
    5f3e:	88 37       	cpi	r24, 0x78	; 120
    5f40:	21 f0       	breq	.+8      	; 0x5f4a <vfprintf+0x270>
    5f42:	a9 c0       	rjmp	.+338    	; 0x6096 <vfprintf+0x3bc>
    5f44:	e9 2f       	mov	r30, r25
    5f46:	e0 61       	ori	r30, 0x10	; 16
    5f48:	be 2e       	mov	r11, r30
    5f4a:	b4 fe       	sbrs	r11, 4
    5f4c:	0d c0       	rjmp	.+26     	; 0x5f68 <vfprintf+0x28e>
    5f4e:	fb 2d       	mov	r31, r11
    5f50:	f4 60       	ori	r31, 0x04	; 4
    5f52:	bf 2e       	mov	r11, r31
    5f54:	09 c0       	rjmp	.+18     	; 0x5f68 <vfprintf+0x28e>
    5f56:	34 fe       	sbrs	r3, 4
    5f58:	0a c0       	rjmp	.+20     	; 0x5f6e <vfprintf+0x294>
    5f5a:	29 2f       	mov	r18, r25
    5f5c:	26 60       	ori	r18, 0x06	; 6
    5f5e:	b2 2e       	mov	r11, r18
    5f60:	06 c0       	rjmp	.+12     	; 0x5f6e <vfprintf+0x294>
    5f62:	28 e0       	ldi	r18, 0x08	; 8
    5f64:	30 e0       	ldi	r19, 0x00	; 0
    5f66:	05 c0       	rjmp	.+10     	; 0x5f72 <vfprintf+0x298>
    5f68:	20 e1       	ldi	r18, 0x10	; 16
    5f6a:	30 e0       	ldi	r19, 0x00	; 0
    5f6c:	02 c0       	rjmp	.+4      	; 0x5f72 <vfprintf+0x298>
    5f6e:	20 e1       	ldi	r18, 0x10	; 16
    5f70:	32 e0       	ldi	r19, 0x02	; 2
    5f72:	f8 01       	movw	r30, r16
    5f74:	b7 fe       	sbrs	r11, 7
    5f76:	07 c0       	rjmp	.+14     	; 0x5f86 <vfprintf+0x2ac>
    5f78:	60 81       	ld	r22, Z
    5f7a:	71 81       	ldd	r23, Z+1	; 0x01
    5f7c:	82 81       	ldd	r24, Z+2	; 0x02
    5f7e:	93 81       	ldd	r25, Z+3	; 0x03
    5f80:	0c 5f       	subi	r16, 0xFC	; 252
    5f82:	1f 4f       	sbci	r17, 0xFF	; 255
    5f84:	06 c0       	rjmp	.+12     	; 0x5f92 <vfprintf+0x2b8>
    5f86:	60 81       	ld	r22, Z
    5f88:	71 81       	ldd	r23, Z+1	; 0x01
    5f8a:	80 e0       	ldi	r24, 0x00	; 0
    5f8c:	90 e0       	ldi	r25, 0x00	; 0
    5f8e:	0e 5f       	subi	r16, 0xFE	; 254
    5f90:	1f 4f       	sbci	r17, 0xFF	; 255
    5f92:	a3 01       	movw	r20, r6
    5f94:	f1 d0       	rcall	.+482    	; 0x6178 <__ultoa_invert>
    5f96:	88 2e       	mov	r8, r24
    5f98:	86 18       	sub	r8, r6
    5f9a:	fb 2d       	mov	r31, r11
    5f9c:	ff 77       	andi	r31, 0x7F	; 127
    5f9e:	3f 2e       	mov	r3, r31
    5fa0:	36 fe       	sbrs	r3, 6
    5fa2:	0d c0       	rjmp	.+26     	; 0x5fbe <vfprintf+0x2e4>
    5fa4:	23 2d       	mov	r18, r3
    5fa6:	2e 7f       	andi	r18, 0xFE	; 254
    5fa8:	a2 2e       	mov	r10, r18
    5faa:	89 14       	cp	r8, r9
    5fac:	58 f4       	brcc	.+22     	; 0x5fc4 <vfprintf+0x2ea>
    5fae:	34 fe       	sbrs	r3, 4
    5fb0:	0b c0       	rjmp	.+22     	; 0x5fc8 <vfprintf+0x2ee>
    5fb2:	32 fc       	sbrc	r3, 2
    5fb4:	09 c0       	rjmp	.+18     	; 0x5fc8 <vfprintf+0x2ee>
    5fb6:	83 2d       	mov	r24, r3
    5fb8:	8e 7e       	andi	r24, 0xEE	; 238
    5fba:	a8 2e       	mov	r10, r24
    5fbc:	05 c0       	rjmp	.+10     	; 0x5fc8 <vfprintf+0x2ee>
    5fbe:	b8 2c       	mov	r11, r8
    5fc0:	a3 2c       	mov	r10, r3
    5fc2:	03 c0       	rjmp	.+6      	; 0x5fca <vfprintf+0x2f0>
    5fc4:	b8 2c       	mov	r11, r8
    5fc6:	01 c0       	rjmp	.+2      	; 0x5fca <vfprintf+0x2f0>
    5fc8:	b9 2c       	mov	r11, r9
    5fca:	a4 fe       	sbrs	r10, 4
    5fcc:	0f c0       	rjmp	.+30     	; 0x5fec <vfprintf+0x312>
    5fce:	fe 01       	movw	r30, r28
    5fd0:	e8 0d       	add	r30, r8
    5fd2:	f1 1d       	adc	r31, r1
    5fd4:	80 81       	ld	r24, Z
    5fd6:	80 33       	cpi	r24, 0x30	; 48
    5fd8:	21 f4       	brne	.+8      	; 0x5fe2 <vfprintf+0x308>
    5fda:	9a 2d       	mov	r25, r10
    5fdc:	99 7e       	andi	r25, 0xE9	; 233
    5fde:	a9 2e       	mov	r10, r25
    5fe0:	09 c0       	rjmp	.+18     	; 0x5ff4 <vfprintf+0x31a>
    5fe2:	a2 fe       	sbrs	r10, 2
    5fe4:	06 c0       	rjmp	.+12     	; 0x5ff2 <vfprintf+0x318>
    5fe6:	b3 94       	inc	r11
    5fe8:	b3 94       	inc	r11
    5fea:	04 c0       	rjmp	.+8      	; 0x5ff4 <vfprintf+0x31a>
    5fec:	8a 2d       	mov	r24, r10
    5fee:	86 78       	andi	r24, 0x86	; 134
    5ff0:	09 f0       	breq	.+2      	; 0x5ff4 <vfprintf+0x31a>
    5ff2:	b3 94       	inc	r11
    5ff4:	a3 fc       	sbrc	r10, 3
    5ff6:	10 c0       	rjmp	.+32     	; 0x6018 <vfprintf+0x33e>
    5ff8:	a0 fe       	sbrs	r10, 0
    5ffa:	06 c0       	rjmp	.+12     	; 0x6008 <vfprintf+0x32e>
    5ffc:	b2 14       	cp	r11, r2
    5ffe:	80 f4       	brcc	.+32     	; 0x6020 <vfprintf+0x346>
    6000:	28 0c       	add	r2, r8
    6002:	92 2c       	mov	r9, r2
    6004:	9b 18       	sub	r9, r11
    6006:	0d c0       	rjmp	.+26     	; 0x6022 <vfprintf+0x348>
    6008:	b2 14       	cp	r11, r2
    600a:	58 f4       	brcc	.+22     	; 0x6022 <vfprintf+0x348>
    600c:	b6 01       	movw	r22, r12
    600e:	80 e2       	ldi	r24, 0x20	; 32
    6010:	90 e0       	ldi	r25, 0x00	; 0
    6012:	76 d0       	rcall	.+236    	; 0x6100 <fputc>
    6014:	b3 94       	inc	r11
    6016:	f8 cf       	rjmp	.-16     	; 0x6008 <vfprintf+0x32e>
    6018:	b2 14       	cp	r11, r2
    601a:	18 f4       	brcc	.+6      	; 0x6022 <vfprintf+0x348>
    601c:	2b 18       	sub	r2, r11
    601e:	02 c0       	rjmp	.+4      	; 0x6024 <vfprintf+0x34a>
    6020:	98 2c       	mov	r9, r8
    6022:	21 2c       	mov	r2, r1
    6024:	a4 fe       	sbrs	r10, 4
    6026:	0f c0       	rjmp	.+30     	; 0x6046 <vfprintf+0x36c>
    6028:	b6 01       	movw	r22, r12
    602a:	80 e3       	ldi	r24, 0x30	; 48
    602c:	90 e0       	ldi	r25, 0x00	; 0
    602e:	68 d0       	rcall	.+208    	; 0x6100 <fputc>
    6030:	a2 fe       	sbrs	r10, 2
    6032:	16 c0       	rjmp	.+44     	; 0x6060 <vfprintf+0x386>
    6034:	a1 fc       	sbrc	r10, 1
    6036:	03 c0       	rjmp	.+6      	; 0x603e <vfprintf+0x364>
    6038:	88 e7       	ldi	r24, 0x78	; 120
    603a:	90 e0       	ldi	r25, 0x00	; 0
    603c:	02 c0       	rjmp	.+4      	; 0x6042 <vfprintf+0x368>
    603e:	88 e5       	ldi	r24, 0x58	; 88
    6040:	90 e0       	ldi	r25, 0x00	; 0
    6042:	b6 01       	movw	r22, r12
    6044:	0c c0       	rjmp	.+24     	; 0x605e <vfprintf+0x384>
    6046:	8a 2d       	mov	r24, r10
    6048:	86 78       	andi	r24, 0x86	; 134
    604a:	51 f0       	breq	.+20     	; 0x6060 <vfprintf+0x386>
    604c:	a1 fe       	sbrs	r10, 1
    604e:	02 c0       	rjmp	.+4      	; 0x6054 <vfprintf+0x37a>
    6050:	8b e2       	ldi	r24, 0x2B	; 43
    6052:	01 c0       	rjmp	.+2      	; 0x6056 <vfprintf+0x37c>
    6054:	80 e2       	ldi	r24, 0x20	; 32
    6056:	a7 fc       	sbrc	r10, 7
    6058:	8d e2       	ldi	r24, 0x2D	; 45
    605a:	b6 01       	movw	r22, r12
    605c:	90 e0       	ldi	r25, 0x00	; 0
    605e:	50 d0       	rcall	.+160    	; 0x6100 <fputc>
    6060:	89 14       	cp	r8, r9
    6062:	30 f4       	brcc	.+12     	; 0x6070 <vfprintf+0x396>
    6064:	b6 01       	movw	r22, r12
    6066:	80 e3       	ldi	r24, 0x30	; 48
    6068:	90 e0       	ldi	r25, 0x00	; 0
    606a:	4a d0       	rcall	.+148    	; 0x6100 <fputc>
    606c:	9a 94       	dec	r9
    606e:	f8 cf       	rjmp	.-16     	; 0x6060 <vfprintf+0x386>
    6070:	8a 94       	dec	r8
    6072:	f3 01       	movw	r30, r6
    6074:	e8 0d       	add	r30, r8
    6076:	f1 1d       	adc	r31, r1
    6078:	80 81       	ld	r24, Z
    607a:	b6 01       	movw	r22, r12
    607c:	90 e0       	ldi	r25, 0x00	; 0
    607e:	40 d0       	rcall	.+128    	; 0x6100 <fputc>
    6080:	81 10       	cpse	r8, r1
    6082:	f6 cf       	rjmp	.-20     	; 0x6070 <vfprintf+0x396>
    6084:	22 20       	and	r2, r2
    6086:	09 f4       	brne	.+2      	; 0x608a <vfprintf+0x3b0>
    6088:	4e ce       	rjmp	.-868    	; 0x5d26 <vfprintf+0x4c>
    608a:	b6 01       	movw	r22, r12
    608c:	80 e2       	ldi	r24, 0x20	; 32
    608e:	90 e0       	ldi	r25, 0x00	; 0
    6090:	37 d0       	rcall	.+110    	; 0x6100 <fputc>
    6092:	2a 94       	dec	r2
    6094:	f7 cf       	rjmp	.-18     	; 0x6084 <vfprintf+0x3aa>
    6096:	f6 01       	movw	r30, r12
    6098:	86 81       	ldd	r24, Z+6	; 0x06
    609a:	97 81       	ldd	r25, Z+7	; 0x07
    609c:	02 c0       	rjmp	.+4      	; 0x60a2 <vfprintf+0x3c8>
    609e:	8f ef       	ldi	r24, 0xFF	; 255
    60a0:	9f ef       	ldi	r25, 0xFF	; 255
    60a2:	2b 96       	adiw	r28, 0x0b	; 11
    60a4:	0f b6       	in	r0, 0x3f	; 63
    60a6:	f8 94       	cli
    60a8:	de bf       	out	0x3e, r29	; 62
    60aa:	0f be       	out	0x3f, r0	; 63
    60ac:	cd bf       	out	0x3d, r28	; 61
    60ae:	df 91       	pop	r29
    60b0:	cf 91       	pop	r28
    60b2:	1f 91       	pop	r17
    60b4:	0f 91       	pop	r16
    60b6:	ff 90       	pop	r15
    60b8:	ef 90       	pop	r14
    60ba:	df 90       	pop	r13
    60bc:	cf 90       	pop	r12
    60be:	bf 90       	pop	r11
    60c0:	af 90       	pop	r10
    60c2:	9f 90       	pop	r9
    60c4:	8f 90       	pop	r8
    60c6:	7f 90       	pop	r7
    60c8:	6f 90       	pop	r6
    60ca:	5f 90       	pop	r5
    60cc:	4f 90       	pop	r4
    60ce:	3f 90       	pop	r3
    60d0:	2f 90       	pop	r2
    60d2:	08 95       	ret

000060d4 <strnlen_P>:
    60d4:	fc 01       	movw	r30, r24
    60d6:	05 90       	lpm	r0, Z+
    60d8:	61 50       	subi	r22, 0x01	; 1
    60da:	70 40       	sbci	r23, 0x00	; 0
    60dc:	01 10       	cpse	r0, r1
    60de:	d8 f7       	brcc	.-10     	; 0x60d6 <strnlen_P+0x2>
    60e0:	80 95       	com	r24
    60e2:	90 95       	com	r25
    60e4:	8e 0f       	add	r24, r30
    60e6:	9f 1f       	adc	r25, r31
    60e8:	08 95       	ret

000060ea <strnlen>:
    60ea:	fc 01       	movw	r30, r24
    60ec:	61 50       	subi	r22, 0x01	; 1
    60ee:	70 40       	sbci	r23, 0x00	; 0
    60f0:	01 90       	ld	r0, Z+
    60f2:	01 10       	cpse	r0, r1
    60f4:	d8 f7       	brcc	.-10     	; 0x60ec <strnlen+0x2>
    60f6:	80 95       	com	r24
    60f8:	90 95       	com	r25
    60fa:	8e 0f       	add	r24, r30
    60fc:	9f 1f       	adc	r25, r31
    60fe:	08 95       	ret

00006100 <fputc>:
    6100:	0f 93       	push	r16
    6102:	1f 93       	push	r17
    6104:	cf 93       	push	r28
    6106:	df 93       	push	r29
    6108:	fb 01       	movw	r30, r22
    610a:	23 81       	ldd	r18, Z+3	; 0x03
    610c:	21 fd       	sbrc	r18, 1
    610e:	03 c0       	rjmp	.+6      	; 0x6116 <fputc+0x16>
    6110:	8f ef       	ldi	r24, 0xFF	; 255
    6112:	9f ef       	ldi	r25, 0xFF	; 255
    6114:	2c c0       	rjmp	.+88     	; 0x616e <fputc+0x6e>
    6116:	22 ff       	sbrs	r18, 2
    6118:	16 c0       	rjmp	.+44     	; 0x6146 <fputc+0x46>
    611a:	46 81       	ldd	r20, Z+6	; 0x06
    611c:	57 81       	ldd	r21, Z+7	; 0x07
    611e:	24 81       	ldd	r18, Z+4	; 0x04
    6120:	35 81       	ldd	r19, Z+5	; 0x05
    6122:	42 17       	cp	r20, r18
    6124:	53 07       	cpc	r21, r19
    6126:	44 f4       	brge	.+16     	; 0x6138 <fputc+0x38>
    6128:	a0 81       	ld	r26, Z
    612a:	b1 81       	ldd	r27, Z+1	; 0x01
    612c:	9d 01       	movw	r18, r26
    612e:	2f 5f       	subi	r18, 0xFF	; 255
    6130:	3f 4f       	sbci	r19, 0xFF	; 255
    6132:	31 83       	std	Z+1, r19	; 0x01
    6134:	20 83       	st	Z, r18
    6136:	8c 93       	st	X, r24
    6138:	26 81       	ldd	r18, Z+6	; 0x06
    613a:	37 81       	ldd	r19, Z+7	; 0x07
    613c:	2f 5f       	subi	r18, 0xFF	; 255
    613e:	3f 4f       	sbci	r19, 0xFF	; 255
    6140:	37 83       	std	Z+7, r19	; 0x07
    6142:	26 83       	std	Z+6, r18	; 0x06
    6144:	14 c0       	rjmp	.+40     	; 0x616e <fputc+0x6e>
    6146:	8b 01       	movw	r16, r22
    6148:	ec 01       	movw	r28, r24
    614a:	fb 01       	movw	r30, r22
    614c:	00 84       	ldd	r0, Z+8	; 0x08
    614e:	f1 85       	ldd	r31, Z+9	; 0x09
    6150:	e0 2d       	mov	r30, r0
    6152:	09 95       	icall
    6154:	89 2b       	or	r24, r25
    6156:	e1 f6       	brne	.-72     	; 0x6110 <fputc+0x10>
    6158:	d8 01       	movw	r26, r16
    615a:	16 96       	adiw	r26, 0x06	; 6
    615c:	8d 91       	ld	r24, X+
    615e:	9c 91       	ld	r25, X
    6160:	17 97       	sbiw	r26, 0x07	; 7
    6162:	01 96       	adiw	r24, 0x01	; 1
    6164:	17 96       	adiw	r26, 0x07	; 7
    6166:	9c 93       	st	X, r25
    6168:	8e 93       	st	-X, r24
    616a:	16 97       	sbiw	r26, 0x06	; 6
    616c:	ce 01       	movw	r24, r28
    616e:	df 91       	pop	r29
    6170:	cf 91       	pop	r28
    6172:	1f 91       	pop	r17
    6174:	0f 91       	pop	r16
    6176:	08 95       	ret

00006178 <__ultoa_invert>:
    6178:	fa 01       	movw	r30, r20
    617a:	aa 27       	eor	r26, r26
    617c:	28 30       	cpi	r18, 0x08	; 8
    617e:	51 f1       	breq	.+84     	; 0x61d4 <__ultoa_invert+0x5c>
    6180:	20 31       	cpi	r18, 0x10	; 16
    6182:	81 f1       	breq	.+96     	; 0x61e4 <__ultoa_invert+0x6c>
    6184:	e8 94       	clt
    6186:	6f 93       	push	r22
    6188:	6e 7f       	andi	r22, 0xFE	; 254
    618a:	6e 5f       	subi	r22, 0xFE	; 254
    618c:	7f 4f       	sbci	r23, 0xFF	; 255
    618e:	8f 4f       	sbci	r24, 0xFF	; 255
    6190:	9f 4f       	sbci	r25, 0xFF	; 255
    6192:	af 4f       	sbci	r26, 0xFF	; 255
    6194:	b1 e0       	ldi	r27, 0x01	; 1
    6196:	3e d0       	rcall	.+124    	; 0x6214 <__ultoa_invert+0x9c>
    6198:	b4 e0       	ldi	r27, 0x04	; 4
    619a:	3c d0       	rcall	.+120    	; 0x6214 <__ultoa_invert+0x9c>
    619c:	67 0f       	add	r22, r23
    619e:	78 1f       	adc	r23, r24
    61a0:	89 1f       	adc	r24, r25
    61a2:	9a 1f       	adc	r25, r26
    61a4:	a1 1d       	adc	r26, r1
    61a6:	68 0f       	add	r22, r24
    61a8:	79 1f       	adc	r23, r25
    61aa:	8a 1f       	adc	r24, r26
    61ac:	91 1d       	adc	r25, r1
    61ae:	a1 1d       	adc	r26, r1
    61b0:	6a 0f       	add	r22, r26
    61b2:	71 1d       	adc	r23, r1
    61b4:	81 1d       	adc	r24, r1
    61b6:	91 1d       	adc	r25, r1
    61b8:	a1 1d       	adc	r26, r1
    61ba:	20 d0       	rcall	.+64     	; 0x61fc <__ultoa_invert+0x84>
    61bc:	09 f4       	brne	.+2      	; 0x61c0 <__ultoa_invert+0x48>
    61be:	68 94       	set
    61c0:	3f 91       	pop	r19
    61c2:	2a e0       	ldi	r18, 0x0A	; 10
    61c4:	26 9f       	mul	r18, r22
    61c6:	11 24       	eor	r1, r1
    61c8:	30 19       	sub	r19, r0
    61ca:	30 5d       	subi	r19, 0xD0	; 208
    61cc:	31 93       	st	Z+, r19
    61ce:	de f6       	brtc	.-74     	; 0x6186 <__ultoa_invert+0xe>
    61d0:	cf 01       	movw	r24, r30
    61d2:	08 95       	ret
    61d4:	46 2f       	mov	r20, r22
    61d6:	47 70       	andi	r20, 0x07	; 7
    61d8:	40 5d       	subi	r20, 0xD0	; 208
    61da:	41 93       	st	Z+, r20
    61dc:	b3 e0       	ldi	r27, 0x03	; 3
    61de:	0f d0       	rcall	.+30     	; 0x61fe <__ultoa_invert+0x86>
    61e0:	c9 f7       	brne	.-14     	; 0x61d4 <__ultoa_invert+0x5c>
    61e2:	f6 cf       	rjmp	.-20     	; 0x61d0 <__ultoa_invert+0x58>
    61e4:	46 2f       	mov	r20, r22
    61e6:	4f 70       	andi	r20, 0x0F	; 15
    61e8:	40 5d       	subi	r20, 0xD0	; 208
    61ea:	4a 33       	cpi	r20, 0x3A	; 58
    61ec:	18 f0       	brcs	.+6      	; 0x61f4 <__ultoa_invert+0x7c>
    61ee:	49 5d       	subi	r20, 0xD9	; 217
    61f0:	31 fd       	sbrc	r19, 1
    61f2:	40 52       	subi	r20, 0x20	; 32
    61f4:	41 93       	st	Z+, r20
    61f6:	02 d0       	rcall	.+4      	; 0x61fc <__ultoa_invert+0x84>
    61f8:	a9 f7       	brne	.-22     	; 0x61e4 <__ultoa_invert+0x6c>
    61fa:	ea cf       	rjmp	.-44     	; 0x61d0 <__ultoa_invert+0x58>
    61fc:	b4 e0       	ldi	r27, 0x04	; 4
    61fe:	a6 95       	lsr	r26
    6200:	97 95       	ror	r25
    6202:	87 95       	ror	r24
    6204:	77 95       	ror	r23
    6206:	67 95       	ror	r22
    6208:	ba 95       	dec	r27
    620a:	c9 f7       	brne	.-14     	; 0x61fe <__ultoa_invert+0x86>
    620c:	00 97       	sbiw	r24, 0x00	; 0
    620e:	61 05       	cpc	r22, r1
    6210:	71 05       	cpc	r23, r1
    6212:	08 95       	ret
    6214:	9b 01       	movw	r18, r22
    6216:	ac 01       	movw	r20, r24
    6218:	0a 2e       	mov	r0, r26
    621a:	06 94       	lsr	r0
    621c:	57 95       	ror	r21
    621e:	47 95       	ror	r20
    6220:	37 95       	ror	r19
    6222:	27 95       	ror	r18
    6224:	ba 95       	dec	r27
    6226:	c9 f7       	brne	.-14     	; 0x621a <__ultoa_invert+0xa2>
    6228:	62 0f       	add	r22, r18
    622a:	73 1f       	adc	r23, r19
    622c:	84 1f       	adc	r24, r20
    622e:	95 1f       	adc	r25, r21
    6230:	a0 1d       	adc	r26, r0
    6232:	08 95       	ret

00006234 <_exit>:
    6234:	f8 94       	cli

00006236 <__stop_program>:
    6236:	ff cf       	rjmp	.-2      	; 0x6236 <__stop_program>
