-- generated by newgenasym Thu Dec 31 11:14:01 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tps54286pwp is
    port (    
	BOOT1:     INOUT  STD_LOGIC;    
	BOOT2:     INOUT  STD_LOGIC;    
	BP:        INOUT  STD_LOGIC;    
	\en1#\:    INOUT  STD_LOGIC;    
	\en2#\:    INOUT  STD_LOGIC;    
	FB1:       INOUT  STD_LOGIC;    
	FB2:       INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	ILIM2:     INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	PVDD1:     INOUT  STD_LOGIC;    
	PVDD2:     INOUT  STD_LOGIC;    
	SEQ:       INOUT  STD_LOGIC;    
	SW1:       INOUT  STD_LOGIC;    
	SW2:       INOUT  STD_LOGIC);
end tps54286pwp;
