
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,0,rT,rD,0}                         Premise(F2)
	S3= ICache[addr]={17,0,rT,rD,0}                             Premise(F3)
	S4= CP1[rD]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={17,0,rT,rD,0}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={17,0,rT,rD,0}                                   Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={17,0,rT,rD,0}                            Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={17,0,rT,rD,0}                            ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={17,0,rT,rD,0}                                    IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={17,0,rT,rD,0}                        IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlCP1=0                                              Premise(F26)
	S47= CP1[rD]=a                                              CP1-Hold(S4,S46)
	S48= CtrlGPR=0                                              Premise(F27)

ID	S49= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S50= PC.Out=addr+4                                          PC-Out(S35)
	S51= PC.CIA=addr                                            PC-Out(S36)
	S52= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S53= IR.Out={17,0,rT,rD,0}                                  IR-Out(S41)
	S54= IR.Out31_26=17                                         IR-Out(S41)
	S55= IR.Out25_21=0                                          IR-Out(S41)
	S56= IR.Out20_16=rT                                         IR-Out(S41)
	S57= IR.Out15_11=rD                                         IR-Out(S41)
	S58= IR.Out10_0=0                                           IR-Out(S41)
	S59= IR.Out31_26=>CU.Op                                     Premise(F43)
	S60= CU.Op=17                                               Path(S54,S59)
	S61= IR.Out25_21=>CU.IRFunc2                                Premise(F44)
	S62= CU.IRFunc2=0                                           Path(S55,S61)
	S63= IR.Out15_11=>CP1.RReg                                  Premise(F45)
	S64= CP1.RReg=rD                                            Path(S57,S63)
	S65= CP1.Rdata=a                                            CP1-Read(S64,S47)
	S66= IR.Out20_16=>GPR.WReg                                  Premise(F46)
	S67= GPR.WReg=rT                                            Path(S56,S66)
	S68= CP1.Rdata=>GPR.WData                                   Premise(F47)
	S69= GPR.WData=a                                            Path(S65,S68)
	S70= CtrlASIDIn=0                                           Premise(F48)
	S71= CtrlCP0=0                                              Premise(F49)
	S72= CP0[ASID]=pid                                          CP0-Hold(S29,S71)
	S73= CtrlEPCIn=0                                            Premise(F50)
	S74= CtrlExCodeIn=0                                         Premise(F51)
	S75= CtrlIMMU=0                                             Premise(F52)
	S76= CtrlPC=0                                               Premise(F53)
	S77= CtrlPCInc=0                                            Premise(F54)
	S78= PC[CIA]=addr                                           PC-Hold(S36,S77)
	S79= PC[Out]=addr+4                                         PC-Hold(S35,S76,S77)
	S80= CtrlIAddrReg=0                                         Premise(F55)
	S81= CtrlICache=0                                           Premise(F56)
	S82= ICache[addr]={17,0,rT,rD,0}                            ICache-Hold(S39,S81)
	S83= CtrlIR=0                                               Premise(F57)
	S84= [IR]={17,0,rT,rD,0}                                    IR-Hold(S41,S83)
	S85= CtrlICacheReg=0                                        Premise(F58)
	S86= CtrlIMem=0                                             Premise(F59)
	S87= IMem[{pid,addr}]={17,0,rT,rD,0}                        IMem-Hold(S44,S86)
	S88= CtrlIRMux=0                                            Premise(F60)
	S89= CtrlCP1=0                                              Premise(F61)
	S90= CP1[rD]=a                                              CP1-Hold(S47,S89)
	S91= CtrlGPR=1                                              Premise(F62)
	S92= GPR[rT]=a                                              GPR-Write(S67,S69,S91)

EX	S93= CP0.ASID=pid                                           CP0-Read-ASID(S72)
	S94= PC.CIA=addr                                            PC-Out(S78)
	S95= PC.CIA31_28=addr[31:28]                                PC-Out(S78)
	S96= PC.Out=addr+4                                          PC-Out(S79)
	S97= IR.Out={17,0,rT,rD,0}                                  IR-Out(S84)
	S98= IR.Out31_26=17                                         IR-Out(S84)
	S99= IR.Out25_21=0                                          IR-Out(S84)
	S100= IR.Out20_16=rT                                        IR-Out(S84)
	S101= IR.Out15_11=rD                                        IR-Out(S84)
	S102= IR.Out10_0=0                                          IR-Out(S84)
	S103= CtrlASIDIn=0                                          Premise(F63)
	S104= CtrlCP0=0                                             Premise(F64)
	S105= CP0[ASID]=pid                                         CP0-Hold(S72,S104)
	S106= CtrlEPCIn=0                                           Premise(F65)
	S107= CtrlExCodeIn=0                                        Premise(F66)
	S108= CtrlIMMU=0                                            Premise(F67)
	S109= CtrlPC=0                                              Premise(F68)
	S110= CtrlPCInc=0                                           Premise(F69)
	S111= PC[CIA]=addr                                          PC-Hold(S78,S110)
	S112= PC[Out]=addr+4                                        PC-Hold(S79,S109,S110)
	S113= CtrlIAddrReg=0                                        Premise(F70)
	S114= CtrlICache=0                                          Premise(F71)
	S115= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S82,S114)
	S116= CtrlIR=0                                              Premise(F72)
	S117= [IR]={17,0,rT,rD,0}                                   IR-Hold(S84,S116)
	S118= CtrlICacheReg=0                                       Premise(F73)
	S119= CtrlIMem=0                                            Premise(F74)
	S120= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S87,S119)
	S121= CtrlIRMux=0                                           Premise(F75)
	S122= CtrlCP1=0                                             Premise(F76)
	S123= CP1[rD]=a                                             CP1-Hold(S90,S122)
	S124= CtrlGPR=0                                             Premise(F77)
	S125= GPR[rT]=a                                             GPR-Hold(S92,S124)

MEM	S126= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S127= PC.CIA=addr                                           PC-Out(S111)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S111)
	S129= PC.Out=addr+4                                         PC-Out(S112)
	S130= IR.Out={17,0,rT,rD,0}                                 IR-Out(S117)
	S131= IR.Out31_26=17                                        IR-Out(S117)
	S132= IR.Out25_21=0                                         IR-Out(S117)
	S133= IR.Out20_16=rT                                        IR-Out(S117)
	S134= IR.Out15_11=rD                                        IR-Out(S117)
	S135= IR.Out10_0=0                                          IR-Out(S117)
	S136= CtrlASIDIn=0                                          Premise(F78)
	S137= CtrlCP0=0                                             Premise(F79)
	S138= CP0[ASID]=pid                                         CP0-Hold(S105,S137)
	S139= CtrlEPCIn=0                                           Premise(F80)
	S140= CtrlExCodeIn=0                                        Premise(F81)
	S141= CtrlIMMU=0                                            Premise(F82)
	S142= CtrlPC=0                                              Premise(F83)
	S143= CtrlPCInc=0                                           Premise(F84)
	S144= PC[CIA]=addr                                          PC-Hold(S111,S143)
	S145= PC[Out]=addr+4                                        PC-Hold(S112,S142,S143)
	S146= CtrlIAddrReg=0                                        Premise(F85)
	S147= CtrlICache=0                                          Premise(F86)
	S148= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S115,S147)
	S149= CtrlIR=0                                              Premise(F87)
	S150= [IR]={17,0,rT,rD,0}                                   IR-Hold(S117,S149)
	S151= CtrlICacheReg=0                                       Premise(F88)
	S152= CtrlIMem=0                                            Premise(F89)
	S153= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S120,S152)
	S154= CtrlIRMux=0                                           Premise(F90)
	S155= CtrlCP1=0                                             Premise(F91)
	S156= CP1[rD]=a                                             CP1-Hold(S123,S155)
	S157= CtrlGPR=0                                             Premise(F92)
	S158= GPR[rT]=a                                             GPR-Hold(S125,S157)

MEM(DMMU1)	S159= CP0.ASID=pid                                          CP0-Read-ASID(S138)
	S160= PC.CIA=addr                                           PC-Out(S144)
	S161= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S162= PC.Out=addr+4                                         PC-Out(S145)
	S163= IR.Out={17,0,rT,rD,0}                                 IR-Out(S150)
	S164= IR.Out31_26=17                                        IR-Out(S150)
	S165= IR.Out25_21=0                                         IR-Out(S150)
	S166= IR.Out20_16=rT                                        IR-Out(S150)
	S167= IR.Out15_11=rD                                        IR-Out(S150)
	S168= IR.Out10_0=0                                          IR-Out(S150)
	S169= CtrlASIDIn=0                                          Premise(F93)
	S170= CtrlCP0=0                                             Premise(F94)
	S171= CP0[ASID]=pid                                         CP0-Hold(S138,S170)
	S172= CtrlEPCIn=0                                           Premise(F95)
	S173= CtrlExCodeIn=0                                        Premise(F96)
	S174= CtrlIMMU=0                                            Premise(F97)
	S175= CtrlPC=0                                              Premise(F98)
	S176= CtrlPCInc=0                                           Premise(F99)
	S177= PC[CIA]=addr                                          PC-Hold(S144,S176)
	S178= PC[Out]=addr+4                                        PC-Hold(S145,S175,S176)
	S179= CtrlIAddrReg=0                                        Premise(F100)
	S180= CtrlICache=0                                          Premise(F101)
	S181= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S148,S180)
	S182= CtrlIR=0                                              Premise(F102)
	S183= [IR]={17,0,rT,rD,0}                                   IR-Hold(S150,S182)
	S184= CtrlICacheReg=0                                       Premise(F103)
	S185= CtrlIMem=0                                            Premise(F104)
	S186= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S153,S185)
	S187= CtrlIRMux=0                                           Premise(F105)
	S188= CtrlCP1=0                                             Premise(F106)
	S189= CP1[rD]=a                                             CP1-Hold(S156,S188)
	S190= CtrlGPR=0                                             Premise(F107)
	S191= GPR[rT]=a                                             GPR-Hold(S158,S190)

MEM(DMMU2)	S192= CP0.ASID=pid                                          CP0-Read-ASID(S171)
	S193= PC.CIA=addr                                           PC-Out(S177)
	S194= PC.CIA31_28=addr[31:28]                               PC-Out(S177)
	S195= PC.Out=addr+4                                         PC-Out(S178)
	S196= IR.Out={17,0,rT,rD,0}                                 IR-Out(S183)
	S197= IR.Out31_26=17                                        IR-Out(S183)
	S198= IR.Out25_21=0                                         IR-Out(S183)
	S199= IR.Out20_16=rT                                        IR-Out(S183)
	S200= IR.Out15_11=rD                                        IR-Out(S183)
	S201= IR.Out10_0=0                                          IR-Out(S183)
	S202= CtrlASIDIn=0                                          Premise(F108)
	S203= CtrlCP0=0                                             Premise(F109)
	S204= CP0[ASID]=pid                                         CP0-Hold(S171,S203)
	S205= CtrlEPCIn=0                                           Premise(F110)
	S206= CtrlExCodeIn=0                                        Premise(F111)
	S207= CtrlIMMU=0                                            Premise(F112)
	S208= CtrlPC=0                                              Premise(F113)
	S209= CtrlPCInc=0                                           Premise(F114)
	S210= PC[CIA]=addr                                          PC-Hold(S177,S209)
	S211= PC[Out]=addr+4                                        PC-Hold(S178,S208,S209)
	S212= CtrlIAddrReg=0                                        Premise(F115)
	S213= CtrlICache=0                                          Premise(F116)
	S214= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S181,S213)
	S215= CtrlIR=0                                              Premise(F117)
	S216= [IR]={17,0,rT,rD,0}                                   IR-Hold(S183,S215)
	S217= CtrlICacheReg=0                                       Premise(F118)
	S218= CtrlIMem=0                                            Premise(F119)
	S219= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S186,S218)
	S220= CtrlIRMux=0                                           Premise(F120)
	S221= CtrlCP1=0                                             Premise(F121)
	S222= CP1[rD]=a                                             CP1-Hold(S189,S221)
	S223= CtrlGPR=0                                             Premise(F122)
	S224= GPR[rT]=a                                             GPR-Hold(S191,S223)

WB	S225= CP0.ASID=pid                                          CP0-Read-ASID(S204)
	S226= PC.CIA=addr                                           PC-Out(S210)
	S227= PC.CIA31_28=addr[31:28]                               PC-Out(S210)
	S228= PC.Out=addr+4                                         PC-Out(S211)
	S229= IR.Out={17,0,rT,rD,0}                                 IR-Out(S216)
	S230= IR.Out31_26=17                                        IR-Out(S216)
	S231= IR.Out25_21=0                                         IR-Out(S216)
	S232= IR.Out20_16=rT                                        IR-Out(S216)
	S233= IR.Out15_11=rD                                        IR-Out(S216)
	S234= IR.Out10_0=0                                          IR-Out(S216)
	S235= CtrlASIDIn=0                                          Premise(F123)
	S236= CtrlCP0=0                                             Premise(F124)
	S237= CP0[ASID]=pid                                         CP0-Hold(S204,S236)
	S238= CtrlEPCIn=0                                           Premise(F125)
	S239= CtrlExCodeIn=0                                        Premise(F126)
	S240= CtrlIMMU=0                                            Premise(F127)
	S241= CtrlPC=0                                              Premise(F128)
	S242= CtrlPCInc=0                                           Premise(F129)
	S243= PC[CIA]=addr                                          PC-Hold(S210,S242)
	S244= PC[Out]=addr+4                                        PC-Hold(S211,S241,S242)
	S245= CtrlIAddrReg=0                                        Premise(F130)
	S246= CtrlICache=0                                          Premise(F131)
	S247= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S214,S246)
	S248= CtrlIR=0                                              Premise(F132)
	S249= [IR]={17,0,rT,rD,0}                                   IR-Hold(S216,S248)
	S250= CtrlICacheReg=0                                       Premise(F133)
	S251= CtrlIMem=0                                            Premise(F134)
	S252= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S219,S251)
	S253= CtrlIRMux=0                                           Premise(F135)
	S254= CtrlCP1=0                                             Premise(F136)
	S255= CP1[rD]=a                                             CP1-Hold(S222,S254)
	S256= CtrlGPR=0                                             Premise(F137)
	S257= GPR[rT]=a                                             GPR-Hold(S224,S256)

POST	S237= CP0[ASID]=pid                                         CP0-Hold(S204,S236)
	S243= PC[CIA]=addr                                          PC-Hold(S210,S242)
	S244= PC[Out]=addr+4                                        PC-Hold(S211,S241,S242)
	S247= ICache[addr]={17,0,rT,rD,0}                           ICache-Hold(S214,S246)
	S249= [IR]={17,0,rT,rD,0}                                   IR-Hold(S216,S248)
	S252= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S219,S251)
	S255= CP1[rD]=a                                             CP1-Hold(S222,S254)
	S257= GPR[rT]=a                                             GPR-Hold(S224,S256)

