INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/binaryzation_2/src/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.gen/sources_1/ip/binaryzation_2/sim/binaryzation_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_acc
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block_median
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_median
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/vision_thor_median/vision_thor.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
