Item(by='rathel', descendants=None, kids=[25456529, 25457145, 25456740, 25458638], score=None, time=1608215462, title=None, item_type='comment', url=None, parent=25454659, text='The whole digital ASIC synthesis flow revolves around timing closure i.e. satisfying setup and hold at max possible clock speed.<p>I guess we may even have to invent a new HDL to pursue asynchronous paradigm efficiently.')