Partition Merge report for Generator
Thu May 04 20:26:58 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Thu May 04 20:26:58 2017       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; Generator                                   ;
; Top-level Entity Name              ; GeneraterTop                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,948                                       ;
;     Total combinational functions  ; 2,201                                       ;
;     Dedicated logic registers      ; 1,495                                       ;
; Total registers                    ; 1495                                        ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 242,688                                     ;
; Embedded Multiplier 9-bit elements ; 36                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                            ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                      ; Details                                                                                                ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+
; DAC_CLK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|dac_clk               ; N/A                                                                                                    ;
; DAC_CLK                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|dac_clk               ; N/A                                                                                                    ;
; CLK                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLK                                    ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_duty[7]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_duty[7]~0           ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_duty[7]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_duty[7]~0           ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_freq[7]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_freq[7]~0           ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_freq[7]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_freq[7]~0           ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_wave[0]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_wave[0]~0           ; N/A                                                                                                    ;
; FSMC_CTRL:fsmc|ch1_wave[0]~0           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FSMC_CTRL:fsmc|ch1_wave[0]~0           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[0]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[0]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[0]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[0]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[10]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[10]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[10]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[10]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[11]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[11]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[11]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[11]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[12]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[12]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[12]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[12]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[13]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[13]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[14]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[14]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[15]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[15]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch1_data[1]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[1]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[1]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[1]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[2]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[2]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[2]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[2]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[3]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[3]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[3]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[3]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[4]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[4]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[4]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[4]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[5]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[5]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[5]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[5]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[6]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[6]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[6]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[6]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[7]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[7]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[7]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[7]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[8]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[8]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[8]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[8]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[9]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[9]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch1_data[9]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch1_data[9]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[0]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[0]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[0]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[0]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[10]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[10]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[10]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[10]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[11]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[11]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[11]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[11]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[12]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[12]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[12]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[12]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[13]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch2_data[13]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch2_data[14]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[14]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[14]          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[14]          ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[15]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch2_data[15]          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; TLV5614_CTRL:dac|ch2_data[1]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[1]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[1]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[1]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[2]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[2]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[2]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[2]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[3]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[3]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[3]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[3]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[4]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[4]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[4]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[4]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[5]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[5]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[5]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[5]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[6]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[6]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[6]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[6]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[7]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[7]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[7]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[7]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[8]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[8]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[8]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[8]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[9]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[9]           ; N/A                                                                                                    ;
; TLV5614_CTRL:dac|ch2_data[9]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TLV5614_CTRL:dac|ch2_data[9]           ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[0]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[0]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[0]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[0]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[10]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[10]   ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[10]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[10]   ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[11]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[11]   ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[11]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[11]   ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[12]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[12]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[13]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[13]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[14]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[14]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[15]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[15]   ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                    ; A newer post-synthesis netlist was used.  Recompile again after fitting to succesfully tap the signal. ;
; WaveController:ch1_ctrl|dac_data[1]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[1]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[1]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[1]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[2]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[2]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[2]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[2]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[3]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[3]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[3]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[3]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[4]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[4]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[4]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[4]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[5]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[5]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[5]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[5]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[6]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[6]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[6]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[6]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[7]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[7]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[7]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[7]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[8]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[8]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[8]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[8]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[9]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[9]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|dac_data[9]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|dac_data[9]    ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|trigger_signal ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|trigger_signal ; N/A                                                                                                    ;
; WaveController:ch1_ctrl|trigger_signal ; post-fitting  ; connected ; Top                            ; post-synthesis    ; WaveController:ch1_ctrl|trigger_signal ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                    ;
; auto_stp_external_storage_qualifier    ; dynamic pin   ; connected ; Top                            ; post-synthesis    ; auto_stp_external_storage_qualifier    ; N/A                                                                                                    ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 1769   ; 188              ; 994                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total combinational functions               ; 1631   ; 172              ; 398                            ; 0                              ;
; Logic element usage by number of LUT inputs ;        ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 567    ; 74               ; 106                            ; 0                              ;
;     -- 3 input functions                    ; 417    ; 57               ; 159                            ; 0                              ;
;     -- <=2 input functions                  ; 647    ; 41               ; 133                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Logic elements by mode                      ;        ;                  ;                                ;                                ;
;     -- normal mode                          ; 1115   ; 164              ; 324                            ; 0                              ;
;     -- arithmetic mode                      ; 516    ; 8                ; 74                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total registers                             ; 512    ; 112              ; 871                            ; 0                              ;
;     -- Dedicated logic registers            ; 512    ; 112              ; 871                            ; 0                              ;
;     -- I/O registers                        ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 35     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 36     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 132096 ; 0                ; 110592                         ; 0                              ;
; Total RAM block bits                        ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0      ; 0                ; 0                              ; 1                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 157    ; 162              ; 1294                           ; 1                              ;
;     -- Registered Input Connections         ; 60     ; 122              ; 904                            ; 0                              ;
;     -- Output Connections                   ; 1323   ; 241              ; 34                             ; 16                             ;
;     -- Registered Output Connections        ; 87     ; 240              ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 10535  ; 1172             ; 5290                           ; 18                             ;
;     -- Registered Connections               ; 3619   ; 849              ; 3670                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 160    ; 211              ; 1092                           ; 17                             ;
;     -- sld_hub:auto_hub                     ; 211    ; 20               ; 172                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1092   ; 172              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 17     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 31     ; 77               ; 227                            ; 1                              ;
;     -- Output Ports                         ; 13     ; 95               ; 121                            ; 1                              ;
;     -- Bidir Ports                          ; 16     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 3                ; 60                             ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 51               ; 107                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 1                ; 32                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 33               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 50               ; 55                             ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 55               ; 69                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 48               ; 109                            ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                ;
+--------------------------------------------------------------------------------+--------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                           ; Partition                      ; Type          ; Location ; Status                                     ;
+--------------------------------------------------------------------------------+--------------------------------+---------------+----------+--------------------------------------------+
; Addr[0]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[0]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[0]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[1]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[1]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[1]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[2]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[2]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[2]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[3]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[3]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[3]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[4]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[4]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[4]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[5]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[5]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[5]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[6]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[6]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[6]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; Addr[7]                                                                        ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- Addr[7]                                                                 ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Addr[7]~input                                                           ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; CLK                                                                            ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- CLK                                                                     ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLK~input                                                               ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; CS_n                                                                           ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- CS_n                                                                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CS_n~input                                                              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_CLK                                                                        ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_CLK                                                                 ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_CLK~output                                                          ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_CS                                                                         ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_CS                                                                  ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_CS~output                                                           ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_DIN                                                                        ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_DIN                                                                 ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_DIN~output                                                          ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_FS                                                                         ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_FS                                                                  ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_FS~output                                                           ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_LDAC                                                                       ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_LDAC                                                                ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_LDAC~output                                                         ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DAC_PD                                                                         ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- DAC_PD                                                                  ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DAC_PD~output                                                           ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[0]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[0]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[0]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[10]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[10]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[10]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[11]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[11]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[11]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[12]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[12]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[12]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[13]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[13]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[13]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[14]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[14]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[14]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[15]                                                                   ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[15]                                                            ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[15]~output                                                     ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[1]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[1]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[1]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[2]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[2]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[2]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[3]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[3]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[3]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[4]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[4]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[4]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[5]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[5]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[5]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[6]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[6]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[6]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[7]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[7]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[7]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[8]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[8]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[8]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; DataByte[9]                                                                    ; Top                            ; Bidir Port    ; n/a      ;                                            ;
;     -- DataByte[9]                                                             ; Top                            ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DataByte[9]~output                                                      ; Top                            ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                ;                                ;               ;          ;                                            ;
; RD_n                                                                           ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- RD_n                                                                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- RD_n~input                                                              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; WR_n                                                                           ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- WR_n                                                                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- WR_n~input                                                              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; altera_reserved_tck                                                            ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                     ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                               ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; altera_reserved_tdi                                                            ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                     ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                               ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; altera_reserved_tdo                                                            ; Top                            ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; altera_reserved_tms                                                            ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                     ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                               ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                ;                                ;               ;          ;                                            ;
; auto_stp_external_storage_qualifier                                            ; Top                            ; Input Port    ; n/a      ;                                            ;
;     -- auto_stp_external_storage_qualifier                                     ; Top                            ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- auto_stp_external_storage_qualifier~input                               ; Top                            ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- sld_signaltap:auto_signaltap_0|storage_enable                           ; sld_signaltap:auto_signaltap_0 ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top                            ; Output Port   ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
; jtag.bp.fsmc_ram_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top                            ; Input Port    ; n/a      ;                                            ;
;                                                                                ;                                ;               ;          ;                                            ;
+--------------------------------------------------------------------------------+--------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,948     ;
;                                             ;           ;
; Total combinational functions               ; 2201      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 747       ;
;     -- 3 input functions                    ; 633       ;
;     -- <=2 input functions                  ; 821       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1603      ;
;     -- arithmetic mode                      ; 598       ;
;                                             ;           ;
; Total registers                             ; 1495      ;
;     -- Dedicated logic registers            ; 1495      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total memory bits                           ; 242688    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 36        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 762       ;
; Total fan-out                               ; 14899     ;
; Average fan-out                             ; 3.69      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1|ALTSYNCRAM                                                                     ; AUTO ; True Dual Port   ; 256          ; 16           ; 256          ; 16           ; 4096   ; FSMC_RAM.mif         ;
; WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Sinewave.mif ;
; WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Triwave.mif  ;
; WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Sinewave.mif ;
; WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Triwave.mif  ;
; WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Sinewave.mif ;
; WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Triwave.mif  ;
; WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Sinewave.mif ;
; WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 1000         ; 16           ; --           ; --           ; 16000  ; ../core/Triwave.mif  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 54           ; 2048         ; 54           ; 110592 ; None                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 36          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 24          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu May 04 20:26:56 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Generator -c Generator --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 122 of its 140 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 18 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3007 logic cells
    Info (21064): Implemented 198 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 36 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Thu May 04 20:26:58 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


