INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/milestone 2/source/DSP_overpack_wrapper/rtl/DSP_overpack_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP_overpack_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_DSP_tb
WARNING: [VRFC 10-3248] data object 'w0' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:73]
WARNING: [VRFC 10-3703] second declaration of 'w0' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:73]
WARNING: [VRFC 10-3248] data object 'w1' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:74]
WARNING: [VRFC 10-3703] second declaration of 'w1' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:74]
WARNING: [VRFC 10-3248] data object 'a0' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:75]
WARNING: [VRFC 10-3703] second declaration of 'a0' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:75]
WARNING: [VRFC 10-3248] data object 'a1' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:76]
WARNING: [VRFC 10-3703] second declaration of 'a1' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:76]
WARNING: [VRFC 10-3248] data object 'a2' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:77]
WARNING: [VRFC 10-3703] second declaration of 'a2' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v:77]
