<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3n/include/component/component_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00498_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3N_ADC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3N_ADC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00033.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00033.html#ad39f3b666cf738aaa481425450a645b4">   42</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#ad39f3b666cf738aaa481425450a645b4">ADC_CR</a>;        </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00033.html#a9a50f6391d438c327c03421890da8b0c">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#a9a50f6391d438c327c03421890da8b0c">ADC_MR</a>;        </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00033.html#ae21c150c2c2c89778c69b3bf8dce834a">   44</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#ae21c150c2c2c89778c69b3bf8dce834a">ADC_SEQR1</a>;     </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00033.html#af376ab5699224c74b64d6fbec657e546">   45</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#af376ab5699224c74b64d6fbec657e546">ADC_SEQR2</a>;     </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00033.html#a98e18f85418175817d824b3a43f0ab6e">   46</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#a98e18f85418175817d824b3a43f0ab6e">ADC_CHER</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00033.html#ad7cd66e7016957dd0b3429ce46ae6d9b">   47</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#ad7cd66e7016957dd0b3429ce46ae6d9b">ADC_CHDR</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00033.html#a54628eefad27d881a332c9ddad97619c">   48</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a54628eefad27d881a332c9ddad97619c">ADC_CHSR</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1];</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00033.html#a38bbb4f3f110bfb92e76dbd449103707">   50</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a38bbb4f3f110bfb92e76dbd449103707">ADC_LCDR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00033.html#ac181c90edd03d4ba5f57c8e9db53cd7e">   51</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#ac181c90edd03d4ba5f57c8e9db53cd7e">ADC_IER</a>;       </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00033.html#ac3ba8090faec5a39dde230c95b6f8bd8">   52</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#ac3ba8090faec5a39dde230c95b6f8bd8">ADC_IDR</a>;       </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00033.html#a349bb20bfbed6b76d8c06b4bd14c1257">   53</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a349bb20bfbed6b76d8c06b4bd14c1257">ADC_IMR</a>;       </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00033.html#a1d74c76ce66eb38942e3b0f291888a38">   54</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a1d74c76ce66eb38942e3b0f291888a38">ADC_ISR</a>;       </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2];</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00033.html#a34c4681a98955c7a4c64580e5c548117">   56</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a34c4681a98955c7a4c64580e5c548117">ADC_OVER</a>;      </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00033.html#a3c83a211cb6dc2908e73af00e4a69ca2">   57</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#a3c83a211cb6dc2908e73af00e4a69ca2">ADC_EMR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00033.html#a23fef5d81f67d00d2d6c1d0cba023b75">   58</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#a23fef5d81f67d00d2d6c1d0cba023b75">ADC_CWR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[2];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a00033.html#a558ec6035305fa704766a673a44814a4">   60</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CDR[16];   </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[21];</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00033.html#ab477e52bde0fb68d7320f3b6f86b24a0">   62</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#ab477e52bde0fb68d7320f3b6f86b24a0">ADC_WPMR</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00033.html#a6162057c483a6446c18625dc3add565d">   63</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a6162057c483a6446c18625dc3add565d">ADC_WPSR</a>;      </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[5];</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00033.html#a1a2f7465d8442af48f50797e9557c655">   65</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#a1a2f7465d8442af48f50797e9557c655">ADC_RPR</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a00033.html#ae837c6a971e5a9ee895c821fb4cde8f0">   66</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#ae837c6a971e5a9ee895c821fb4cde8f0">ADC_RCR</a>;       </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a00033.html#ad09220fdcd726a2744314ebdd8ffc02e">   68</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#ad09220fdcd726a2744314ebdd8ffc02e">ADC_RNPR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a00033.html#aca6012d299f3e00c032d1fe55055f58b">   69</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00033.html#aca6012d299f3e00c032d1fe55055f58b">ADC_RNCR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[2];</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a00033.html#a738a6bc90d1185466a920fa29690831b">   71</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00033.html#a738a6bc90d1185466a920fa29690831b">ADC_PTCR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a00033.html#a6d6e87080cae0ce567085beeaef9b899">   72</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#a6d6e87080cae0ce567085beeaef9b899">ADC_PTSR</a>;      </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="a00033.html">Adc</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01280.html#ga2c31214d4207b696a766ae1a178910e1">   76</a></span>&#160;<span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01280.html#ga56fbb58750e557262a437d1a10af616f">   77</a></span>&#160;<span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01280.html#ga1c1017315b6ec4fd689754eb958adc7d">   79</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01280.html#ga0984d70894c377ba6da26aaab93eb027">   80</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01280.html#ga9c484ff4c31a3c3c7b3c9da886df1dc3">   81</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01280.html#gad11e93d4ef88f443cdf0dd9892c0639d">   83</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01280.html#gaf6c2d8ca25a69771b27b2023c4677fa6">   84</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01280.html#gac409696ec19c741a748d798caec8a1e3">   85</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01280.html#gaeb94e6d91caaab7426215ed810bbe7a4">   86</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01280.html#ga9c15ec6eaa27b2e392aa2e2571f31a4d">   87</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01280.html#ga3377b06d60e42f007420996c3e5698ef">   88</a></span>&#160;<span class="preprocessor">#define ADC_MR_LOWRES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01280.html#ga6cff087653cd4523a18a1b466564716b">   89</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_10 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01280.html#ga6fe26a2e625e062cdcda904223b3a7c1">   90</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_8 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01280.html#ga394924577c53d8c5e7325f453edc192c">   91</a></span>&#160;<span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01280.html#gafb3ecf84d675ae490c1da2f6180e3924">   92</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01280.html#gaa913c458dc3b5dddf46e2f442d40a5e4">   93</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01280.html#gaf8235c7a40116783b97df9524c483c12">   94</a></span>&#160;<span class="preprocessor">#define ADC_MR_FWUP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01280.html#gae8460105c55c937b9eaf2937df0fcbc0">   95</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01280.html#gae517a83a46f0b9f3d55271cfd73fa376">   96</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01280.html#ga26be2c6b269951264240fecf089b0440">   97</a></span>&#160;<span class="preprocessor">#define ADC_MR_FREERUN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01280.html#ga8de0efd646cf40b240b0958d52e5afeb">   98</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01280.html#gacbef7d54d0fb6c7531de98c53d838b55">   99</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01280.html#gafad8659c6f591e01e81a9f0e3c364477">  101</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01280.html#ga2befc0d94b4f3fd57446418ce748c23f">  104</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Msk (0xfu &lt;&lt; ADC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01280.html#ga631145520d365a0784eb7f2863d71073">  105</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01280.html#ga285f150e41c096f9c00dceb30b9636b7">  106</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01280.html#gaec6c9192c16e3798c1548853a19e34e4">  107</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01280.html#gabdaa3a992ded30ea886eb801b30c9025">  108</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01280.html#ga4457b30a7e600c7bb5ece681c2a8b9d3">  109</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01280.html#ga58299008bd630845ab1513402c4667ac">  110</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01280.html#ga4dc4867e25dbc40f8e80668d302984a8">  111</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01280.html#gacfb7bf5dd0dcdc98b7c150dcd0aa2b70">  112</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01280.html#gacf0ed50eb450c039a566b0fcd7e86979">  113</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01280.html#gad23f690c4bb5eea8ff209509b566db77">  114</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01280.html#ga6ee2ed2e5c41895cfba8003348160eff">  115</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01280.html#gae2d240bd6308f8f8f8e24df185f92f14">  116</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a01280.html#ga4164c1359ac6c50367f09af7826e18e8">  117</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01280.html#ga39cbe75028107796726b6f44c5bc1ee3">  118</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01280.html#ga62edcf420372b2c6b65857c8a9cb588a">  119</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01280.html#ga10212162d0d83b35f05a99587ab42d15">  120</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Pos 24</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01280.html#gac7a9f8b7be2199226463bacc350fe376">  122</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Msk (0xfu &lt;&lt; ADC_MR_TRACKTIM_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_TRACKTIM_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01280.html#ga857b1949668cb4925568b7716f6c49b4">  124</a></span>&#160;<span class="preprocessor">#define ADC_MR_USEQ (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01280.html#ga7c0945d69470300355be43292ca219b2">  125</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01280.html#gadadc59cf1e76ee438da0a3be393b3de6">  126</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Pos 0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01280.html#ga5e70359767aa30285b7277aae38a7f72">  129</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH1_Pos) </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH1_Pos)))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Pos 4</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01280.html#ga8c8f03b9599cfca02c9b6878e42ad1e0">  132</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH2_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH2_Pos)))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Pos 8</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01280.html#gaa1961433869050ea73324e095239b1b8">  135</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH3_Pos) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH3_Pos)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Pos 12</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01280.html#ga4b08b8f7a54c91f5dc47b1be8012e44a">  138</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH4_Pos) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH4_Pos)))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Pos 16</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01280.html#ga4a0e1af0f827238eb77bf098057be1a3">  141</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH5_Pos) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH5_Pos)))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Pos 20</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01280.html#ga0026d1e69b10b3deb1db9ce0b13b1429">  144</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH6_Pos) </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH6_Pos)))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Pos 24</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01280.html#ga25e68b2da3c165a4538a0e17fea62bec">  147</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH7_Pos) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH7_Pos)))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8_Pos 28</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01280.html#gad7efe2d4e32af723e8251a2df58e0d91">  150</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH8_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH8(value) ((ADC_SEQR1_USCH8_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH8_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* -------- ADC_SEQR2 : (ADC Offset: 0x0C) Channel Sequence Register 2 -------- */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9_Pos 0</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01280.html#ga72d0e6dad569abc4ad1454d93d23f8b6">  154</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH9_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH9(value) ((ADC_SEQR2_USCH9_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH9_Pos)))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10_Pos 4</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01280.html#ga7eb8487c8a87c229c3c7e73915f5911f">  157</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH10_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH10(value) ((ADC_SEQR2_USCH10_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH10_Pos)))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11_Pos 8</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01280.html#gad8ce2f64d9fde5a499439de74b3c8b09">  160</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH11_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH11(value) ((ADC_SEQR2_USCH11_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH11_Pos)))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12_Pos 12</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01280.html#ga12fbc035948d03303a58627e3ab99691">  163</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH12_Pos) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH12(value) ((ADC_SEQR2_USCH12_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH12_Pos)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13_Pos 16</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01280.html#ga9644e6bc8c63cdfdfe9dd194e2c8e204">  166</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH13_Pos) </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH13(value) ((ADC_SEQR2_USCH13_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH13_Pos)))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14_Pos 20</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01280.html#ga943316cb22ae8854e77b5e6fb97fed64">  169</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH14_Pos) </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH14(value) ((ADC_SEQR2_USCH14_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH14_Pos)))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15_Pos 24</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01280.html#ga62a772ad2bb35909db6db74044d54534">  172</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH15_Pos) </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH15(value) ((ADC_SEQR2_USCH15_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH15_Pos)))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16_Pos 28</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01280.html#ga9e937f2465bf59e204e249bc6c467905">  175</a></span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH16_Pos) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define ADC_SEQR2_USCH16(value) ((ADC_SEQR2_USCH16_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH16_Pos)))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01280.html#ga46876297a696b9676948370dd5676efa">  178</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01280.html#ga209e30b79785e7a415ff2418224df554">  179</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01280.html#gafb2a2ebf6eff26fa3ecd612407cf2169">  180</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01280.html#gac5a07cdd6a0302ad0a78da3915e6b6af">  181</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01280.html#ga6bb6c35d75d759bfb93f2baaa8e80de7">  182</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01280.html#gaa3a08ec5db6115af6a5e2e123a401a37">  183</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01280.html#ga1b3beccfab2fe1a40a8e3bc143eb62c4">  184</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01280.html#gaf1a77772c65367056ea6d94996539b21">  185</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01280.html#gad5f4a20086e17bc15ce9b1b9fc582918">  186</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01280.html#gaa25453bc6bda5ce6b087e3551d185b92">  187</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01280.html#ga50ede28646501e2501a3ad3d14fdb7db">  188</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01280.html#ga5b5c8cb6944a818feaba55f08998ccea">  189</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01280.html#ga003c900ebe3d29c9676500575d729faf">  190</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01280.html#ga88203e153e23344e4e0266a0652834b6">  191</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01280.html#gabeae0abedcf75d4470270bbd9d05dba0">  192</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01280.html#gacf85dffc5f5b0f210c75139eb515ed19">  193</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01280.html#ga596cf67b4e76832d8ea824efca51c002">  195</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01280.html#gaa98b83b89b1e9c37a30718b968163a46">  196</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01280.html#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">  197</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01280.html#ga2c522062bb05ec6aa90e4518ca9f7a82">  198</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01280.html#gaf1a46619630e0b607a999c8f270f8697">  199</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01280.html#ga336a2d01f32abb870ad2dd398c785b48">  200</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01280.html#gae3c8c1f24f22e2d65b0db56b1e9dafb8">  201</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01280.html#ga0cdbcca639454a4fb65d375090c3c759">  202</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01280.html#gafd5e1c961f407ce03db636f41197362b">  203</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01280.html#gaf463e027ab23b69c7284332941279a68">  204</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01280.html#ga39e3ef1dce46d4204e1a4d6a466eaad6">  205</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01280.html#gad3137a95074e920e303f664ef639fe77">  206</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01280.html#ga8c6ee306e1a9ced152558eb05247d0b5">  207</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01280.html#gaa4310b76d60b12462c61905c4bfd143b">  208</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01280.html#ga254117e1cbbcdb49386977bbac30437d">  209</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01280.html#ga5da7124c7000de9e042a0bfa9c49d749">  210</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01280.html#gaad0e791db4e685e839c9cce30a82f884">  212</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a01280.html#gae4f1efef69b6c934e954c3f86d262068">  213</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01280.html#ga1eb92d72e0755892f5b866546731fe98">  214</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01280.html#ga0857706cc27446d11102f94e28e44eca">  215</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01280.html#ga2cc2e917fa207ffd86282c5e27eb6a3c">  216</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01280.html#ga2f20a698fbf1b24dd5b47ffc348f09fb">  217</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01280.html#gaf0b0e90d8f2b4bf54871d1d55654fdd7">  218</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01280.html#gad4e168e80469c30f4691e95df62ed4d2">  219</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01280.html#ga693b6d0348fe4e52a0f691d271bcb0eb">  220</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01280.html#gafc42c8f8314ba4fb1724b20cb6745f96">  221</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="a01280.html#ga096cf0e2b192414b617b02bee9247bea">  222</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01280.html#ga794e6d3f349209b766ad6ef222c8d893">  223</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01280.html#ga38e4bbd36d96fc82825eed4584c26cf8">  224</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01280.html#ga2a885896436e0dcd06e003f5851dee74">  225</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01280.html#ga37985b713ceb075b9eb75167a70b61e4">  226</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01280.html#gad6a5d7f514bf0f0b40bf5e22af9190ad">  227</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01280.html#ga35855b39820145b6b6a590f37d50e47a">  230</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0xfffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNB_Pos 12</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01280.html#ga6c63bb970666074200270e8080b45241">  232</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNB_Msk (0xfu &lt;&lt; ADC_LCDR_CHNB_Pos) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01280.html#ga4d5d124fc05ea26c468009065e619620">  234</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01280.html#gaf1f39c632a827bdf6fabe5cc067ad79f">  235</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01280.html#ga290795d2716ce865e1e448364a0cb9a6">  236</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="a01280.html#gacc9a8023f9d7943d94e57b542d1f3079">  237</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a01280.html#ga1bcdff6143dd6456b4713dcb71cc3652">  238</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01280.html#ga8cf67b926e1eee740047ab4075359980">  239</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01280.html#gae5212f986cfb11c9c86e9f55d1f13f78">  240</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a01280.html#gadfdfc96b8ead84c3dce50f7488811647">  241</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01280.html#gaaf39191d2298ac8cc61a662ab501f4b1">  242</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01280.html#ga2777735feda0ec7405f55daa7e4cb81d">  243</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="a01280.html#gab6dd9ac9f5ccdc49d03b7a43d1c094ea">  244</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01280.html#ga1b026a7fa2f02026b40c8b2122f4a2df">  245</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01280.html#ga7f188f992fc3b2ec08280f4df4fbfedc">  246</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01280.html#ga2e69ca88e71c0942c023d96cbc5beeab">  247</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01280.html#ga2f84500907cdfe48732d8a78b9fc4bf2">  248</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01280.html#ga96b3ca5c946f0d4325ec75f565e8d7b3">  249</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01280.html#gac0cd794b80baa104198d920bf3555f3b">  250</a></span>&#160;<span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a01280.html#ga9cbf25525362696d9e8e2f27c0fb9b10">  251</a></span>&#160;<span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01280.html#gaafcb7c97634ee855776929f0f533b0b1">  252</a></span>&#160;<span class="preprocessor">#define ADC_IER_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01280.html#ga1200781b9677244f0ea885f14754dbf6">  253</a></span>&#160;<span class="preprocessor">#define ADC_IER_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="a01280.html#gaf6ba21186742cf6170d4a67d87b2bed2">  254</a></span>&#160;<span class="preprocessor">#define ADC_IER_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01280.html#gafe224ef8e679784adf86be9bec84598f">  256</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a01280.html#ga956e1cee55cfc50584a9467665b7c73b">  257</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01280.html#ga2e50b44e974d7a6ef6bc371a475ae600">  258</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01280.html#ga2660fff78d8ad48d2ebeb813de796040">  259</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01280.html#ga9b529824da4a15ff1968e0de0358fe98">  260</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a01280.html#ga2b6e50212726f49ae2404dbf224b23b7">  261</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01280.html#gaa0674d3820e4906eb9c7f82a7afa758b">  262</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01280.html#gadb71d065ed71b6ccb184f26c57a83cb9">  263</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01280.html#ga27f2c671d6164cf20447326eb3fd22ee">  264</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a01280.html#ga0b58b0155b0f1e5344ea7478173c38c2">  265</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01280.html#ga257397a5152287293946114906f197ea">  266</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01280.html#gacbd6fe5b74337ae2d7b7f6afa0f867be">  267</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01280.html#gab5301d455f5b0b7193ecde188b32e4a0">  268</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a01280.html#ga45cef6c0ee4e58e80f21447c4d4343cf">  269</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a01280.html#gac8fab88b6991bc84726ab7d98375a4b1">  270</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01280.html#ga1df0c2c2a6977220c07d785f39bb3155">  271</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a01280.html#ga887c011548f9ad6ddd7b69fec09f11b6">  272</a></span>&#160;<span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a01280.html#ga5d1cb808f4a6bd8b2285f850b5d43766">  273</a></span>&#160;<span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01280.html#ga58ca4a2e26729605536d6fe5d1d0449d">  274</a></span>&#160;<span class="preprocessor">#define ADC_IDR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01280.html#ga9487c7c7f5b7be1f1c5d9810247bfda8">  275</a></span>&#160;<span class="preprocessor">#define ADC_IDR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01280.html#ga60cab80d28c7476e6de2974e131666f8">  276</a></span>&#160;<span class="preprocessor">#define ADC_IDR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01280.html#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">  278</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01280.html#ga769f8acc96ec443852b691f34c74abcd">  279</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01280.html#ga426065f713734b23f65c9d122535e8fd">  280</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="a01280.html#gaf012c7f57ea531d37e50e91c673d2f06">  281</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01280.html#ga83df0a86fc36fe4ff48ec0aa8799cfa3">  282</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01280.html#gaef93930c19024b7ba0d9ffca71e6a966">  283</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01280.html#gab6a0806f28520f9eb5da7a03b8d08731">  284</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a01280.html#ga9156ff8ccc592140f30ef564827bdd91">  285</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a01280.html#ga4db6bdd70eaf6117b940b7cc2a595900">  286</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01280.html#gad6b09c5fba2431718a287e2eefbc1015">  287</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01280.html#ga114b0cc990a37d6fc64cf8447b27fe35">  288</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01280.html#ga90683da7c1802696762b537cfcf2c96b">  289</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a01280.html#ga07f43e18eba64bb46817c09f22961286">  290</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01280.html#ga9eafce4687263dca1a9fff05718fb354">  291</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="a01280.html#ga5f551ee20f4cc44b7dd5a81207935f17">  292</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="a01280.html#gaa08ba31821f3082284085e757e5a7bf6">  293</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="a01280.html#gab75525e9869bb730069d85940af17e8b">  294</a></span>&#160;<span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a01280.html#ga1f3fa3a1f7cbf465df536170c22ebe41">  295</a></span>&#160;<span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="a01280.html#ga6e367c9f9b4f05b610835f283f6656b6">  296</a></span>&#160;<span class="preprocessor">#define ADC_IMR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01280.html#gab57c257e73bb78d1f1562aff7b6b8f7f">  297</a></span>&#160;<span class="preprocessor">#define ADC_IMR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="a01280.html#ga2e7e36109c2bb96544a5ca8763958d28">  298</a></span>&#160;<span class="preprocessor">#define ADC_IMR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="a01280.html#gaf1398368c5d84f609487270ed47948d0">  300</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01280.html#gaa22f9eb93d9ae9a37c6dae42c475e036">  301</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="a01280.html#ga499e40988c331d787537cd9fe8fbaa69">  302</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a01280.html#gacc592bfe3cc2664e3a84e66442834ba3">  303</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="a01280.html#ga6a445abdb1a81b6c16fc6c5197ff7fb3">  304</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="a01280.html#gaeebb0b2d81afdc09c98a699157d785cc">  305</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="a01280.html#ga98a2ea2f761af42f2b2f08c61f9e8333">  306</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="a01280.html#ga958f7e155cb9dcc679c31c0afb8650af">  307</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="a01280.html#gae00dc5decc41ed0e8c95dca09210bf79">  308</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="a01280.html#ga51d178cefb8d2bf4f8617e87b3e218ab">  309</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="a01280.html#gac54e2bf0ed09ce3db7e99dd5897d1b09">  310</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="a01280.html#ga258ce92dbd4a4207328e7f0a40394607">  311</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="a01280.html#gaac6b2bebef6537f8dd423cd256971be9">  312</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="a01280.html#ga66d05867fb7e91a564dd86b1d1458340">  313</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="a01280.html#ga4737b9f1cdf60c05ae768063c7888fff">  314</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="a01280.html#ga530f02309cca2fc76e5a8757d2f584c0">  315</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a01280.html#gad7d5544020640eae7ef077e5ed21bd74">  316</a></span>&#160;<span class="preprocessor">#define ADC_ISR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="a01280.html#gaadfffc514408f3a7797b80aec4f4d47f">  317</a></span>&#160;<span class="preprocessor">#define ADC_ISR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="a01280.html#gaf079d7663d79ace968435b4d01e0c047">  318</a></span>&#160;<span class="preprocessor">#define ADC_ISR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="a01280.html#ga44b517dd41138740b432fad586e0d753">  319</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a01280.html#ga5bc5e62fe971f03968a7af14878034db">  320</a></span>&#160;<span class="preprocessor">#define ADC_ISR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="a01280.html#ga5bee41149ce8a559a7b6c5e54377d9e6">  322</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="a01280.html#ga8e2d3b4102f22a8857f8ceacfbc4e886">  323</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a01280.html#gae9c7208b27a24ab06714c91183f9ecf0">  324</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="a01280.html#gafb572da5cc4aef65538931844374e4e8">  325</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="a01280.html#ga79956aeab7f01289dfca6cfac21378f4">  326</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="a01280.html#ga6935de0d9d22f87e2914617d110e4f11">  327</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="a01280.html#gacb7ae2876f7734c1a5f3531708327c36">  328</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="a01280.html#ga6211ab73f4a3197cc38cddff60c2ca30">  329</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="a01280.html#ga211d3ccb2346dfd1d1ebea3b9a386587">  330</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="a01280.html#ga60fc0d5ebb36f8f3f98bb1f4ec243115">  331</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="a01280.html#ga7955d7aed511bf943a8636884f50d612">  332</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a01280.html#ga0e517788efde708a6f0b039e15a8d678">  333</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="a01280.html#ga87b56cda1f7f5727fcfda49843ee9ddf">  334</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="a01280.html#ga9107f3af1be04bf324fff8b63698e7c4">  335</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="a01280.html#ga04cb6885a7dd24a820039e7772248725">  336</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="a01280.html#gaf048980205e2733782d47f91c5acdb78">  337</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Pos 0</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="a01280.html#gaf703449b82bffcba75e8541b30de5f66">  340</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Msk (0x3u &lt;&lt; ADC_EMR_CMPMODE_Pos) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="a01280.html#gafc58dcda34ea80bcfa480520de2acc6c">  341</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="a01280.html#gaa06b9f2934fe3ade623c120288b4dd9a">  342</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="a01280.html#gaed95ada714c2c5d63f358138fd969c7e">  343</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="a01280.html#ga1c4f38f75cfa937cb115de563d9009d3">  344</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Pos 4</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="a01280.html#ga7a93a367567e2e3ea75ffdfe210cd402">  346</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Msk (0xfu &lt;&lt; ADC_EMR_CMPSEL_Pos) </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPSEL_Pos)))</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="a01280.html#ga8babbe5c26d6559bdba290bc040296f0">  348</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPALL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="a01280.html#gacb41b6a01d0d3dddd761c1e0f23a88dc">  349</a></span>&#160;<span class="preprocessor">#define ADC_EMR_TAG (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Pos 0</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="a01280.html#gae74a652c0c710b1838a3bd9e41f7a392">  352</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_LOWTHRES_Pos) </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_LOWTHRES_Pos)))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Pos 16</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="a01280.html#gaf5a4a827edbe77a7674af4cbf5a8d9e9">  355</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_HIGHTHRES_Pos) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_HIGHTHRES_Pos)))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* -------- ADC_CDR[16] : (ADC Offset: 0x50) Channel Data Register -------- */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="a01280.html#ga07047308e332017d78073f835a310a3f">  359</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Msk (0xfffu &lt;&lt; ADC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="a01280.html#ga44a7d44b7a8a0e6a73ee208b42336973">  361</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="a01280.html#ga7ab2320303b87a43a42735f8325578e1">  363</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ADC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY(value) ((ADC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ADC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="a01280.html#gae3a94ad5164df1617fe19b7bac8b769f">  366</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="a01280.html#ga958e8881aff49396a051275f59640a7a">  368</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ADC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="a01280.html#gac91d898a78fe2ba1983f7a349ea67fb8">  371</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="a01280.html#gaf7366f04997f1d90fba2c5181cc1cf85">  375</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="a01280.html#ga947049d632d07d37d6e0e192ee2cf731">  379</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="a01280.html#ga3363d76a7a676c2e963d713d8bc28ecb">  383</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="a01280.html#ga294ddaec33a01827c9d46f22c55a3e47">  386</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="a01280.html#gae670050b92e98252d63752b605fe2425">  387</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="a01280.html#ga2e6878b2587b0b9018801caa94d55c4c">  388</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="a01280.html#ga5f9f95322f3338a5f042268cc7011ed4">  389</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="a01280.html#ga6d85a156502d7eebd5856471e1445afd">  391</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="a01280.html#gacb9c2eb9b682085787bd67cf087b78a9">  392</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3N_ADC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00033_html_a6162057c483a6446c18625dc3add565d"><div class="ttname"><a href="a00033.html#a6162057c483a6446c18625dc3add565d">Adc::ADC_WPSR</a></div><div class="ttdeci">RoReg ADC_WPSR</div><div class="ttdoc">(Adc Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:63</div></div>
<div class="ttc" id="a00033_html_a6d6e87080cae0ce567085beeaef9b899"><div class="ttname"><a href="a00033.html#a6d6e87080cae0ce567085beeaef9b899">Adc::ADC_PTSR</a></div><div class="ttdeci">RoReg ADC_PTSR</div><div class="ttdoc">(Adc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:72</div></div>
<div class="ttc" id="a00033_html_a349bb20bfbed6b76d8c06b4bd14c1257"><div class="ttname"><a href="a00033.html#a349bb20bfbed6b76d8c06b4bd14c1257">Adc::ADC_IMR</a></div><div class="ttdeci">RoReg ADC_IMR</div><div class="ttdoc">(Adc Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:53</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00033_html_a738a6bc90d1185466a920fa29690831b"><div class="ttname"><a href="a00033.html#a738a6bc90d1185466a920fa29690831b">Adc::ADC_PTCR</a></div><div class="ttdeci">WoReg ADC_PTCR</div><div class="ttdoc">(Adc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:71</div></div>
<div class="ttc" id="a00033_html_ac3ba8090faec5a39dde230c95b6f8bd8"><div class="ttname"><a href="a00033.html#ac3ba8090faec5a39dde230c95b6f8bd8">Adc::ADC_IDR</a></div><div class="ttdeci">WoReg ADC_IDR</div><div class="ttdoc">(Adc Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:52</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00033_html_ad7cd66e7016957dd0b3429ce46ae6d9b"><div class="ttname"><a href="a00033.html#ad7cd66e7016957dd0b3429ce46ae6d9b">Adc::ADC_CHDR</a></div><div class="ttdeci">WoReg ADC_CHDR</div><div class="ttdoc">(Adc Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:47</div></div>
<div class="ttc" id="a00033_html_ae21c150c2c2c89778c69b3bf8dce834a"><div class="ttname"><a href="a00033.html#ae21c150c2c2c89778c69b3bf8dce834a">Adc::ADC_SEQR1</a></div><div class="ttdeci">RwReg ADC_SEQR1</div><div class="ttdoc">(Adc Offset: 0x08) Channel Sequence Register 1 </div><div class="ttdef"><b>Definition:</b> component_adc.h:44</div></div>
<div class="ttc" id="a00033_html_af376ab5699224c74b64d6fbec657e546"><div class="ttname"><a href="a00033.html#af376ab5699224c74b64d6fbec657e546">Adc::ADC_SEQR2</a></div><div class="ttdeci">RwReg ADC_SEQR2</div><div class="ttdoc">(Adc Offset: 0x0C) Channel Sequence Register 2 </div><div class="ttdef"><b>Definition:</b> component_adc.h:45</div></div>
<div class="ttc" id="a00033_html_ab477e52bde0fb68d7320f3b6f86b24a0"><div class="ttname"><a href="a00033.html#ab477e52bde0fb68d7320f3b6f86b24a0">Adc::ADC_WPMR</a></div><div class="ttdeci">RwReg ADC_WPMR</div><div class="ttdoc">(Adc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:62</div></div>
<div class="ttc" id="a00033_html_a34c4681a98955c7a4c64580e5c548117"><div class="ttname"><a href="a00033.html#a34c4681a98955c7a4c64580e5c548117">Adc::ADC_OVER</a></div><div class="ttdeci">RoReg ADC_OVER</div><div class="ttdoc">(Adc Offset: 0x3C) Overrun Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:56</div></div>
<div class="ttc" id="a00033_html_a9a50f6391d438c327c03421890da8b0c"><div class="ttname"><a href="a00033.html#a9a50f6391d438c327c03421890da8b0c">Adc::ADC_MR</a></div><div class="ttdeci">RwReg ADC_MR</div><div class="ttdoc">(Adc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:43</div></div>
<div class="ttc" id="a00033_html_aca6012d299f3e00c032d1fe55055f58b"><div class="ttname"><a href="a00033.html#aca6012d299f3e00c032d1fe55055f58b">Adc::ADC_RNCR</a></div><div class="ttdeci">RwReg ADC_RNCR</div><div class="ttdoc">(Adc Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:69</div></div>
<div class="ttc" id="a00033_html_a98e18f85418175817d824b3a43f0ab6e"><div class="ttname"><a href="a00033.html#a98e18f85418175817d824b3a43f0ab6e">Adc::ADC_CHER</a></div><div class="ttdeci">WoReg ADC_CHER</div><div class="ttdoc">(Adc Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:46</div></div>
<div class="ttc" id="a00033_html_a1a2f7465d8442af48f50797e9557c655"><div class="ttname"><a href="a00033.html#a1a2f7465d8442af48f50797e9557c655">Adc::ADC_RPR</a></div><div class="ttdeci">RwReg ADC_RPR</div><div class="ttdoc">(Adc Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:65</div></div>
<div class="ttc" id="a00033_html_ad09220fdcd726a2744314ebdd8ffc02e"><div class="ttname"><a href="a00033.html#ad09220fdcd726a2744314ebdd8ffc02e">Adc::ADC_RNPR</a></div><div class="ttdeci">RwReg ADC_RNPR</div><div class="ttdoc">(Adc Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:68</div></div>
<div class="ttc" id="a00033_html_ac181c90edd03d4ba5f57c8e9db53cd7e"><div class="ttname"><a href="a00033.html#ac181c90edd03d4ba5f57c8e9db53cd7e">Adc::ADC_IER</a></div><div class="ttdeci">WoReg ADC_IER</div><div class="ttdoc">(Adc Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:51</div></div>
<div class="ttc" id="a00033_html_a3c83a211cb6dc2908e73af00e4a69ca2"><div class="ttname"><a href="a00033.html#a3c83a211cb6dc2908e73af00e4a69ca2">Adc::ADC_EMR</a></div><div class="ttdeci">RwReg ADC_EMR</div><div class="ttdoc">(Adc Offset: 0x40) Extended Mode Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:57</div></div>
<div class="ttc" id="a00033_html_ad39f3b666cf738aaa481425450a645b4"><div class="ttname"><a href="a00033.html#ad39f3b666cf738aaa481425450a645b4">Adc::ADC_CR</a></div><div class="ttdeci">WoReg ADC_CR</div><div class="ttdoc">(Adc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:42</div></div>
<div class="ttc" id="a00033_html_a1d74c76ce66eb38942e3b0f291888a38"><div class="ttname"><a href="a00033.html#a1d74c76ce66eb38942e3b0f291888a38">Adc::ADC_ISR</a></div><div class="ttdeci">RoReg ADC_ISR</div><div class="ttdoc">(Adc Offset: 0x30) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:54</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00033_html"><div class="ttname"><a href="a00033.html">Adc</a></div><div class="ttdoc">Adc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_adc.h:41</div></div>
<div class="ttc" id="a00033_html_a54628eefad27d881a332c9ddad97619c"><div class="ttname"><a href="a00033.html#a54628eefad27d881a332c9ddad97619c">Adc::ADC_CHSR</a></div><div class="ttdeci">RoReg ADC_CHSR</div><div class="ttdoc">(Adc Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:48</div></div>
<div class="ttc" id="a00033_html_ae837c6a971e5a9ee895c821fb4cde8f0"><div class="ttname"><a href="a00033.html#ae837c6a971e5a9ee895c821fb4cde8f0">Adc::ADC_RCR</a></div><div class="ttdeci">RwReg ADC_RCR</div><div class="ttdoc">(Adc Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:66</div></div>
<div class="ttc" id="a00033_html_a38bbb4f3f110bfb92e76dbd449103707"><div class="ttname"><a href="a00033.html#a38bbb4f3f110bfb92e76dbd449103707">Adc::ADC_LCDR</a></div><div class="ttdeci">RoReg ADC_LCDR</div><div class="ttdoc">(Adc Offset: 0x20) Last Converted Data Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:50</div></div>
<div class="ttc" id="a00033_html_a23fef5d81f67d00d2d6c1d0cba023b75"><div class="ttname"><a href="a00033.html#a23fef5d81f67d00d2d6c1d0cba023b75">Adc::ADC_CWR</a></div><div class="ttdeci">RwReg ADC_CWR</div><div class="ttdoc">(Adc Offset: 0x44) Compare Window Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:58</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_1a0de793c2c7ab5f299c8c8577e9f6cd.html">sam3n</a></li><li class="navelem"><a class="el" href="dir_68eb87dbc528707c1e2212a94f8f3a01.html">include</a></li><li class="navelem"><a class="el" href="dir_0a3f726dc4ed910cee0850e9b2c524b0.html">component</a></li><li class="navelem"><b>component_adc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
