# à¦†à¦‰à¦Ÿ-à¦…à¦«-à¦…à¦°à§à¦¡à¦¾à¦° à¦à¦•à§à¦¸à¦¿à¦•à¦¿à¦‰à¦¶à¦¨
## Chapter 22: Out-of-Order Execution

---

## ğŸ“Œ Out-of-Order Execution à¦•à§€?

Out-of-Order (OoO) Execution à¦¹à¦²à§‹ à¦à¦®à¦¨ technique à¦¯à§‡à¦–à¦¾à¦¨à§‡ instructions à¦¤à¦¾à¦¦à§‡à¦° program order à¦…à¦¨à§à¦¯à¦¾à¦¯à¦¼à§€ à¦¨à¦¯à¦¼, à¦¬à¦°à¦‚ operand availability à¦…à¦¨à§à¦¯à¦¾à¦¯à¦¼à§€ execute à¦¹à¦¯à¦¼à¥¤

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚            In-Order vs Out-of-Order Execution                â”‚
â”‚                                                              â”‚
â”‚  Program:                                                    â”‚
â”‚  I1: R1 = MEM[100]    ; Load (cache miss, 100 cycles)       â”‚
â”‚  I2: R2 = R1 + 1      ; Depends on I1                       â”‚
â”‚  I3: R3 = R4 + R5     ; Independent!                        â”‚
â”‚  I4: R6 = R3 * 2      ; Depends on I3                       â”‚
â”‚                                                              â”‚
â”‚  In-Order:                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚  â”‚ I1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶              â”‚             â”‚
â”‚  â”‚                   I2 â”€â”€â–¶                   â”‚             â”‚
â”‚  â”‚                        I3 â”€â”€â–¶              â”‚             â”‚
â”‚  â”‚                             I4 â”€â”€â–¶         â”‚             â”‚
â”‚  â”‚ Cycle: 1        100    101   102  103      â”‚             â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                              â”‚
â”‚  Out-of-Order:                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚  â”‚ I1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶              â”‚             â”‚
â”‚  â”‚ I3 â”€â”€â–¶                                     â”‚  Parallel!  â”‚
â”‚  â”‚      I4 â”€â”€â–¶                                â”‚             â”‚
â”‚  â”‚                              I2 â”€â”€â–¶        â”‚             â”‚
â”‚  â”‚ Cycle: 1   2    3          100  101        â”‚             â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                              â”‚
â”‚  Savings: 2 cycles (I3, I4 execute during I1's wait)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ—ï¸ OoO Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                 Out-of-Order Execution Pipeline                      â”‚
â”‚                                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚                     In-Order Front-End                          â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚â”‚
â”‚  â”‚  â”‚  Fetch   â”‚â”€â–¶â”‚  Decode  â”‚â”€â–¶â”‚  Rename  â”‚â”€â–¶â”‚ Dispatch to ROB  â”‚â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                    â”‚                                 â”‚
â”‚                                    â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚                   Out-of-Order Execution                        â”‚â”‚
â”‚  â”‚                                                                  â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”‚
â”‚  â”‚  â”‚              Scheduler / Issue Queue                        â”‚ â”‚â”‚
â”‚  â”‚  â”‚  Wait for operands, issue when ready                        â”‚ â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚â”‚
â”‚  â”‚                           â”‚                                      â”‚â”‚
â”‚  â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚â”‚
â”‚  â”‚        â–¼                  â–¼                  â–¼                  â”‚â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚â”‚
â”‚  â”‚   â”‚   EU1   â”‚        â”‚   EU2   â”‚        â”‚   EU3   â”‚            â”‚â”‚
â”‚  â”‚   â”‚  (ALU)  â”‚        â”‚  (Load) â”‚        â”‚  (FPU)  â”‚            â”‚â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚â”‚
â”‚  â”‚        â”‚                  â”‚                  â”‚                  â”‚â”‚
â”‚  â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚â”‚
â”‚  â”‚                           â”‚                                      â”‚â”‚
â”‚  â”‚                           â–¼                                      â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”‚
â”‚  â”‚  â”‚                  Write Back / Broadcast                     â”‚ â”‚â”‚
â”‚  â”‚  â”‚           (Results sent to waiting instructions)            â”‚ â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                    â”‚                                 â”‚
â”‚                                    â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚                     In-Order Back-End                           â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”‚
â”‚  â”‚  â”‚                  Reorder Buffer (ROB)                       â”‚ â”‚â”‚
â”‚  â”‚  â”‚              Commit in program order                        â”‚ â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ Tomasulo's Algorithm

### Key Components

```
1. Reservation Stations (RS):
   - Hold instructions waiting for operands
   - Track source operand availability
   
2. Common Data Bus (CDB):
   - Broadcast results to all waiting RS
   - Tag-based matching
   
3. Register Alias Table (RAT):
   - Map architectural â†’ physical registers
   - Track which RS produces each value
```

### Tomasulo Example

```
Instructions:
I1: F2 = F4 + F6
I2: F4 = F2 * F8
I3: F6 = F4 + F2

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                 Reservation Stations                         â”‚
â”‚                                                              â”‚
â”‚  RS â”‚ Op  â”‚ Vj   â”‚ Vk   â”‚ Qj  â”‚ Qk  â”‚ Busy â”‚               â”‚
â”‚  â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤               â”‚
â”‚  1  â”‚ ADD â”‚ F4   â”‚ F6   â”‚  -  â”‚  -  â”‚  Yes â”‚ â†’ Execute     â”‚
â”‚  2  â”‚ MUL â”‚  -   â”‚ F8   â”‚ RS1 â”‚  -  â”‚  Yes â”‚ â†’ Wait for I1 â”‚
â”‚  3  â”‚ ADD â”‚  -   â”‚  -   â”‚ RS2 â”‚ RS1 â”‚  Yes â”‚ â†’ Wait        â”‚
â”‚                                                              â”‚
â”‚  Qj, Qk: Source RS that will produce the value              â”‚
â”‚  Vj, Vk: Actual operand values (when available)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Execution Timeline

```
Cycle 1: I1 issues to RS1
Cycle 2: I2 issues to RS2, I3 issues to RS3
         I1 starts execution
Cycle 3: I1 completes, broadcasts on CDB
         RS2 receives F2 value
Cycle 4: I2 starts execution
Cycle 5-7: I2 executing (MUL = 3 cycles)
Cycle 8: I2 completes, broadcasts
         RS3 receives F4 value
Cycle 9: I3 starts execution
```

---

## ğŸ“‹ Register Renaming Details

### Physical Register File

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Physical Register File                          â”‚
â”‚                                                              â”‚
â”‚  Architectural: 16 registers (R0-R15)                       â”‚
â”‚  Physical: 128 registers (P0-P127)                          â”‚
â”‚                                                              â”‚
â”‚  RAT (Register Alias Table):                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚  â”‚ Arch â”‚ Phys â”‚ Valid â”‚                     â”‚              â”‚
â”‚  â”‚ R0   â”‚ P0   â”‚   1   â”‚                     â”‚              â”‚
â”‚  â”‚ R1   â”‚ P17  â”‚   1   â”‚                     â”‚              â”‚
â”‚  â”‚ R2   â”‚ P45  â”‚   1   â”‚                     â”‚              â”‚
â”‚  â”‚ ...  â”‚ ...  â”‚  ...  â”‚                     â”‚              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                              â”‚
â”‚  Free List: P46, P47, P48, P49, ...                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Renaming Example

```
Original:
  R1 = R2 + R3
  R4 = R1 * R5
  R1 = R6 + R7    â† WAW with first R1
  R8 = R1 + R9

After Renaming:
  P10 = P2 + P3   (R1 â†’ P10)
  P11 = P10 * P5  (R4 â†’ P11)
  P12 = P6 + P7   (R1 â†’ P12, new mapping!)
  P13 = P12 + P9  (R8 â†’ P13)

No WAW hazard! Both writes go to different physical registers.
```

---

## ğŸ”€ Speculative Execution

### Branch Speculation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Speculative Execution                       â”‚
â”‚                                                              â”‚
â”‚  if (condition) {     â† Branch not yet resolved             â”‚
â”‚      x = a + b;       â† Execute speculatively               â”‚
â”‚      y = x * c;       â† Execute speculatively               â”‚
â”‚  }                                                           â”‚
â”‚                                                              â”‚
â”‚  Speculation correct:                                        â”‚
â”‚  - Commit results normally                                   â”‚
â”‚                                                              â”‚
â”‚  Speculation wrong (mispredict):                            â”‚
â”‚  - Flush speculative instructions                           â”‚
â”‚  - Restore architectural state                              â”‚
â”‚  - Re-fetch from correct path                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Recovery Mechanism

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                Branch Misprediction Recovery                 â”‚
â”‚                                                              â”‚
â”‚  ROB:                                                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Committed â”‚ Committed â”‚ Branch â”‚ Spec â”‚ Spec â”‚ Specâ”‚    â”‚
â”‚  â”‚    inst    â”‚    inst   â”‚  inst  â”‚ inst â”‚ inst â”‚ instâ”‚    â”‚
â”‚  â”‚     âœ“      â”‚     âœ“     â”‚   X    â”‚ Flushâ”‚ Flushâ”‚Flushâ”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                              â”‚                               â”‚
â”‚                              â–¼                               â”‚
â”‚  1. Mark branch as mispredicted                             â”‚
â”‚  2. Flush all younger instructions                          â”‚
â”‚  3. Restore RAT to branch point                             â”‚
â”‚  4. Release physical registers                              â”‚
â”‚  5. Redirect fetch to correct path                          â”‚
â”‚                                                              â”‚
â”‚  Cost: 15-25 cycles (pipeline depth dependent)              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ’¾ Memory Disambiguation

### Load-Store Queue (LSQ)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Load-Store Queue                          â”‚
â”‚                                                              â”‚
â”‚  Store Queue:                                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚ Addr â”‚ Data  â”‚ Valid â”‚ Committed â”‚                â”‚      â”‚
â”‚  â”‚ 100  â”‚  42   â”‚   1   â”‚     0     â”‚                â”‚      â”‚
â”‚  â”‚  ?   â”‚  17   â”‚   0   â”‚     0     â”‚ (addr unknown) â”‚      â”‚
â”‚  â”‚ 200  â”‚  99   â”‚   1   â”‚     0     â”‚                â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                                              â”‚
â”‚  Load Queue:                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚ Addr â”‚ Dest  â”‚ Forwarded â”‚                        â”‚      â”‚
â”‚  â”‚ 100  â”‚  R5   â”‚    Yes    â”‚ (from store queue)     â”‚      â”‚
â”‚  â”‚ 300  â”‚  R7   â”‚    No     â”‚ (from cache)           â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                                              â”‚
â”‚  Memory Disambiguation:                                      â”‚
â”‚  - Check if load address matches earlier store              â”‚
â”‚  - Forward data from store queue if match                   â”‚
â”‚  - Otherwise, access cache                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Store-to-Load Forwarding

```
ST [R1], R2     ; Store R2 to address in R1
LD R3, [R1]     ; Load from same address

Without forwarding: Load waits for store to commit
With forwarding:    Load gets data directly from store queue

Performance benefit: Avoid memory latency
```

---

## ğŸ“Š Performance Impact

### OoO Benefits

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           Out-of-Order Execution Benefits                    â”‚
â”‚                                                              â”‚
â”‚  1. Memory Latency Hiding                                   â”‚
â”‚     - Execute independent instructions during cache miss    â”‚
â”‚     - ~100+ cycle miss â†’ minimal stall                      â”‚
â”‚                                                              â”‚
â”‚  2. Functional Unit Utilization                             â”‚
â”‚     - Keep all units busy                                    â”‚
â”‚     - Better instruction-level parallelism                  â”‚
â”‚                                                              â”‚
â”‚  3. Branch Misprediction Tolerance                          â”‚
â”‚     - Start executing predicted path immediately            â”‚
â”‚     - Higher throughput on correct predictions              â”‚
â”‚                                                              â”‚
â”‚  IPC Improvement: 1.5-3x over in-order                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Costs

```
Hardware Overhead:
- Larger register file (3-4x)
- Complex scheduling logic
- Reorder buffer (hundreds of entries)
- Higher power consumption
- More silicon area
```

---

## âœï¸ à¦…à¦¨à§à¦¶à§€à¦²à¦¨à§€

1. Out-of-Order Execution à¦•à¦¿à¦­à¦¾à¦¬à§‡ ILP à¦¬à¦¾à¦¡à¦¼à¦¾à¦¯à¦¼?
2. Tomasulo's Algorithm à¦¬à§à¦¯à¦¾à¦–à§à¦¯à¦¾ à¦•à¦°à§à¦¨à¥¤
3. Store-to-Load forwarding à¦•à§€?

---

## ğŸ“š à¦ªà¦°à¦¬à¦°à§à¦¤à§€ à¦…à¦§à§à¦¯à¦¾à¦¯à¦¼
[à¦†à¦§à§à¦¨à¦¿à¦• à¦ªà§à¦°à¦¸à§‡à¦¸à¦° à¦†à¦°à§à¦•à¦¿à¦Ÿà§‡à¦•à¦šà¦¾à¦°](./03-à¦†à¦§à§à¦¨à¦¿à¦•-à¦ªà§à¦°à¦¸à§‡à¦¸à¦°-à¦†à¦°à§à¦•à¦¿à¦Ÿà§‡à¦•à¦šà¦¾à¦°.md)
