#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  2 21:56:35 2021
# Process ID: 17668
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1
# Command line: vivado.exe -log CortexM3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CortexM3.tcl
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/CortexM3.vds
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CortexM3.tcl -notrace
Command: synth_design -top CortexM3 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14380 
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 488.918 ; gain = 154.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CortexM3' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:1]
	Parameter SimPresent bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (1#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:27]
WARNING: [Synth 8-350] instance 'ulogic' of module 'cortexm3ds_logic' requires 122 connections, but only 71 given [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:160]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:47]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBInputstg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBInputstg' (2#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBMatrix_default_slave' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBMatrix_default_slave' (3#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS0' (4#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS1' (5#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS2' (6#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:167]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM0' (7#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM0' (8#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM1' (9#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM1' (10#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM2' (11#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM2' (12#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v:38]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L1_AHBMatrix does not have driver. [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:300]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBMatrix' (13#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:47]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:411]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:426]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM2' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:441]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (14#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:465]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_fpga_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:27]
	Parameter AW bound to: 14 - type: integer 
	Parameter AWT bound to: 16383 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/84308/Desktop/my_CortexM3/keil/image.hex' is read successfully [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_fpga_sram' (15#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:505]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter REGISTER_RDATA bound to: 1 - type: integer 
	Parameter REGISTER_WDATA bound to: 1 - type: integer 
	Parameter ST_BITS bound to: 3 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_APB_WAIT bound to: 3'b001 
	Parameter ST_APB_TRNF bound to: 3'b010 
	Parameter ST_APB_TRNF2 bound to: 3'b011 
	Parameter ST_APB_ENDOK bound to: 3'b100 
	Parameter ST_APB_ERR1 bound to: 3'b101 
	Parameter ST_APB_ERR2 bound to: 3'b110 
	Parameter ST_ILLEGAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (16#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:544]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 1 - type: integer 
	Parameter PORT2_ENABLE bound to: 1 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (17#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_uart' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:53]
	Parameter ARM_CMSDK_APB_UART_PID4 bound to: 8'b00000100 
	Parameter ARM_CMSDK_APB_UART_PID5 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID6 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID7 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID0 bound to: 8'b00100001 
	Parameter ARM_CMSDK_APB_UART_PID1 bound to: 8'b10111000 
	Parameter ARM_CMSDK_APB_UART_PID2 bound to: 8'b00011011 
	Parameter ARM_CMSDK_APB_UART_PID3 bound to: 4'b0000 
	Parameter ARM_CMSDK_APB_UART_CID0 bound to: 8'b00001101 
	Parameter ARM_CMSDK_APB_UART_CID1 bound to: 8'b11110000 
	Parameter ARM_CMSDK_APB_UART_CID2 bound to: 8'b00000101 
	Parameter ARM_CMSDK_APB_UART_CID3 bound to: 8'b10110001 
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_uart' (18#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v:28]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_interface_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v:27]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_interface_led' (19#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v:27]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v:11]
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_led' (20#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_led' (21#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v:28]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_button' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:1]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_button' (22#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CortexM3' (23#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port psel
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[0]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port penable
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwrite
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[31]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[30]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[29]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[28]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[27]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[26]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[25]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[24]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[23]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[22]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[21]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[20]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[19]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[18]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[17]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[16]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[15]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[14]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[13]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[12]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[11]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[10]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[9]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[8]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[7]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[6]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[5]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[4]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[0]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY3
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[29]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[28]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[27]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[26]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[25]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[24]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[23]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[22]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[21]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[19]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[18]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[17]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[16]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[15]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[14]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[13]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[12]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[11]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[10]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[9]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1588.312 ; gain = 1254.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1588.312 ; gain = 1254.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1588.312 ; gain = 1254.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
Finished Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CortexM3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CortexM3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1590.055 ; gain = 0.406
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1593.277 ; gain = 0.406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1593.277 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1593.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 1594.672 ; gain = 1260.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 1594.672 ; gain = 1260.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 1594.672 ; gain = 1260.656
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Et2nz6_reg' into 'Er2nz6_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:7214]
INFO: [Synth 8-4471] merging register 'Hs2nz6_reg' into 'Su2nz6_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:7213]
INFO: [Synth 8-4471] merging register 'Ms3nz6_reg' into 'Ul3nz6_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:7232]
INFO: [Synth 8-4471] merging register 'Ki0oz6_reg' into 'Ek0oz6_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:7733]
INFO: [Synth 8-4471] merging register 'Ldbu07_reg' into 'Zabu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11151]
INFO: [Synth 8-4471] merging register 'Rhbu07_reg' into 'Dkbu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11153]
INFO: [Synth 8-4471] merging register 'Vqbu07_reg' into 'Jobu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11157]
INFO: [Synth 8-4471] merging register 'Nxbu07_reg' into 'Bvbu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11160]
INFO: [Synth 8-4471] merging register 'F4cu07_reg' into 'T1cu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11163]
INFO: [Synth 8-4471] merging register 'Xacu07_reg' into 'L8cu07_reg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:11166]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:13205]
INFO: [Synth 8-5544] ROM "next_burst_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_burst_hold" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'cmsdk_ahb_to_apb'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_sec" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6841] Block RAM (BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                          0001000 |                              000
             ST_APB_WAIT |                          0000100 |                              001
             ST_APB_TRNF |                          0000010 |                              010
            ST_APB_TRNF2 |                          1000000 |                              011
             ST_APB_ERR1 |                          0010000 |                              101
             ST_APB_ERR2 |                          0000001 |                              110
            ST_APB_ENDOK |                          0100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_apb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:02 ; elapsed = 00:07:23 . Memory (MB): peak = 1594.672 ; gain = 1260.656
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |cortexm3ds_logic__GB0 |           1|     49562|
|2     |cortexm3ds_logic__GB1 |           1|     27484|
|3     |CortexM3__GC0         |           1|      4683|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 11    
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1256  
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 5711  
+---RAMs : 
	             512K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 23    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2176  
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CortexM3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cortexm3ds_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 11    
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1256  
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5652  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2130  
Module L1_AHBInputstg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module L1_AHBInputstg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module L1_AHBInputstg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module L1_AHBMatrix_default_slave 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1_AHBDecoderS0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module L1_AHBMatrix_default_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1_AHBDecoderS1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module L1_AHBMatrix_default_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1_AHBDecoderS2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module L1_AHBArbiterM0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module L1_AHBOutputStgM0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module L1_AHBArbiterM1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module L1_AHBOutputStgM1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module L1_AHBArbiterM2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module L1_AHBOutputStgM2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cmsdk_ahb_to_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_fpga_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module cmsdk_ahb_to_sram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_fpga_sram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module cmsdk_ahb_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cmsdk_apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cmsdk_apb3_eg_slave_interface_led 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module custom_apb_led 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module custom_apb_button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
INFO: [Synth 8-5546] ROM "key_sec" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM ITCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ITCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (ITCM/BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM DTCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM DTCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (DTCM/BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM ITCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM DTCM/BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[0]' (FDC) to 'i_0/u_custom_apb_button/KEY_IRQ_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[1]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[2]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[3]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[4]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[5]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[6]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[7]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[8]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[9]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[10]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[11]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[12]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[13]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[14]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[15]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[16]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[17]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[18]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[19]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[20]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[21]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[22]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[23]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[24]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[25]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[26]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[27]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[28]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[29]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[30]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_custom_apb_button/btn_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_master_reg[0]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_mastlock_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_master_reg[1]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_mastlock_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_master_reg[2]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_mastlock_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_master_reg[3]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_mastlock_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_mastlock_reg' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_write_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_master_reg[2]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_mastlock_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_master_reg[3]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_mastlock_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_mastlock_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahboutputstgm2_2/u_output_arb/iaddr_in_port_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[1]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[2]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[3]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[4]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[5]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[6]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[7]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[8]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[9]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[10]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[11]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[12]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[13]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[14]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[15]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[16]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[17]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[18]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[19]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[20]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[21]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[22]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[23]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[24]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[25]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[26]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[27]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[28]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[29]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[30]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[31]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahboutputstgm1_1/u_output_arb/iaddr_in_port_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_l1_ahbdecoders1/data_out_port_reg[1]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_l1_ahbdecoders1/data_out_port_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahbdecoders1/data_out_port_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_write_reg )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1_AHBMatrix/u_l1_ahbdecoders0/data_out_port_reg[1]' (FDCE) to 'i_0/u_L1_AHBMatrix/u_l1_ahbdecoders0/data_out_port_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahbdecoders0/data_out_port_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_cmsdk_ahb_to_apb/FSM_onehot_state_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/u_cmsdk_ahb_to_apb/FSM_onehot_state_reg_reg[0]' (FDC) to 'i_0/u_cmsdk_ahb_to_apb/FSM_onehot_state_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahbdecoders1/u_L1_AHBMatrix_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_l1_ahbdecoders0/u_L1_AHBMatrix_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_custom_apb_button/btn_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_cmsdk_ahb_to_apb/FSM_onehot_state_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_2/Ab3nz6_reg)
INFO: [Synth 8-3886] merging instance 'ulogici_1/Fwpoz6_reg' (FDC) to 'ulogici_1/Ntpoz6_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Yfrs07_reg' (FDE) to 'ulogici_1/Ears07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Aers07_reg' (FDE) to 'ulogici_1/Ears07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Ears07_reg' (FDE) to 'ulogici_1/L2rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Whrs07_reg' (FDE) to 'ulogici_1/L2rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Nuqh07_reg' (FDE) to 'ulogici_1/L2rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/G8rs07_reg' (FDE) to 'ulogici_1/L2rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Ccrs07_reg' (FDE) to 'ulogici_1/L2rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/L2rs07_reg' (FDE) to 'ulogici_1/I6rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Owqs07_reg' (FDE) to 'ulogici_1/I6rs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/I6rs07_reg' (FDE) to 'ulogici_1/Puqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/K4rs07_reg' (FDE) to 'ulogici_1/Puqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Puqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/M0rs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Soqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Qsqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Rqqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Wgqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Tmqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/B7qs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Xeqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Ycqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/D3qs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Zaqs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Wprh07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/E1qs07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Fzps07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Synth 8-3886] merging instance 'ulogici_1/Ylrh07_reg' (FDE) to 'ulogici_1/Nyqs07_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Nyqs07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Yg3nz6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Q83t07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Z7ua17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Pa3t07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Pc3t07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/S84g07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Etbnz6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_L1_AHBInputstg_1/reg_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_L1_AHBMatrix/u_L1_AHBInputstg_0/reg_addr_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:34 ; elapsed = 00:16:49 . Memory (MB): peak = 1796.352 ; gain = 1462.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cmsdk_fpga_sram: | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
|cmsdk_fpga_sram: | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm3ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_72/ITCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_83/DTCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |cortexm3ds_logic__GB0 |           1|     34038|
|2     |cortexm3ds_logic__GB1 |           1|     21875|
|3     |CortexM3__GC0         |           1|      2230|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:06 ; elapsed = 00:17:26 . Memory (MB): peak = 1796.352 ; gain = 1462.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:28:51 ; elapsed = 00:30:38 . Memory (MB): peak = 2369.332 ; gain = 2035.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cmsdk_fpga_sram: | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
|cmsdk_fpga_sram: | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |CortexM3__GC0 |           1|      2230|
|2     |CortexM3_GT0  |           1|     55913|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ITCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:29:28 ; elapsed = 00:31:17 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop cpuresetn_reg is being inverted and renamed to cpuresetn_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:29:35 ; elapsed = 00:31:24 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:29:35 ; elapsed = 00:31:24 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:38 ; elapsed = 00:31:28 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:38 ; elapsed = 00:31:28 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:41 ; elapsed = 00:31:30 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:29:41 ; elapsed = 00:31:30 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   301|
|3     |DSP48E1     |     3|
|4     |LUT1        |   235|
|5     |LUT2        |  1339|
|6     |LUT3        |  1411|
|7     |LUT4        |  2678|
|8     |LUT5        |  3507|
|9     |LUT6        |  7749|
|10    |MUXF7       |    21|
|11    |MUXF8       |     3|
|12    |RAMB36E1    |     2|
|13    |RAMB36E1_1  |     2|
|14    |RAMB36E1_10 |     2|
|15    |RAMB36E1_11 |     2|
|16    |RAMB36E1_12 |     2|
|17    |RAMB36E1_13 |     2|
|18    |RAMB36E1_14 |     2|
|19    |RAMB36E1_15 |     2|
|20    |RAMB36E1_2  |     2|
|21    |RAMB36E1_3  |     2|
|22    |RAMB36E1_4  |     2|
|23    |RAMB36E1_5  |     2|
|24    |RAMB36E1_6  |     2|
|25    |RAMB36E1_7  |     2|
|26    |RAMB36E1_8  |     2|
|27    |RAMB36E1_9  |     2|
|28    |FDCE        |  3187|
|29    |FDPE        |   100|
|30    |FDRE        |  2240|
|31    |IBUF        |     5|
|32    |IOBUF       |     1|
|33    |OBUF        |     5|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------+------+
|      |Instance                           |Module                            |Cells |
+------+-----------------------------------+----------------------------------+------+
|1     |top                                |                                  | 22819|
|2     |  AhbDtcm                          |cmsdk_ahb_to_sram                 |   134|
|3     |  AhbItcm                          |cmsdk_ahb_to_sram_0               |   163|
|4     |  DTCM                             |cmsdk_fpga_sram                   |    17|
|5     |  ITCM                             |cmsdk_fpga_sram_1                 |    17|
|6     |  u_L1_AHBMatrix                   |L1_AHBMatrix                      |   356|
|7     |    u_L1_AHBInputstg_0             |L1_AHBInputstg                    |    66|
|8     |    u_L1_AHBInputstg_1             |L1_AHBInputstg_2                  |    47|
|9     |    u_L1_AHBInputstg_2             |L1_AHBInputstg_3                  |   127|
|10    |    u_l1_ahbdecoders0              |L1_AHBDecoderS0                   |     3|
|11    |      u_L1_AHBMatrix_default_slave |L1_AHBMatrix_default_slave_5      |     2|
|12    |    u_l1_ahbdecoders1              |L1_AHBDecoderS1                   |     6|
|13    |      u_L1_AHBMatrix_default_slave |L1_AHBMatrix_default_slave_4      |     4|
|14    |    u_l1_ahbdecoders2              |L1_AHBDecoderS2                   |    13|
|15    |      u_L1_AHBMatrix_default_slave |L1_AHBMatrix_default_slave        |     5|
|16    |    u_l1_ahboutputstgm0_0          |L1_AHBOutputStgM0                 |    49|
|17    |      u_output_arb                 |L1_AHBArbiterM0                   |    48|
|18    |    u_l1_ahboutputstgm1_1          |L1_AHBOutputStgM1                 |    37|
|19    |      u_output_arb                 |L1_AHBArbiterM1                   |     3|
|20    |    u_l1_ahboutputstgm2_2          |L1_AHBOutputStgM2                 |     8|
|21    |      u_output_arb                 |L1_AHBArbiterM2                   |     5|
|22    |  u_cmsdk_ahb_to_apb               |cmsdk_ahb_to_apb                  |   151|
|23    |  u_cmsdk_apb3_eg_slave_led        |cmsdk_apb3_eg_slave_led           |    47|
|24    |    u_apb_eg_slave_interface_led   |cmsdk_apb3_eg_slave_interface_led |    43|
|25    |    u_custom_apb_led               |custom_apb_led                    |     4|
|26    |  u_cmsdk_apb_uart                 |cmsdk_apb_uart                    |   231|
|27    |  u_custom_apb_button              |custom_apb_button                 |    63|
|28    |  ulogic                           |cortexm3ds_logic                  | 21621|
+------+-----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:41 ; elapsed = 00:31:30 . Memory (MB): peak = 2786.590 ; gain = 2452.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:27:25 ; elapsed = 00:30:55 . Memory (MB): peak = 2786.590 ; gain = 2446.215
Synthesis Optimization Complete : Time (s): cpu = 00:29:41 ; elapsed = 00:31:34 . Memory (MB): peak = 2786.590 ; gain = 2452.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CortexM3' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2786.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:50 ; elapsed = 00:31:44 . Memory (MB): peak = 2786.590 ; gain = 2464.941
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit, general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2786.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/CortexM3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CortexM3_utilization_synth.rpt -pb CortexM3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 22:28:33 2021...
