# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../LOROF.srcs/sources_1/imports/source/include" \
"../../../../LOROF.srcs/uvm/imports/testbench/agent.sv" \
"../../../../LOROF.srcs/sources_1/imports/source/rtl/alu_pipeline.sv" \
"../../../../LOROF.srcs/uvm/imports/testbench/interface.sv" \
"../../../../LOROF.srcs/uvm/imports/testbench/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
