{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656990101865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656990101867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 05 00:01:41 2022 " "Processing started: Tue Jul 05 00:01:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656990101867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656990101867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fechadura -c Fechadura " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fechadura -c Fechadura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656990101867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656990102613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656990102613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fechadura.sv(49) " "Verilog HDL information at Fechadura.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656990114890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fechadura.sv 1 1 " "Found 1 design units, including 1 entities, in source file fechadura.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fechadura " "Found entity 1: Fechadura" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656990114892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656990114892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fechadura " "Elaborating entity \"Fechadura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656990115034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fechadura.sv(56) " "Verilog HDL assignment warning at Fechadura.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fechadura.sv(65) " "Verilog HDL assignment warning at Fechadura.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fechadura.sv(74) " "Verilog HDL assignment warning at Fechadura.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fechadura.sv(83) " "Verilog HDL assignment warning at Fechadura.sv(83): truncated value with size 32 to match size of target (1)" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fechadura.sv(92) " "Verilog HDL assignment warning at Fechadura.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Fechadura.sv(50) " "Verilog HDL Case Statement information at Fechadura.sv(50): all case item expressions in this case statement are onehot" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656990115036 "|Fechadura"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656990116659 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656990117400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/verilog/Fechadura/output_files/Fechadura.map.smsg " "Generated suppressed messages file D:/verilog/Fechadura/output_files/Fechadura.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656990117469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656990117683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656990117683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "senhaDigitada\[0\] " "No output dependent on input pin \"senhaDigitada\[0\]\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|senhaDigitada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "senhaDigitada\[1\] " "No output dependent on input pin \"senhaDigitada\[1\]\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|senhaDigitada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "senhaDigitada\[2\] " "No output dependent on input pin \"senhaDigitada\[2\]\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|senhaDigitada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "senhaDigitada\[3\] " "No output dependent on input pin \"senhaDigitada\[3\]\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|senhaDigitada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "senhaDigitada\[4\] " "No output dependent on input pin \"senhaDigitada\[4\]\"" {  } { { "Fechadura.sv" "" { Text "D:/verilog/Fechadura/Fechadura.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656990117982 "|Fechadura|senhaDigitada[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656990117982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656990117984 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656990117984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656990117984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656990117984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656990118018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 05 00:01:58 2022 " "Processing ended: Tue Jul 05 00:01:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656990118018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656990118018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656990118018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656990118018 ""}
