TimeQuest Timing Analyzer report for n6480
Tue Mar 31 23:01:54 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 183.76 MHz ; 183.76 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -4.442 ; -915.969      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1289.136         ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                     ;
+--------+----------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------+--------------+-------------+--------------+------------+------------+
; -4.442 ; out_red[3]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.477      ;
; -4.433 ; out_red[1]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.469      ;
; -4.418 ; out_red[2]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.453      ;
; -4.371 ; out_red[3]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.406      ;
; -4.362 ; out_red[1]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.398      ;
; -4.347 ; out_red[2]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.382      ;
; -4.300 ; out_red[3]     ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.335      ;
; -4.291 ; out_red[1]     ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.327      ;
; -4.276 ; out_red[2]     ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.311      ;
; -4.220 ; out_red[5]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.255      ;
; -4.154 ; out_red[4]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.189      ;
; -4.080 ; out_red[4]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.115      ;
; -4.041 ; out_red[5]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.076      ;
; -3.970 ; out_red[5]     ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.005      ;
; -3.963 ; out_red[4]     ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.998      ;
; -3.949 ; out_red[2]     ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.996      ;
; -3.945 ; out_red[1]     ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 4.981      ;
; -3.930 ; out_red[2]     ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.965      ;
; -3.927 ; out_green[2]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.979      ;
; -3.923 ; out_red[1]     ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 4.974      ;
; -3.914 ; out_red[3]     ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.949      ;
; -3.906 ; out_red[2]     ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.956      ;
; -3.891 ; out_green[4]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.943      ;
; -3.862 ; out_red[3]     ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.909      ;
; -3.843 ; out_red[3]     ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.893      ;
; -3.828 ; out_red[4]     ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.875      ;
; -3.748 ; out_green[3]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.800      ;
; -3.746 ; out_red[5]     ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.793      ;
; -3.735 ; out_red[6]     ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.770      ;
; -3.735 ; out_green[0]   ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.007      ; 4.778      ;
; -3.728 ; out_red[1]     ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 4.764      ;
; -3.725 ; out_blue[1]    ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 4.765      ;
; -3.717 ; out_red[2]     ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.752      ;
; -3.716 ; out_green[5]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 4.769      ;
; -3.710 ; out_red[1]     ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 4.761      ;
; -3.693 ; out_red[2]     ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.743      ;
; -3.678 ; out_red[2]     ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.725      ;
; -3.654 ; out_blue[1]    ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 4.694      ;
; -3.631 ; out_red[6]     ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.678      ;
; -3.630 ; out_red[3]     ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.680      ;
; -3.628 ; out_green[6]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 4.681      ;
; -3.625 ; out_green[1]   ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.019      ; 4.680      ;
; -3.607 ; out_red[2]     ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.654      ;
; -3.603 ; out_green[2]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.655      ;
; -3.602 ; out_green[1]   ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.654      ;
; -3.584 ; out_red[5]     ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.619      ;
; -3.583 ; out_blue[1]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 4.623      ;
; -3.577 ; out_red[4]     ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.612      ;
; -3.567 ; out_green[4]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.619      ;
; -3.538 ; out_red[3]     ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.585      ;
; -3.536 ; out_red[2]     ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.583      ;
; -3.532 ; out_green[2]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.584      ;
; -3.531 ; out_red[4]     ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.581      ;
; -3.523 ; out_red[1]     ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 4.574      ;
; -3.522 ; out_green[0]   ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.007      ; 4.565      ;
; -3.516 ; out_green[2]   ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.019      ; 4.571      ;
; -3.506 ; out_red[2]     ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.556      ;
; -3.504 ; out_red[4]     ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.551      ;
; -3.498 ; out_red[5]     ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.548      ;
; -3.496 ; out_green[4]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.548      ;
; -3.495 ; out_red[3]     ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.530      ;
; -3.467 ; out_red[3]     ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.514      ;
; -3.465 ; out_red[2]     ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.512      ;
; -3.443 ; out_red[3]     ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.493      ;
; -3.433 ; out_red[4]     ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.480      ;
; -3.424 ; out_green[3]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.476      ;
; -3.412 ; out_green[1]   ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.019      ; 4.467      ;
; -3.403 ; out_red[5]     ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.450      ;
; -3.392 ; out_green[5]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 4.445      ;
; -3.387 ; out_red[3]     ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.434      ;
; -3.384 ; out_green[2]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.436      ;
; -3.379 ; out_green[1]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.431      ;
; -3.373 ; out_blue[3]    ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.003      ; 4.412      ;
; -3.353 ; out_green[3]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.405      ;
; -3.352 ; out_red[6]     ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.387      ;
; -3.342 ; out_red[1]     ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 4.378      ;
; -3.335 ; out_green[0]   ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.007      ; 4.378      ;
; -3.331 ; out_red[2]     ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 4.366      ;
; -3.326 ; out_blue[1]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 4.366      ;
; -3.321 ; out_green[5]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 4.374      ;
; -3.318 ; out_red[4]     ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.368      ;
; -3.313 ; out_green[2]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.365      ;
; -3.308 ; out_green[1]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 4.360      ;
; -3.306 ; out_red[2]     ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 4.353      ;
; -3.303 ; out_green[2]   ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.019      ; 4.358      ;
; -3.301 ; out_green[3]   ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.019      ; 4.356      ;
; -3.297 ; out_blue[4]    ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 4.333      ;
; -3.293 ; out_green[6]   ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 4.346      ;
; -3.290 ; out_blue[3]    ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 4.326      ;
; -3.285 ; out_red[5]     ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.335      ;
; -3.279 ; out_green[2]   ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 4.319      ;
; -3.277 ; hsync_time[12] ; n64_px_count[0]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[1]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[2]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[3]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[4]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[5]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[6]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[7]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
; -3.277 ; hsync_time[12] ; n64_px_count[8]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.009     ; 4.304      ;
+--------+----------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.788      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.633 ; buffer_in_a[13]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0   ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.926      ;
; 0.637 ; buffer_in_b[8]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3   ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.930      ;
; 0.642 ; buffer_in_a[6]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3   ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.935      ;
; 0.642 ; buffer_in_b[11]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2   ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.934      ;
; 0.643 ; buffer_in_a[11]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2   ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.936      ;
; 0.657 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; n64_pixel:rgb_decoder|csync_n_cap                                                                          ; n64_pixel:rgb_decoder|csync_n_out                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.925      ;
; 0.663 ; n64_pixel:rgb_decoder|green_cap[2]                                                                         ; n64_pixel:rgb_decoder|green_final[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.928      ;
; 0.663 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.666 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.932      ;
; 0.673 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.991      ;
; 0.675 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.992      ;
; 0.676 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg7  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 0.994      ;
; 0.685 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.003      ;
; 0.691 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.008      ;
; 0.696 ; n64_pixel:rgb_decoder|red_final[6]                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.962      ;
; 0.697 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.963      ;
; 0.697 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.962      ;
; 0.697 ; n64_pixel:rgb_decoder|red_final[4]                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.963      ;
; 0.699 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg8  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.017      ;
; 0.700 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.017      ;
; 0.702 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg9  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.020      ;
; 0.702 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.991      ;
; 0.702 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.968      ;
; 0.703 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.992      ;
; 0.703 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.969      ;
; 0.704 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg7  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 0.994      ;
; 0.706 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.023      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.024      ;
; 0.710 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.976      ;
; 0.713 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.003      ;
; 0.715 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg6  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.033      ;
; 0.715 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.032      ;
; 0.716 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg5  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.034      ;
; 0.719 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.008      ;
; 0.721 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg4  ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.039      ;
; 0.727 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg8  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.017      ;
; 0.728 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.017      ;
; 0.730 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg9  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.020      ;
; 0.734 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.023      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.024      ;
; 0.743 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg6  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.033      ;
; 0.743 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.032      ;
; 0.744 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg5  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.034      ;
; 0.749 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg4  ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.039      ;
; 0.771 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.036      ;
; 0.795 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[13]                                                                                           ; n64_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[14]                                                                                           ; n64_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 1.739 ; 1.739 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.739 ; 1.739 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 1.711 ; 1.711 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 4.831 ; 4.831 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.831 ; 4.831 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.438 ; 4.438 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.468 ; 4.468 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.612 ; 4.612 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.719 ; 4.719 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.560 ; 4.560 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.272 ; 4.272 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; -0.331 ; -0.331 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -0.331 ; -0.331 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.372 ; -0.372 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -4.074 ; -4.074 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -4.372 ; -4.372 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -4.181 ; -4.181 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -4.074 ; -4.074 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -4.088 ; -4.088 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -4.279 ; -4.279 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -4.261 ; -4.261 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -4.144 ; -4.144 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -4.039 ; -4.039 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.940 ; 7.940 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.890 ; 6.890 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.395 ; 6.395 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.392 ; 6.392 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.655 ; 6.655 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.625 ; 6.625 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.663 ; 6.663 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.666 ; 6.666 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.875 ; 6.875 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.890 ; 6.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.473 ; 7.473 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.673 ; 6.673 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.673 ; 6.673 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.628 ; 6.628 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.633 ; 6.633 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.375 ; 6.375 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.417 ; 6.417 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.399 ; 6.399 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.404 ; 6.404 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.561 ; 7.561 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.088 ; 7.088 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.071 ; 7.071 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.524 ; 7.524 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.424 ; 7.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.561 ; 7.561 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.411 ; 7.411 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.255 ; 7.255 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.244 ; 7.244 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.196 ; 7.196 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.203 ; 7.203 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.368 ; 7.368 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.940 ; 7.940 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.392 ; 6.392 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.395 ; 6.395 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.392 ; 6.392 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.655 ; 6.655 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.625 ; 6.625 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.663 ; 6.663 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.666 ; 6.666 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.875 ; 6.875 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.890 ; 6.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.473 ; 7.473 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.375 ; 6.375 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.673 ; 6.673 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.628 ; 6.628 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.633 ; 6.633 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.375 ; 6.375 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.417 ; 6.417 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.399 ; 6.399 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.404 ; 6.404 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.071 ; 7.071 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.088 ; 7.088 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.071 ; 7.071 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.524 ; 7.524 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.424 ; 7.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.561 ; 7.561 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.411 ; 7.411 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.255 ; 7.255 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.244 ; 7.244 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.196 ; 7.196 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.203 ; 7.203 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.368 ; 7.368 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -223.130      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1289.136         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.272 ; out_red[1]                                                                                                                                    ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.303      ;
; -1.270 ; out_red[3]                                                                                                                                    ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.301      ;
; -1.268 ; out_red[2]                                                                                                                                    ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.299      ;
; -1.237 ; out_red[1]                                                                                                                                    ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.268      ;
; -1.235 ; out_red[3]                                                                                                                                    ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.266      ;
; -1.233 ; out_red[2]                                                                                                                                    ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.264      ;
; -1.202 ; out_red[1]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.233      ;
; -1.200 ; out_red[3]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.231      ;
; -1.198 ; out_red[2]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.229      ;
; -1.171 ; out_red[5]                                                                                                                                    ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.202      ;
; -1.153 ; out_red[2]                                                                                                                                    ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.198      ;
; -1.151 ; out_red[4]                                                                                                                                    ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.182      ;
; -1.142 ; out_red[1]                                                                                                                                    ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.187      ;
; -1.132 ; out_red[5]                                                                                                                                    ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.163      ;
; -1.130 ; out_green[2]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.177      ;
; -1.120 ; out_green[4]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.167      ;
; -1.116 ; out_red[4]                                                                                                                                    ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.147      ;
; -1.114 ; out_red[2]                                                                                                                                    ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.157      ;
; -1.101 ; out_red[3]                                                                                                                                    ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.146      ;
; -1.097 ; out_red[5]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.128      ;
; -1.081 ; out_red[4]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.112      ;
; -1.076 ; out_red[2]                                                                                                                                    ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.121      ;
; -1.066 ; out_red[3]                                                                                                                                    ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.109      ;
; -1.065 ; out_red[1]                                                                                                                                    ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.110      ;
; -1.062 ; out_red[1]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.093      ;
; -1.060 ; out_red[3]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.091      ;
; -1.058 ; out_green[5]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 2.106      ;
; -1.058 ; out_red[2]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.089      ;
; -1.053 ; out_green[0]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.007      ; 2.092      ;
; -1.048 ; out_green[3]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.095      ;
; -1.043 ; out_red[4]                                                                                                                                    ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.086      ;
; -1.024 ; out_red[3]                                                                                                                                    ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 2.069      ;
; -1.010 ; out_red[5]                                                                                                                                    ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.053      ;
; -1.004 ; out_blue[1]                                                                                                                                   ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.041      ;
; -1.001 ; out_green[6]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.016      ; 2.049      ;
; -0.994 ; out_red[2]                                                                                                                                    ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.025      ;
; -0.994 ; out_green[1]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.017      ; 2.043      ;
; -0.993 ; out_red[1]                                                                                                                                    ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.024      ;
; -0.992 ; out_green[2]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.039      ;
; -0.989 ; out_green[1]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.036      ;
; -0.983 ; out_red[2]                                                                                                                                    ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.026      ;
; -0.982 ; out_green[4]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.015      ; 2.029      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_cap[4]                                                                          ; n64_pixel:rgb_decoder|blue_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; buffer_in_a[13]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0   ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.453      ;
; 0.253 ; buffer_in_b[8]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3   ; n64_clock    ; n64_clock   ; 0.000        ; 0.064      ; 0.455      ;
; 0.254 ; buffer_in_a[6]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3   ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.457      ;
; 0.254 ; buffer_in_b[11]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2   ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.457      ;
; 0.255 ; buffer_in_a[11]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2   ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.458      ;
; 0.291 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.495      ;
; 0.292 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.496      ;
; 0.293 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg7  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.497      ;
; 0.295 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.495      ;
; 0.296 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.496      ;
; 0.297 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.501      ;
; 0.297 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg7  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.497      ;
; 0.300 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.504      ;
; 0.301 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.501      ;
; 0.304 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg8  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.508      ;
; 0.304 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.508      ;
; 0.304 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.504      ;
; 0.305 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg9  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.509      ;
; 0.308 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg8  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.308 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.309 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg9  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.509      ;
; 0.309 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.513      ;
; 0.309 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.513      ;
; 0.310 ; n64_pixel:rgb_decoder|green_cap[2]                                                                         ; n64_pixel:rgb_decoder|green_final[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.462      ;
; 0.310 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.462      ;
; 0.312 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.516      ;
; 0.312 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.464      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.513      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.513      ;
; 0.314 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg6  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.314 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg5  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.315 ; n64_pixel:rgb_decoder|red_final[4]                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.468      ;
; 0.316 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.516      ;
; 0.316 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg4  ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.521      ;
; 0.317 ; n64_pixel:rgb_decoder|red_final[6]                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg6  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg5  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.320 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg4  ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.321 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; n64_pixel:rgb_decoder|csync_n_cap                                                                          ; n64_pixel:rgb_decoder|csync_n_out                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.479      ;
; 0.351 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.503      ;
; 0.355 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.639 ; 0.639 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.639 ; 0.639 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.595 ; 0.595 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 2.636 ; 2.636 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.636 ; 2.636 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.422 ; 2.422 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.417 ; 2.417 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.429 ; 2.429 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.522 ; 2.522 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.614 ; 2.614 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.502 ; 2.502 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 2.306 ; 2.306 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.052  ; 0.052  ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -2.207 ; -2.207 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.420 ; -2.420 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.284 ; -2.284 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.207 ; -2.207 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.213 ; -2.213 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.350 ; -2.350 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.353 ; -2.353 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.250 ; -2.250 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.183 ; -2.183 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.384 ; 4.384 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.665 ; 3.665 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.664 ; 3.664 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.779 ; 3.779 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.827 ; 3.827 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.815 ; 3.815 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.795 ; 3.795 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.796 ; 3.796 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.191 ; 4.191 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.803 ; 3.803 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.803 ; 3.803 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.785 ; 3.785 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.781 ; 3.781 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.782 ; 3.782 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.644 ; 3.644 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.677 ; 3.677 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.672 ; 3.672 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.675 ; 3.675 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.230 ; 4.230 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.988 ; 3.988 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.968 ; 3.968 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.210 ; 4.210 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.143 ; 4.143 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.230 ; 4.230 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.141 ; 4.141 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.075 ; 4.075 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.065 ; 4.065 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.038 ; 4.038 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.067 ; 4.067 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.111 ; 4.111 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.384 ; 4.384 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.664 ; 3.664 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.665 ; 3.665 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.664 ; 3.664 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.779 ; 3.779 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.827 ; 3.827 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.815 ; 3.815 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.795 ; 3.795 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.796 ; 3.796 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.191 ; 4.191 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.644 ; 3.644 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.803 ; 3.803 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.785 ; 3.785 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.781 ; 3.781 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.782 ; 3.782 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.644 ; 3.644 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.677 ; 3.677 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.672 ; 3.672 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.675 ; 3.675 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.968 ; 3.968 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.988 ; 3.988 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.968 ; 3.968 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.210 ; 4.210 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.143 ; 4.143 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.230 ; 4.230 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.141 ; 4.141 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.075 ; 4.075 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.065 ; 4.065 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.038 ; 4.038 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.067 ; 4.067 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.111 ; 4.111 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.442   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -4.442   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -915.969 ; 0.0   ; 0.0      ; 0.0     ; -1289.136           ;
;  n64_clock       ; -915.969 ; 0.000 ; N/A      ; N/A     ; -1289.136           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 1.739 ; 1.739 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.739 ; 1.739 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 1.711 ; 1.711 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 4.831 ; 4.831 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.831 ; 4.831 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.438 ; 4.438 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.449 ; 4.449 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.468 ; 4.468 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.612 ; 4.612 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.719 ; 4.719 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.560 ; 4.560 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.272 ; 4.272 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.052  ; 0.052  ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -2.207 ; -2.207 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.420 ; -2.420 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.284 ; -2.284 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.207 ; -2.207 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.213 ; -2.213 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.350 ; -2.350 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.353 ; -2.353 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.250 ; -2.250 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.183 ; -2.183 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.940 ; 7.940 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.890 ; 6.890 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.395 ; 6.395 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.392 ; 6.392 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.655 ; 6.655 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.625 ; 6.625 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.663 ; 6.663 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.666 ; 6.666 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.875 ; 6.875 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.890 ; 6.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.473 ; 7.473 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.673 ; 6.673 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.673 ; 6.673 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.649 ; 6.649 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.628 ; 6.628 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.633 ; 6.633 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.375 ; 6.375 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.417 ; 6.417 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.399 ; 6.399 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.404 ; 6.404 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.561 ; 7.561 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.088 ; 7.088 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.071 ; 7.071 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.524 ; 7.524 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.424 ; 7.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.561 ; 7.561 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.411 ; 7.411 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.255 ; 7.255 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.157 ; 7.157 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.244 ; 7.244 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.196 ; 7.196 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.203 ; 7.203 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.368 ; 7.368 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.384 ; 4.384 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.664 ; 3.664 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.665 ; 3.665 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.664 ; 3.664 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.779 ; 3.779 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.755 ; 3.755 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.827 ; 3.827 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.815 ; 3.815 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.795 ; 3.795 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.796 ; 3.796 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.191 ; 4.191 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.644 ; 3.644 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.803 ; 3.803 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.785 ; 3.785 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.781 ; 3.781 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.782 ; 3.782 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.644 ; 3.644 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.677 ; 3.677 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.672 ; 3.672 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.675 ; 3.675 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.968 ; 3.968 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.988 ; 3.988 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.968 ; 3.968 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.210 ; 4.210 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.143 ; 4.143 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.230 ; 4.230 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.141 ; 4.141 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.075 ; 4.075 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.065 ; 4.065 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.038 ; 4.038 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.067 ; 4.067 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.111 ; 4.111 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 8271     ; 144      ; 0        ; 128      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 8271     ; 144      ; 0        ; 128      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 31 23:01:53 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.442      -915.969 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1289.136 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -223.130 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1289.136 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Tue Mar 31 23:01:54 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


